]> git.proxmox.com Git - mirror_ubuntu-hirsute-kernel.git/blame - arch/x86/xen/enlighten.c
Xen64: HYPERVISOR_set_segment_base() implementation
[mirror_ubuntu-hirsute-kernel.git] / arch / x86 / xen / enlighten.c
CommitLineData
5ead97c8
JF
1/*
2 * Core of Xen paravirt_ops implementation.
3 *
4 * This file contains the xen_paravirt_ops structure itself, and the
5 * implementations for:
6 * - privileged instructions
7 * - interrupt flags
8 * - segment operations
9 * - booting and setup
10 *
11 * Jeremy Fitzhardinge <jeremy@xensource.com>, XenSource Inc, 2007
12 */
13
14#include <linux/kernel.h>
15#include <linux/init.h>
16#include <linux/smp.h>
17#include <linux/preempt.h>
f120f13e 18#include <linux/hardirq.h>
5ead97c8
JF
19#include <linux/percpu.h>
20#include <linux/delay.h>
21#include <linux/start_kernel.h>
22#include <linux/sched.h>
23#include <linux/bootmem.h>
24#include <linux/module.h>
f4f97b3e
JF
25#include <linux/mm.h>
26#include <linux/page-flags.h>
27#include <linux/highmem.h>
b8c2d3df 28#include <linux/console.h>
5ead97c8
JF
29
30#include <xen/interface/xen.h>
31#include <xen/interface/physdev.h>
32#include <xen/interface/vcpu.h>
fefa629a 33#include <xen/interface/sched.h>
5ead97c8
JF
34#include <xen/features.h>
35#include <xen/page.h>
084a2a4e 36#include <xen/hvc-console.h>
5ead97c8
JF
37
38#include <asm/paravirt.h>
39#include <asm/page.h>
40#include <asm/xen/hypercall.h>
41#include <asm/xen/hypervisor.h>
42#include <asm/fixmap.h>
43#include <asm/processor.h>
44#include <asm/setup.h>
45#include <asm/desc.h>
46#include <asm/pgtable.h>
f87e4cac 47#include <asm/tlbflush.h>
fefa629a 48#include <asm/reboot.h>
eba0045f 49#include <asm/pgalloc.h>
5ead97c8
JF
50
51#include "xen-ops.h"
3b827c1b 52#include "mmu.h"
5ead97c8
JF
53#include "multicalls.h"
54
55EXPORT_SYMBOL_GPL(hypercall_page);
56
5ead97c8
JF
57DEFINE_PER_CPU(struct vcpu_info *, xen_vcpu);
58DEFINE_PER_CPU(struct vcpu_info, xen_vcpu_info);
9f79991d
JF
59
60/*
61 * Note about cr3 (pagetable base) values:
62 *
63 * xen_cr3 contains the current logical cr3 value; it contains the
64 * last set cr3. This may not be the current effective cr3, because
65 * its update may be being lazily deferred. However, a vcpu looking
66 * at its own cr3 can use this value knowing that it everything will
67 * be self-consistent.
68 *
69 * xen_current_cr3 contains the actual vcpu cr3; it is set once the
70 * hypercall to set the vcpu cr3 is complete (so it may be a little
71 * out of date, but it will never be set early). If one vcpu is
72 * looking at another vcpu's cr3 value, it should use this variable.
73 */
74DEFINE_PER_CPU(unsigned long, xen_cr3); /* cr3 stored as physaddr */
75DEFINE_PER_CPU(unsigned long, xen_current_cr3); /* actual vcpu cr3 */
5ead97c8
JF
76
77struct start_info *xen_start_info;
78EXPORT_SYMBOL_GPL(xen_start_info);
79
a0d695c8 80struct shared_info xen_dummy_shared_info;
60223a32
JF
81
82/*
83 * Point at some empty memory to start with. We map the real shared_info
84 * page as soon as fixmap is up and running.
85 */
a0d695c8 86struct shared_info *HYPERVISOR_shared_info = (void *)&xen_dummy_shared_info;
60223a32
JF
87
88/*
89 * Flag to determine whether vcpu info placement is available on all
90 * VCPUs. We assume it is to start with, and then set it to zero on
91 * the first failure. This is because it can succeed on some VCPUs
92 * and not others, since it can involve hypervisor memory allocation,
93 * or because the guest failed to guarantee all the appropriate
94 * constraints on all VCPUs (ie buffer can't cross a page boundary).
95 *
96 * Note that any particular CPU may be using a placed vcpu structure,
97 * but we can only optimise if the all are.
98 *
99 * 0: not available, 1: available
100 */
04c44a08 101static int have_vcpu_info_placement = 1;
60223a32 102
9c7a7942 103static void xen_vcpu_setup(int cpu)
5ead97c8 104{
60223a32
JF
105 struct vcpu_register_vcpu_info info;
106 int err;
107 struct vcpu_info *vcpup;
108
a0d695c8 109 BUG_ON(HYPERVISOR_shared_info == &xen_dummy_shared_info);
5ead97c8 110 per_cpu(xen_vcpu, cpu) = &HYPERVISOR_shared_info->vcpu_info[cpu];
60223a32
JF
111
112 if (!have_vcpu_info_placement)
113 return; /* already tested, not available */
114
115 vcpup = &per_cpu(xen_vcpu_info, cpu);
116
117 info.mfn = virt_to_mfn(vcpup);
118 info.offset = offset_in_page(vcpup);
119
e3d26976 120 printk(KERN_DEBUG "trying to map vcpu_info %d at %p, mfn %llx, offset %d\n",
60223a32
JF
121 cpu, vcpup, info.mfn, info.offset);
122
123 /* Check to see if the hypervisor will put the vcpu_info
124 structure where we want it, which allows direct access via
125 a percpu-variable. */
126 err = HYPERVISOR_vcpu_op(VCPUOP_register_vcpu_info, cpu, &info);
127
128 if (err) {
129 printk(KERN_DEBUG "register_vcpu_info failed: err=%d\n", err);
130 have_vcpu_info_placement = 0;
131 } else {
132 /* This cpu is using the registered vcpu info, even if
133 later ones fail to. */
134 per_cpu(xen_vcpu, cpu) = vcpup;
6487673b 135
60223a32
JF
136 printk(KERN_DEBUG "cpu %d using vcpu_info at %p\n",
137 cpu, vcpup);
138 }
5ead97c8
JF
139}
140
9c7a7942
JF
141/*
142 * On restore, set the vcpu placement up again.
143 * If it fails, then we're in a bad state, since
144 * we can't back out from using it...
145 */
146void xen_vcpu_restore(void)
147{
148 if (have_vcpu_info_placement) {
149 int cpu;
150
151 for_each_online_cpu(cpu) {
152 bool other_cpu = (cpu != smp_processor_id());
153
154 if (other_cpu &&
155 HYPERVISOR_vcpu_op(VCPUOP_down, cpu, NULL))
156 BUG();
157
158 xen_vcpu_setup(cpu);
159
160 if (other_cpu &&
161 HYPERVISOR_vcpu_op(VCPUOP_up, cpu, NULL))
162 BUG();
163 }
164
165 BUG_ON(!have_vcpu_info_placement);
166 }
167}
168
5ead97c8
JF
169static void __init xen_banner(void)
170{
171 printk(KERN_INFO "Booting paravirtualized kernel on %s\n",
93b1eab3 172 pv_info.name);
e57778a1
JF
173 printk(KERN_INFO "Hypervisor signature: %s%s\n",
174 xen_start_info->magic,
175 xen_feature(XENFEAT_mmu_pt_update_preserve_ad) ? " (preserve-AD)" : "");
5ead97c8
JF
176}
177
65ea5b03
PA
178static void xen_cpuid(unsigned int *ax, unsigned int *bx,
179 unsigned int *cx, unsigned int *dx)
5ead97c8
JF
180{
181 unsigned maskedx = ~0;
182
183 /*
184 * Mask out inconvenient features, to try and disable as many
185 * unsupported kernel subsystems as possible.
186 */
65ea5b03 187 if (*ax == 1)
5ead97c8
JF
188 maskedx = ~((1 << X86_FEATURE_APIC) | /* disable APIC */
189 (1 << X86_FEATURE_ACPI) | /* disable ACPI */
dbe9e994
JF
190 (1 << X86_FEATURE_MCE) | /* disable MCE */
191 (1 << X86_FEATURE_MCA) | /* disable MCA */
5ead97c8
JF
192 (1 << X86_FEATURE_ACC)); /* thermal monitoring */
193
194 asm(XEN_EMULATE_PREFIX "cpuid"
65ea5b03
PA
195 : "=a" (*ax),
196 "=b" (*bx),
197 "=c" (*cx),
198 "=d" (*dx)
199 : "0" (*ax), "2" (*cx));
200 *dx &= maskedx;
5ead97c8
JF
201}
202
203static void xen_set_debugreg(int reg, unsigned long val)
204{
205 HYPERVISOR_set_debugreg(reg, val);
206}
207
208static unsigned long xen_get_debugreg(int reg)
209{
210 return HYPERVISOR_get_debugreg(reg);
211}
212
213static unsigned long xen_save_fl(void)
214{
215 struct vcpu_info *vcpu;
216 unsigned long flags;
217
5ead97c8 218 vcpu = x86_read_percpu(xen_vcpu);
f120f13e 219
5ead97c8
JF
220 /* flag has opposite sense of mask */
221 flags = !vcpu->evtchn_upcall_mask;
5ead97c8
JF
222
223 /* convert to IF type flag
224 -0 -> 0x00000000
225 -1 -> 0xffffffff
226 */
227 return (-flags) & X86_EFLAGS_IF;
228}
229
230static void xen_restore_fl(unsigned long flags)
231{
232 struct vcpu_info *vcpu;
233
5ead97c8
JF
234 /* convert from IF type flag */
235 flags = !(flags & X86_EFLAGS_IF);
f120f13e
JF
236
237 /* There's a one instruction preempt window here. We need to
238 make sure we're don't switch CPUs between getting the vcpu
239 pointer and updating the mask. */
240 preempt_disable();
5ead97c8
JF
241 vcpu = x86_read_percpu(xen_vcpu);
242 vcpu->evtchn_upcall_mask = flags;
f120f13e 243 preempt_enable_no_resched();
5ead97c8 244
f120f13e
JF
245 /* Doesn't matter if we get preempted here, because any
246 pending event will get dealt with anyway. */
5ead97c8 247
f120f13e
JF
248 if (flags == 0) {
249 preempt_check_resched();
250 barrier(); /* unmask then check (avoid races) */
5ead97c8
JF
251 if (unlikely(vcpu->evtchn_upcall_pending))
252 force_evtchn_callback();
f120f13e 253 }
5ead97c8
JF
254}
255
256static void xen_irq_disable(void)
257{
f120f13e
JF
258 /* There's a one instruction preempt window here. We need to
259 make sure we're don't switch CPUs between getting the vcpu
260 pointer and updating the mask. */
5ead97c8 261 preempt_disable();
f120f13e 262 x86_read_percpu(xen_vcpu)->evtchn_upcall_mask = 1;
5ead97c8
JF
263 preempt_enable_no_resched();
264}
265
266static void xen_irq_enable(void)
267{
268 struct vcpu_info *vcpu;
269
239d1fc0
JF
270 /* We don't need to worry about being preempted here, since
271 either a) interrupts are disabled, so no preemption, or b)
272 the caller is confused and is trying to re-enable interrupts
273 on an indeterminate processor. */
274
5ead97c8
JF
275 vcpu = x86_read_percpu(xen_vcpu);
276 vcpu->evtchn_upcall_mask = 0;
277
f120f13e
JF
278 /* Doesn't matter if we get preempted here, because any
279 pending event will get dealt with anyway. */
5ead97c8 280
f120f13e 281 barrier(); /* unmask then check (avoid races) */
5ead97c8
JF
282 if (unlikely(vcpu->evtchn_upcall_pending))
283 force_evtchn_callback();
5ead97c8
JF
284}
285
286static void xen_safe_halt(void)
287{
288 /* Blocking includes an implicit local_irq_enable(). */
349c709f 289 if (HYPERVISOR_sched_op(SCHEDOP_block, NULL) != 0)
5ead97c8
JF
290 BUG();
291}
292
293static void xen_halt(void)
294{
295 if (irqs_disabled())
296 HYPERVISOR_vcpu_op(VCPUOP_down, smp_processor_id(), NULL);
297 else
298 xen_safe_halt();
299}
300
8965c1c0 301static void xen_leave_lazy(void)
5ead97c8 302{
8965c1c0 303 paravirt_leave_lazy(paravirt_get_lazy_mode());
5ead97c8 304 xen_mc_flush();
5ead97c8
JF
305}
306
307static unsigned long xen_store_tr(void)
308{
309 return 0;
310}
311
312static void xen_set_ldt(const void *addr, unsigned entries)
313{
5ead97c8
JF
314 struct mmuext_op *op;
315 struct multicall_space mcs = xen_mc_entry(sizeof(*op));
316
317 op = mcs.args;
318 op->cmd = MMUEXT_SET_LDT;
4dbf7af6 319 op->arg1.linear_addr = (unsigned long)addr;
5ead97c8
JF
320 op->arg2.nr_ents = entries;
321
322 MULTI_mmuext_op(mcs.mc, op, 1, NULL, DOMID_SELF);
323
324 xen_mc_issue(PARAVIRT_LAZY_CPU);
325}
326
6b68f01b 327static void xen_load_gdt(const struct desc_ptr *dtr)
5ead97c8
JF
328{
329 unsigned long *frames;
330 unsigned long va = dtr->address;
331 unsigned int size = dtr->size + 1;
332 unsigned pages = (size + PAGE_SIZE - 1) / PAGE_SIZE;
333 int f;
334 struct multicall_space mcs;
335
336 /* A GDT can be up to 64k in size, which corresponds to 8192
337 8-byte entries, or 16 4k pages.. */
338
339 BUG_ON(size > 65536);
340 BUG_ON(va & ~PAGE_MASK);
341
342 mcs = xen_mc_entry(sizeof(*frames) * pages);
343 frames = mcs.args;
344
345 for (f = 0; va < dtr->address + size; va += PAGE_SIZE, f++) {
346 frames[f] = virt_to_mfn(va);
347 make_lowmem_page_readonly((void *)va);
348 }
349
350 MULTI_set_gdt(mcs.mc, frames, size / sizeof(struct desc_struct));
351
352 xen_mc_issue(PARAVIRT_LAZY_CPU);
353}
354
355static void load_TLS_descriptor(struct thread_struct *t,
356 unsigned int cpu, unsigned int i)
357{
358 struct desc_struct *gdt = get_cpu_gdt_table(cpu);
359 xmaddr_t maddr = virt_to_machine(&gdt[GDT_ENTRY_TLS_MIN+i]);
360 struct multicall_space mc = __xen_mc_entry(0);
361
362 MULTI_update_descriptor(mc.mc, maddr.maddr, t->tls_array[i]);
363}
364
365static void xen_load_tls(struct thread_struct *t, unsigned int cpu)
366{
367 xen_mc_batch();
368
369 load_TLS_descriptor(t, cpu, 0);
370 load_TLS_descriptor(t, cpu, 1);
371 load_TLS_descriptor(t, cpu, 2);
372
373 xen_mc_issue(PARAVIRT_LAZY_CPU);
8b84ad94
JF
374
375 /*
376 * XXX sleazy hack: If we're being called in a lazy-cpu zone,
377 * it means we're in a context switch, and %gs has just been
378 * saved. This means we can zero it out to prevent faults on
379 * exit from the hypervisor if the next process has no %gs.
380 * Either way, it has been saved, and the new value will get
381 * loaded properly. This will go away as soon as Xen has been
382 * modified to not save/restore %gs for normal hypercalls.
383 */
8965c1c0 384 if (paravirt_get_lazy_mode() == PARAVIRT_LAZY_CPU)
8b84ad94 385 loadsegment(gs, 0);
5ead97c8
JF
386}
387
388static void xen_write_ldt_entry(struct desc_struct *dt, int entrynum,
75b8bb3e 389 const void *ptr)
5ead97c8
JF
390{
391 unsigned long lp = (unsigned long)&dt[entrynum];
392 xmaddr_t mach_lp = virt_to_machine(lp);
75b8bb3e 393 u64 entry = *(u64 *)ptr;
5ead97c8 394
f120f13e
JF
395 preempt_disable();
396
5ead97c8
JF
397 xen_mc_flush();
398 if (HYPERVISOR_update_descriptor(mach_lp.maddr, entry))
399 BUG();
f120f13e
JF
400
401 preempt_enable();
5ead97c8
JF
402}
403
e176d367 404static int cvt_gate_to_trap(int vector, const gate_desc *val,
5ead97c8
JF
405 struct trap_info *info)
406{
e176d367 407 if (val->type != 0xf && val->type != 0xe)
5ead97c8
JF
408 return 0;
409
410 info->vector = vector;
e176d367
EH
411 info->address = gate_offset(*val);
412 info->cs = gate_segment(*val);
413 info->flags = val->dpl;
5ead97c8 414 /* interrupt gates clear IF */
e176d367 415 if (val->type == 0xe)
5ead97c8
JF
416 info->flags |= 4;
417
418 return 1;
419}
420
421/* Locations of each CPU's IDT */
6b68f01b 422static DEFINE_PER_CPU(struct desc_ptr, idt_desc);
5ead97c8
JF
423
424/* Set an IDT entry. If the entry is part of the current IDT, then
425 also update Xen. */
8d947344 426static void xen_write_idt_entry(gate_desc *dt, int entrynum, const gate_desc *g)
5ead97c8 427{
5ead97c8 428 unsigned long p = (unsigned long)&dt[entrynum];
f120f13e
JF
429 unsigned long start, end;
430
431 preempt_disable();
432
433 start = __get_cpu_var(idt_desc).address;
434 end = start + __get_cpu_var(idt_desc).size + 1;
5ead97c8
JF
435
436 xen_mc_flush();
437
8d947344 438 native_write_idt_entry(dt, entrynum, g);
5ead97c8
JF
439
440 if (p >= start && (p + 8) <= end) {
441 struct trap_info info[2];
442
443 info[1].address = 0;
444
e176d367 445 if (cvt_gate_to_trap(entrynum, g, &info[0]))
5ead97c8
JF
446 if (HYPERVISOR_set_trap_table(info))
447 BUG();
448 }
f120f13e
JF
449
450 preempt_enable();
5ead97c8
JF
451}
452
6b68f01b 453static void xen_convert_trap_info(const struct desc_ptr *desc,
f87e4cac 454 struct trap_info *traps)
5ead97c8 455{
5ead97c8
JF
456 unsigned in, out, count;
457
e176d367 458 count = (desc->size+1) / sizeof(gate_desc);
5ead97c8
JF
459 BUG_ON(count > 256);
460
5ead97c8 461 for (in = out = 0; in < count; in++) {
e176d367 462 gate_desc *entry = (gate_desc*)(desc->address) + in;
5ead97c8 463
e176d367 464 if (cvt_gate_to_trap(in, entry, &traps[out]))
5ead97c8
JF
465 out++;
466 }
467 traps[out].address = 0;
f87e4cac
JF
468}
469
470void xen_copy_trap_info(struct trap_info *traps)
471{
6b68f01b 472 const struct desc_ptr *desc = &__get_cpu_var(idt_desc);
f87e4cac
JF
473
474 xen_convert_trap_info(desc, traps);
f87e4cac
JF
475}
476
477/* Load a new IDT into Xen. In principle this can be per-CPU, so we
478 hold a spinlock to protect the static traps[] array (static because
479 it avoids allocation, and saves stack space). */
6b68f01b 480static void xen_load_idt(const struct desc_ptr *desc)
f87e4cac
JF
481{
482 static DEFINE_SPINLOCK(lock);
483 static struct trap_info traps[257];
f87e4cac
JF
484
485 spin_lock(&lock);
486
f120f13e
JF
487 __get_cpu_var(idt_desc) = *desc;
488
f87e4cac 489 xen_convert_trap_info(desc, traps);
5ead97c8
JF
490
491 xen_mc_flush();
492 if (HYPERVISOR_set_trap_table(traps))
493 BUG();
494
495 spin_unlock(&lock);
496}
497
498/* Write a GDT descriptor entry. Ignore LDT descriptors, since
499 they're handled differently. */
500static void xen_write_gdt_entry(struct desc_struct *dt, int entry,
014b15be 501 const void *desc, int type)
5ead97c8 502{
f120f13e
JF
503 preempt_disable();
504
014b15be
GOC
505 switch (type) {
506 case DESC_LDT:
507 case DESC_TSS:
5ead97c8
JF
508 /* ignore */
509 break;
510
511 default: {
512 xmaddr_t maddr = virt_to_machine(&dt[entry]);
5ead97c8
JF
513
514 xen_mc_flush();
014b15be 515 if (HYPERVISOR_update_descriptor(maddr.maddr, *(u64 *)desc))
5ead97c8
JF
516 BUG();
517 }
518
519 }
f120f13e
JF
520
521 preempt_enable();
5ead97c8
JF
522}
523
faca6227 524static void xen_load_sp0(struct tss_struct *tss,
f120f13e 525 struct thread_struct *thread)
5ead97c8
JF
526{
527 struct multicall_space mcs = xen_mc_entry(0);
faca6227 528 MULTI_stack_switch(mcs.mc, __KERNEL_DS, thread->sp0);
5ead97c8
JF
529 xen_mc_issue(PARAVIRT_LAZY_CPU);
530}
531
532static void xen_set_iopl_mask(unsigned mask)
533{
534 struct physdev_set_iopl set_iopl;
535
536 /* Force the change at ring 0. */
537 set_iopl.iopl = (mask == 0) ? 1 : (mask >> 12) & 3;
538 HYPERVISOR_physdev_op(PHYSDEVOP_set_iopl, &set_iopl);
539}
540
541static void xen_io_delay(void)
542{
543}
544
545#ifdef CONFIG_X86_LOCAL_APIC
42e0a9aa 546static u32 xen_apic_read(unsigned long reg)
5ead97c8
JF
547{
548 return 0;
549}
f87e4cac 550
42e0a9aa 551static void xen_apic_write(unsigned long reg, u32 val)
f87e4cac
JF
552{
553 /* Warn to see if there's any stray references */
554 WARN_ON(1);
555}
5ead97c8
JF
556#endif
557
558static void xen_flush_tlb(void)
559{
d66bf8fc 560 struct mmuext_op *op;
41e332b2
JF
561 struct multicall_space mcs;
562
563 preempt_disable();
564
565 mcs = xen_mc_entry(sizeof(*op));
5ead97c8 566
d66bf8fc
JF
567 op = mcs.args;
568 op->cmd = MMUEXT_TLB_FLUSH_LOCAL;
569 MULTI_mmuext_op(mcs.mc, op, 1, NULL, DOMID_SELF);
570
571 xen_mc_issue(PARAVIRT_LAZY_MMU);
41e332b2
JF
572
573 preempt_enable();
5ead97c8
JF
574}
575
576static void xen_flush_tlb_single(unsigned long addr)
577{
d66bf8fc 578 struct mmuext_op *op;
41e332b2
JF
579 struct multicall_space mcs;
580
581 preempt_disable();
5ead97c8 582
41e332b2 583 mcs = xen_mc_entry(sizeof(*op));
d66bf8fc
JF
584 op = mcs.args;
585 op->cmd = MMUEXT_INVLPG_LOCAL;
586 op->arg1.linear_addr = addr & PAGE_MASK;
587 MULTI_mmuext_op(mcs.mc, op, 1, NULL, DOMID_SELF);
588
589 xen_mc_issue(PARAVIRT_LAZY_MMU);
41e332b2
JF
590
591 preempt_enable();
5ead97c8
JF
592}
593
f87e4cac
JF
594static void xen_flush_tlb_others(const cpumask_t *cpus, struct mm_struct *mm,
595 unsigned long va)
596{
d66bf8fc
JF
597 struct {
598 struct mmuext_op op;
599 cpumask_t mask;
600 } *args;
f87e4cac 601 cpumask_t cpumask = *cpus;
d66bf8fc 602 struct multicall_space mcs;
f87e4cac
JF
603
604 /*
605 * A couple of (to be removed) sanity checks:
606 *
607 * - current CPU must not be in mask
608 * - mask must exist :)
609 */
610 BUG_ON(cpus_empty(cpumask));
611 BUG_ON(cpu_isset(smp_processor_id(), cpumask));
612 BUG_ON(!mm);
613
614 /* If a CPU which we ran on has gone down, OK. */
615 cpus_and(cpumask, cpumask, cpu_online_map);
616 if (cpus_empty(cpumask))
617 return;
618
d66bf8fc
JF
619 mcs = xen_mc_entry(sizeof(*args));
620 args = mcs.args;
621 args->mask = cpumask;
622 args->op.arg2.vcpumask = &args->mask;
623
f87e4cac 624 if (va == TLB_FLUSH_ALL) {
d66bf8fc 625 args->op.cmd = MMUEXT_TLB_FLUSH_MULTI;
f87e4cac 626 } else {
d66bf8fc
JF
627 args->op.cmd = MMUEXT_INVLPG_MULTI;
628 args->op.arg1.linear_addr = va;
f87e4cac
JF
629 }
630
d66bf8fc
JF
631 MULTI_mmuext_op(mcs.mc, &args->op, 1, NULL, DOMID_SELF);
632
633 xen_mc_issue(PARAVIRT_LAZY_MMU);
f87e4cac
JF
634}
635
7b1333aa
JF
636static void xen_clts(void)
637{
638 struct multicall_space mcs;
639
640 mcs = xen_mc_entry(0);
641
642 MULTI_fpu_taskswitch(mcs.mc, 0);
643
644 xen_mc_issue(PARAVIRT_LAZY_CPU);
645}
646
647static void xen_write_cr0(unsigned long cr0)
648{
649 struct multicall_space mcs;
650
651 /* Only pay attention to cr0.TS; everything else is
652 ignored. */
653 mcs = xen_mc_entry(0);
654
655 MULTI_fpu_taskswitch(mcs.mc, (cr0 & X86_CR0_TS) != 0);
656
657 xen_mc_issue(PARAVIRT_LAZY_CPU);
658}
659
60223a32
JF
660static void xen_write_cr2(unsigned long cr2)
661{
662 x86_read_percpu(xen_vcpu)->arch.cr2 = cr2;
663}
664
5ead97c8
JF
665static unsigned long xen_read_cr2(void)
666{
667 return x86_read_percpu(xen_vcpu)->arch.cr2;
668}
669
60223a32
JF
670static unsigned long xen_read_cr2_direct(void)
671{
672 return x86_read_percpu(xen_vcpu_info.arch.cr2);
673}
674
5ead97c8
JF
675static void xen_write_cr4(unsigned long cr4)
676{
2956a351
JF
677 cr4 &= ~X86_CR4_PGE;
678 cr4 &= ~X86_CR4_PSE;
679
680 native_write_cr4(cr4);
5ead97c8
JF
681}
682
5ead97c8
JF
683static unsigned long xen_read_cr3(void)
684{
685 return x86_read_percpu(xen_cr3);
686}
687
9f79991d
JF
688static void set_current_cr3(void *v)
689{
690 x86_write_percpu(xen_current_cr3, (unsigned long)v);
691}
692
5ead97c8
JF
693static void xen_write_cr3(unsigned long cr3)
694{
9f79991d
JF
695 struct mmuext_op *op;
696 struct multicall_space mcs;
697 unsigned long mfn = pfn_to_mfn(PFN_DOWN(cr3));
698
f120f13e
JF
699 BUG_ON(preemptible());
700
9f79991d 701 mcs = xen_mc_entry(sizeof(*op)); /* disables interrupts */
5ead97c8 702
9f79991d
JF
703 /* Update while interrupts are disabled, so its atomic with
704 respect to ipis */
5ead97c8
JF
705 x86_write_percpu(xen_cr3, cr3);
706
9f79991d
JF
707 op = mcs.args;
708 op->cmd = MMUEXT_NEW_BASEPTR;
709 op->arg1.mfn = mfn;
5ead97c8 710
9f79991d 711 MULTI_mmuext_op(mcs.mc, op, 1, NULL, DOMID_SELF);
5ead97c8 712
9f79991d
JF
713 /* Update xen_update_cr3 once the batch has actually
714 been submitted. */
715 xen_mc_callback(set_current_cr3, (void *)cr3);
5ead97c8 716
9f79991d 717 xen_mc_issue(PARAVIRT_LAZY_CPU); /* interrupts restored */
5ead97c8
JF
718}
719
f4f97b3e
JF
720/* Early in boot, while setting up the initial pagetable, assume
721 everything is pinned. */
6944a9c8 722static __init void xen_alloc_pte_init(struct mm_struct *mm, u32 pfn)
5ead97c8 723{
af7ae3b9 724#ifdef CONFIG_FLATMEM
f4f97b3e 725 BUG_ON(mem_map); /* should only be used early */
af7ae3b9 726#endif
5ead97c8
JF
727 make_lowmem_page_readonly(__va(PFN_PHYS(pfn)));
728}
729
6944a9c8 730/* Early release_pte assumes that all pts are pinned, since there's
1c70e9bd 731 only init_mm and anything attached to that is pinned. */
6944a9c8 732static void xen_release_pte_init(u32 pfn)
1c70e9bd
JF
733{
734 make_lowmem_page_readwrite(__va(PFN_PHYS(pfn)));
735}
736
f6433706 737static void pin_pagetable_pfn(unsigned cmd, unsigned long pfn)
74260714
JF
738{
739 struct mmuext_op op;
f6433706 740 op.cmd = cmd;
74260714
JF
741 op.arg1.mfn = pfn_to_mfn(pfn);
742 if (HYPERVISOR_mmuext_op(&op, 1, NULL, DOMID_SELF))
743 BUG();
744}
745
f4f97b3e
JF
746/* This needs to make sure the new pte page is pinned iff its being
747 attached to a pinned pagetable. */
1c70e9bd 748static void xen_alloc_ptpage(struct mm_struct *mm, u32 pfn, unsigned level)
5ead97c8 749{
f4f97b3e 750 struct page *page = pfn_to_page(pfn);
5ead97c8 751
f4f97b3e
JF
752 if (PagePinned(virt_to_page(mm->pgd))) {
753 SetPagePinned(page);
754
74260714 755 if (!PageHighMem(page)) {
f4f97b3e 756 make_lowmem_page_readonly(__va(PFN_PHYS(pfn)));
f6433706
MM
757 if (level == PT_PTE)
758 pin_pagetable_pfn(MMUEXT_PIN_L1_TABLE, pfn);
74260714 759 } else
f4f97b3e
JF
760 /* make sure there are no stray mappings of
761 this page */
762 kmap_flush_unused();
763 }
5ead97c8
JF
764}
765
6944a9c8 766static void xen_alloc_pte(struct mm_struct *mm, u32 pfn)
1c70e9bd 767{
f6433706 768 xen_alloc_ptpage(mm, pfn, PT_PTE);
1c70e9bd
JF
769}
770
6944a9c8 771static void xen_alloc_pmd(struct mm_struct *mm, u32 pfn)
1c70e9bd 772{
f6433706 773 xen_alloc_ptpage(mm, pfn, PT_PMD);
1c70e9bd
JF
774}
775
f4f97b3e 776/* This should never happen until we're OK to use struct page */
f6433706 777static void xen_release_ptpage(u32 pfn, unsigned level)
5ead97c8 778{
f4f97b3e
JF
779 struct page *page = pfn_to_page(pfn);
780
781 if (PagePinned(page)) {
74260714 782 if (!PageHighMem(page)) {
a684d69d
MM
783 if (level == PT_PTE)
784 pin_pagetable_pfn(MMUEXT_UNPIN_TABLE, pfn);
f4f97b3e 785 make_lowmem_page_readwrite(__va(PFN_PHYS(pfn)));
74260714 786 }
c946c7de 787 ClearPagePinned(page);
f4f97b3e 788 }
5ead97c8
JF
789}
790
6944a9c8 791static void xen_release_pte(u32 pfn)
f6433706
MM
792{
793 xen_release_ptpage(pfn, PT_PTE);
794}
795
6944a9c8 796static void xen_release_pmd(u32 pfn)
f6433706
MM
797{
798 xen_release_ptpage(pfn, PT_PMD);
799}
800
f6e58732
JF
801#if PAGETABLE_LEVELS == 4
802static void xen_alloc_pud(struct mm_struct *mm, u32 pfn)
803{
804 xen_alloc_ptpage(mm, pfn, PT_PUD);
805}
806
807static void xen_release_pud(u32 pfn)
808{
809 xen_release_ptpage(pfn, PT_PUD);
810}
811#endif
812
f4f97b3e
JF
813#ifdef CONFIG_HIGHPTE
814static void *xen_kmap_atomic_pte(struct page *page, enum km_type type)
5ead97c8 815{
f4f97b3e
JF
816 pgprot_t prot = PAGE_KERNEL;
817
818 if (PagePinned(page))
819 prot = PAGE_KERNEL_RO;
820
821 if (0 && PageHighMem(page))
822 printk("mapping highpte %lx type %d prot %s\n",
823 page_to_pfn(page), type,
824 (unsigned long)pgprot_val(prot) & _PAGE_RW ? "WRITE" : "READ");
825
826 return kmap_atomic_prot(page, type, prot);
5ead97c8 827}
f4f97b3e 828#endif
5ead97c8 829
9a4029fd
JF
830static __init pte_t mask_rw_pte(pte_t *ptep, pte_t pte)
831{
832 /* If there's an existing pte, then don't allow _PAGE_RW to be set */
833 if (pte_val_ma(*ptep) & _PAGE_PRESENT)
834 pte = __pte_ma(((pte_val_ma(*ptep) & _PAGE_RW) | ~_PAGE_RW) &
835 pte_val_ma(pte));
836
837 return pte;
838}
839
840/* Init-time set_pte while constructing initial pagetables, which
841 doesn't allow RO pagetable pages to be remapped RW */
842static __init void xen_set_pte_init(pte_t *ptep, pte_t pte)
843{
844 pte = mask_rw_pte(ptep, pte);
845
846 xen_set_pte(ptep, pte);
847}
848
5ead97c8
JF
849static __init void xen_pagetable_setup_start(pgd_t *base)
850{
5ead97c8
JF
851}
852
0e91398f 853void xen_setup_shared_info(void)
5ead97c8
JF
854{
855 if (!xen_feature(XENFEAT_auto_translated_physmap)) {
15664f96
JF
856 set_fixmap(FIX_PARAVIRT_BOOTMAP,
857 xen_start_info->shared_info);
858
859 HYPERVISOR_shared_info =
860 (struct shared_info *)fix_to_virt(FIX_PARAVIRT_BOOTMAP);
5ead97c8
JF
861 } else
862 HYPERVISOR_shared_info =
863 (struct shared_info *)__va(xen_start_info->shared_info);
864
2e8fe719
JF
865#ifndef CONFIG_SMP
866 /* In UP this is as good a place as any to set up shared info */
867 xen_setup_vcpu_info_placement();
868#endif
d5edbc1f
JF
869
870 xen_setup_mfn_list_list();
2e8fe719
JF
871}
872
873static __init void xen_pagetable_setup_done(pgd_t *base)
874{
0e91398f 875 xen_setup_shared_info();
60223a32 876}
5ead97c8 877
e2426cf8
JF
878static __init void xen_post_allocator_init(void)
879{
8745f8b0 880 pv_mmu_ops.set_pte = xen_set_pte;
e2426cf8
JF
881 pv_mmu_ops.set_pmd = xen_set_pmd;
882 pv_mmu_ops.set_pud = xen_set_pud;
f6e58732
JF
883#if PAGETABLE_LEVELS == 4
884 pv_mmu_ops.set_pgd = xen_set_pgd;
885#endif
e2426cf8 886
8745f8b0
JF
887 /* This will work as long as patching hasn't happened yet
888 (which it hasn't) */
889 pv_mmu_ops.alloc_pte = xen_alloc_pte;
890 pv_mmu_ops.alloc_pmd = xen_alloc_pmd;
891 pv_mmu_ops.release_pte = xen_release_pte;
892 pv_mmu_ops.release_pmd = xen_release_pmd;
893#if PAGETABLE_LEVELS == 4
894 pv_mmu_ops.alloc_pud = xen_alloc_pud;
895 pv_mmu_ops.release_pud = xen_release_pud;
896#endif
897
e2426cf8
JF
898 xen_mark_init_mm_pinned();
899}
900
60223a32 901/* This is called once we have the cpu_possible_map */
0e91398f 902void xen_setup_vcpu_info_placement(void)
60223a32
JF
903{
904 int cpu;
905
906 for_each_possible_cpu(cpu)
907 xen_vcpu_setup(cpu);
908
909 /* xen_vcpu_setup managed to place the vcpu_info within the
910 percpu area for all cpus, so make use of it */
5b09b287 911#ifdef CONFIG_X86_32
60223a32
JF
912 if (have_vcpu_info_placement) {
913 printk(KERN_INFO "Xen: using vcpu_info placement\n");
914
93b1eab3
JF
915 pv_irq_ops.save_fl = xen_save_fl_direct;
916 pv_irq_ops.restore_fl = xen_restore_fl_direct;
917 pv_irq_ops.irq_disable = xen_irq_disable_direct;
918 pv_irq_ops.irq_enable = xen_irq_enable_direct;
919 pv_mmu_ops.read_cr2 = xen_read_cr2_direct;
60223a32 920 }
5b09b287 921#endif
5ead97c8
JF
922}
923
ab144f5e
AK
924static unsigned xen_patch(u8 type, u16 clobbers, void *insnbuf,
925 unsigned long addr, unsigned len)
6487673b
JF
926{
927 char *start, *end, *reloc;
928 unsigned ret;
929
930 start = end = reloc = NULL;
931
93b1eab3
JF
932#define SITE(op, x) \
933 case PARAVIRT_PATCH(op.x): \
6487673b
JF
934 if (have_vcpu_info_placement) { \
935 start = (char *)xen_##x##_direct; \
936 end = xen_##x##_direct_end; \
937 reloc = xen_##x##_direct_reloc; \
938 } \
939 goto patch_site
940
941 switch (type) {
5b09b287 942#ifdef CONFIG_X86_32
93b1eab3
JF
943 SITE(pv_irq_ops, irq_enable);
944 SITE(pv_irq_ops, irq_disable);
945 SITE(pv_irq_ops, save_fl);
946 SITE(pv_irq_ops, restore_fl);
5b09b287 947#endif /* CONFIG_X86_32 */
6487673b
JF
948#undef SITE
949
950 patch_site:
951 if (start == NULL || (end-start) > len)
952 goto default_patch;
953
ab144f5e 954 ret = paravirt_patch_insns(insnbuf, len, start, end);
6487673b
JF
955
956 /* Note: because reloc is assigned from something that
957 appears to be an array, gcc assumes it's non-null,
958 but doesn't know its relationship with start and
959 end. */
960 if (reloc > start && reloc < end) {
961 int reloc_off = reloc - start;
ab144f5e
AK
962 long *relocp = (long *)(insnbuf + reloc_off);
963 long delta = start - (char *)addr;
6487673b
JF
964
965 *relocp += delta;
966 }
967 break;
968
969 default_patch:
970 default:
ab144f5e
AK
971 ret = paravirt_patch_default(type, clobbers, insnbuf,
972 addr, len);
6487673b
JF
973 break;
974 }
975
976 return ret;
977}
978
aeaaa59c
JF
979static void xen_set_fixmap(unsigned idx, unsigned long phys, pgprot_t prot)
980{
981 pte_t pte;
982
983 phys >>= PAGE_SHIFT;
984
985 switch (idx) {
986 case FIX_BTMAP_END ... FIX_BTMAP_BEGIN:
987#ifdef CONFIG_X86_F00F_BUG
988 case FIX_F00F_IDT:
989#endif
15664f96 990#ifdef CONFIG_X86_32
aeaaa59c
JF
991 case FIX_WP_TEST:
992 case FIX_VDSO:
15664f96
JF
993 case FIX_KMAP_BEGIN ... FIX_KMAP_END:
994#else
995 case VSYSCALL_LAST_PAGE ... VSYSCALL_FIRST_PAGE:
996#endif
aeaaa59c
JF
997#ifdef CONFIG_X86_LOCAL_APIC
998 case FIX_APIC_BASE: /* maps dummy local APIC */
999#endif
1000 pte = pfn_pte(phys, prot);
1001 break;
1002
1003 default:
1004 pte = mfn_pte(phys, prot);
1005 break;
1006 }
1007
1008 __native_set_fixmap(idx, pte);
1009}
1010
93b1eab3 1011static const struct pv_info xen_info __initdata = {
5ead97c8
JF
1012 .paravirt_enabled = 1,
1013 .shared_kernel_pmd = 0,
1014
1015 .name = "Xen",
93b1eab3 1016};
5ead97c8 1017
93b1eab3 1018static const struct pv_init_ops xen_init_ops __initdata = {
6487673b 1019 .patch = xen_patch,
5ead97c8 1020
93b1eab3 1021 .banner = xen_banner,
5ead97c8
JF
1022 .memory_setup = xen_memory_setup,
1023 .arch_setup = xen_arch_setup,
e2426cf8 1024 .post_allocator_init = xen_post_allocator_init,
93b1eab3 1025};
5ead97c8 1026
93b1eab3 1027static const struct pv_time_ops xen_time_ops __initdata = {
15c84731 1028 .time_init = xen_time_init,
93b1eab3 1029
15c84731
JF
1030 .set_wallclock = xen_set_wallclock,
1031 .get_wallclock = xen_get_wallclock,
e93ef949 1032 .get_tsc_khz = xen_tsc_khz,
ab550288 1033 .sched_clock = xen_sched_clock,
93b1eab3 1034};
15c84731 1035
93b1eab3 1036static const struct pv_cpu_ops xen_cpu_ops __initdata = {
5ead97c8
JF
1037 .cpuid = xen_cpuid,
1038
1039 .set_debugreg = xen_set_debugreg,
1040 .get_debugreg = xen_get_debugreg,
1041
7b1333aa 1042 .clts = xen_clts,
5ead97c8
JF
1043
1044 .read_cr0 = native_read_cr0,
7b1333aa 1045 .write_cr0 = xen_write_cr0,
5ead97c8 1046
5ead97c8
JF
1047 .read_cr4 = native_read_cr4,
1048 .read_cr4_safe = native_read_cr4_safe,
1049 .write_cr4 = xen_write_cr4,
1050
5ead97c8
JF
1051 .wbinvd = native_wbinvd,
1052
1053 .read_msr = native_read_msr_safe,
1054 .write_msr = native_write_msr_safe,
1055 .read_tsc = native_read_tsc,
1056 .read_pmc = native_read_pmc,
1057
81e103f1 1058 .iret = xen_iret,
d75cd22f 1059 .irq_enable_sysexit = xen_sysexit,
5ead97c8
JF
1060
1061 .load_tr_desc = paravirt_nop,
1062 .set_ldt = xen_set_ldt,
1063 .load_gdt = xen_load_gdt,
1064 .load_idt = xen_load_idt,
1065 .load_tls = xen_load_tls,
1066
1067 .store_gdt = native_store_gdt,
1068 .store_idt = native_store_idt,
1069 .store_tr = xen_store_tr,
1070
1071 .write_ldt_entry = xen_write_ldt_entry,
1072 .write_gdt_entry = xen_write_gdt_entry,
1073 .write_idt_entry = xen_write_idt_entry,
faca6227 1074 .load_sp0 = xen_load_sp0,
5ead97c8
JF
1075
1076 .set_iopl_mask = xen_set_iopl_mask,
1077 .io_delay = xen_io_delay,
1078
952d1d70
JF
1079 /* Xen takes care of %gs when switching to usermode for us */
1080 .swapgs = paravirt_nop,
1081
8965c1c0
JF
1082 .lazy_mode = {
1083 .enter = paravirt_enter_lazy_cpu,
1084 .leave = xen_leave_lazy,
1085 },
93b1eab3
JF
1086};
1087
0725cbb9
JF
1088static void __init __xen_init_IRQ(void)
1089{
1090#ifdef CONFIG_X86_64
1091 int i;
1092
1093 /* Create identity vector->irq map */
1094 for(i = 0; i < NR_VECTORS; i++) {
1095 int cpu;
1096
1097 for_each_possible_cpu(cpu)
1098 per_cpu(vector_irq, cpu)[i] = i;
1099 }
1100#endif /* CONFIG_X86_64 */
1101
1102 xen_init_IRQ();
1103}
1104
93b1eab3 1105static const struct pv_irq_ops xen_irq_ops __initdata = {
0725cbb9 1106 .init_IRQ = __xen_init_IRQ,
93b1eab3
JF
1107 .save_fl = xen_save_fl,
1108 .restore_fl = xen_restore_fl,
1109 .irq_disable = xen_irq_disable,
1110 .irq_enable = xen_irq_enable,
1111 .safe_halt = xen_safe_halt,
1112 .halt = xen_halt,
fab58420 1113#ifdef CONFIG_X86_64
997409d3 1114 .adjust_exception_frame = xen_adjust_exception_frame,
fab58420 1115#endif
93b1eab3 1116};
5ead97c8 1117
93b1eab3 1118static const struct pv_apic_ops xen_apic_ops __initdata = {
5ead97c8 1119#ifdef CONFIG_X86_LOCAL_APIC
f87e4cac
JF
1120 .apic_write = xen_apic_write,
1121 .apic_write_atomic = xen_apic_write,
5ead97c8
JF
1122 .apic_read = xen_apic_read,
1123 .setup_boot_clock = paravirt_nop,
1124 .setup_secondary_clock = paravirt_nop,
1125 .startup_ipi_hook = paravirt_nop,
1126#endif
93b1eab3
JF
1127};
1128
1129static const struct pv_mmu_ops xen_mmu_ops __initdata = {
1130 .pagetable_setup_start = xen_pagetable_setup_start,
1131 .pagetable_setup_done = xen_pagetable_setup_done,
1132
1133 .read_cr2 = xen_read_cr2,
1134 .write_cr2 = xen_write_cr2,
1135
1136 .read_cr3 = xen_read_cr3,
1137 .write_cr3 = xen_write_cr3,
5ead97c8
JF
1138
1139 .flush_tlb_user = xen_flush_tlb,
1140 .flush_tlb_kernel = xen_flush_tlb,
1141 .flush_tlb_single = xen_flush_tlb_single,
f87e4cac 1142 .flush_tlb_others = xen_flush_tlb_others,
5ead97c8
JF
1143
1144 .pte_update = paravirt_nop,
1145 .pte_update_defer = paravirt_nop,
1146
eba0045f
JF
1147 .pgd_alloc = __paravirt_pgd_alloc,
1148 .pgd_free = paravirt_nop,
1149
6944a9c8
JF
1150 .alloc_pte = xen_alloc_pte_init,
1151 .release_pte = xen_release_pte_init,
1152 .alloc_pmd = xen_alloc_pte_init,
1153 .alloc_pmd_clone = paravirt_nop,
1154 .release_pmd = xen_release_pte_init,
f4f97b3e
JF
1155
1156#ifdef CONFIG_HIGHPTE
1157 .kmap_atomic_pte = xen_kmap_atomic_pte,
1158#endif
5ead97c8 1159
22911b3f
JF
1160#ifdef CONFIG_X86_64
1161 .set_pte = xen_set_pte,
1162#else
851fa3c4 1163 .set_pte = xen_set_pte_init,
22911b3f 1164#endif
3b827c1b 1165 .set_pte_at = xen_set_pte_at,
e2426cf8 1166 .set_pmd = xen_set_pmd_hyper,
3b827c1b 1167
08b882c6
JF
1168 .ptep_modify_prot_start = __ptep_modify_prot_start,
1169 .ptep_modify_prot_commit = __ptep_modify_prot_commit,
1170
3b827c1b 1171 .pte_val = xen_pte_val,
a15af1c9 1172 .pte_flags = native_pte_val,
3b827c1b
JF
1173 .pgd_val = xen_pgd_val,
1174
1175 .make_pte = xen_make_pte,
1176 .make_pgd = xen_make_pgd,
1177
f6e58732 1178#ifdef CONFIG_X86_PAE
3b827c1b
JF
1179 .set_pte_atomic = xen_set_pte_atomic,
1180 .set_pte_present = xen_set_pte_at,
3b827c1b
JF
1181 .pte_clear = xen_pte_clear,
1182 .pmd_clear = xen_pmd_clear,
f6e58732
JF
1183#endif /* CONFIG_X86_PAE */
1184 .set_pud = xen_set_pud_hyper,
3b827c1b
JF
1185
1186 .make_pmd = xen_make_pmd,
1187 .pmd_val = xen_pmd_val,
3b827c1b 1188
f6e58732
JF
1189#if PAGETABLE_LEVELS == 4
1190 .pud_val = xen_pud_val,
1191 .make_pud = xen_make_pud,
1192 .set_pgd = xen_set_pgd_hyper,
1193
1194 .alloc_pud = xen_alloc_pte_init,
1195 .release_pud = xen_release_pte_init,
1196#endif /* PAGETABLE_LEVELS == 4 */
1197
3b827c1b
JF
1198 .activate_mm = xen_activate_mm,
1199 .dup_mmap = xen_dup_mmap,
1200 .exit_mmap = xen_exit_mmap,
1201
8965c1c0
JF
1202 .lazy_mode = {
1203 .enter = paravirt_enter_lazy_mmu,
1204 .leave = xen_leave_lazy,
1205 },
aeaaa59c
JF
1206
1207 .set_fixmap = xen_set_fixmap,
5ead97c8
JF
1208};
1209
fefa629a
JF
1210static void xen_reboot(int reason)
1211{
349c709f
JF
1212 struct sched_shutdown r = { .reason = reason };
1213
fefa629a
JF
1214#ifdef CONFIG_SMP
1215 smp_send_stop();
1216#endif
1217
349c709f 1218 if (HYPERVISOR_sched_op(SCHEDOP_shutdown, &r))
fefa629a
JF
1219 BUG();
1220}
1221
1222static void xen_restart(char *msg)
1223{
1224 xen_reboot(SHUTDOWN_reboot);
1225}
1226
1227static void xen_emergency_restart(void)
1228{
1229 xen_reboot(SHUTDOWN_reboot);
1230}
1231
1232static void xen_machine_halt(void)
1233{
1234 xen_reboot(SHUTDOWN_poweroff);
1235}
1236
1237static void xen_crash_shutdown(struct pt_regs *regs)
1238{
1239 xen_reboot(SHUTDOWN_crash);
1240}
1241
1242static const struct machine_ops __initdata xen_machine_ops = {
1243 .restart = xen_restart,
1244 .halt = xen_machine_halt,
1245 .power_off = xen_machine_halt,
1246 .shutdown = xen_machine_halt,
1247 .crash_shutdown = xen_crash_shutdown,
1248 .emergency_restart = xen_emergency_restart,
1249};
1250
6487673b 1251
fb1d8404
JF
1252static void __init xen_reserve_top(void)
1253{
f5d36de0 1254#ifdef CONFIG_X86_32
fb1d8404
JF
1255 unsigned long top = HYPERVISOR_VIRT_START;
1256 struct xen_platform_parameters pp;
1257
1258 if (HYPERVISOR_xen_version(XENVER_platform_parameters, &pp) == 0)
1259 top = pp.virt_start;
1260
1261 reserve_top_address(-top + 2 * PAGE_SIZE);
f5d36de0 1262#endif /* CONFIG_X86_32 */
fb1d8404
JF
1263}
1264
084a2a4e
JF
1265/*
1266 * Like __va(), but returns address in the kernel mapping (which is
1267 * all we have until the physical memory mapping has been set up.
1268 */
1269static void *__ka(phys_addr_t paddr)
1270{
39dbc5bd 1271#ifdef CONFIG_X86_64
084a2a4e 1272 return (void *)(paddr + __START_KERNEL_map);
39dbc5bd
JF
1273#else
1274 return __va(paddr);
1275#endif
084a2a4e
JF
1276}
1277
1278/* Convert a machine address to physical address */
1279static unsigned long m2p(phys_addr_t maddr)
1280{
1281 phys_addr_t paddr;
1282
1283 maddr &= PTE_MASK;
1284 paddr = mfn_to_pfn(maddr >> PAGE_SHIFT) << PAGE_SHIFT;
1285
1286 return paddr;
1287}
1288
1289/* Convert a machine address to kernel virtual */
1290static void *m2v(phys_addr_t maddr)
1291{
1292 return __ka(m2p(maddr));
1293}
1294
39dbc5bd 1295#ifdef CONFIG_X86_64
084a2a4e
JF
1296static void walk(pgd_t *pgd, unsigned long addr)
1297{
1298 unsigned l4idx = pgd_index(addr);
1299 unsigned l3idx = pud_index(addr);
1300 unsigned l2idx = pmd_index(addr);
1301 unsigned l1idx = pte_index(addr);
1302 pgd_t l4;
1303 pud_t l3;
1304 pmd_t l2;
1305 pte_t l1;
1306
1307 xen_raw_printk("walk %p, %lx -> %d %d %d %d\n",
1308 pgd, addr, l4idx, l3idx, l2idx, l1idx);
1309
1310 l4 = pgd[l4idx];
1311 xen_raw_printk(" l4: %016lx\n", l4.pgd);
1312 xen_raw_printk(" %016lx\n", pgd_val(l4));
1313
1314 l3 = ((pud_t *)(m2v(l4.pgd)))[l3idx];
1315 xen_raw_printk(" l3: %016lx\n", l3.pud);
1316 xen_raw_printk(" %016lx\n", pud_val(l3));
1317
1318 l2 = ((pmd_t *)(m2v(l3.pud)))[l2idx];
1319 xen_raw_printk(" l2: %016lx\n", l2.pmd);
1320 xen_raw_printk(" %016lx\n", pmd_val(l2));
1321
1322 l1 = ((pte_t *)(m2v(l2.pmd)))[l1idx];
1323 xen_raw_printk(" l1: %016lx\n", l1.pte);
1324 xen_raw_printk(" %016lx\n", pte_val(l1));
1325}
39dbc5bd 1326#endif
084a2a4e
JF
1327
1328static void set_page_prot(void *addr, pgprot_t prot)
1329{
1330 unsigned long pfn = __pa(addr) >> PAGE_SHIFT;
1331 pte_t pte = pfn_pte(pfn, prot);
1332
39dbc5bd 1333 xen_raw_printk("addr=%p pfn=%lx mfn=%lx prot=%016llx pte=%016llx\n",
084a2a4e
JF
1334 addr, pfn, get_phys_to_machine(pfn),
1335 pgprot_val(prot), pte.pte);
1336
1337 if (HYPERVISOR_update_va_mapping((unsigned long)addr, pte, 0))
1338 BUG();
1339}
1340
d114e198
JF
1341/*
1342 * Identity map, in addition to plain kernel map. This needs to be
1343 * large enough to allocate page table pages to allocate the rest.
1344 * Each page can map 2MB.
1345 */
1346static pte_t level1_ident_pgt[PTRS_PER_PTE * 4] __page_aligned_bss;
1347
39dbc5bd 1348static __init void xen_map_identity_early(pmd_t *pmd, unsigned long max_pfn)
d114e198
JF
1349{
1350 unsigned pmdidx, pteidx;
1351 unsigned ident_pte;
1352 unsigned long pfn;
1353
1354 ident_pte = 0;
1355 pfn = 0;
1356 for(pmdidx = 0; pmdidx < PTRS_PER_PMD && pfn < max_pfn; pmdidx++) {
1357 pte_t *pte_page;
1358
d114e198 1359 /* Reuse or allocate a page of ptes */
39dbc5bd
JF
1360 if (pmd_present(pmd[pmdidx]))
1361 pte_page = m2v(pmd[pmdidx].pmd);
d114e198
JF
1362 else {
1363 /* Check for free pte pages */
1364 if (ident_pte == ARRAY_SIZE(level1_ident_pgt))
1365 break;
1366
1367 pte_page = &level1_ident_pgt[ident_pte];
1368 ident_pte += PTRS_PER_PTE;
1369
39dbc5bd 1370 pmd[pmdidx] = __pmd(__pa(pte_page) | _PAGE_TABLE);
d114e198
JF
1371 }
1372
1373 /* Install mappings */
1374 for(pteidx = 0; pteidx < PTRS_PER_PTE; pteidx++, pfn++) {
1375 pte_t pte;
1376
1377 if (pfn > max_pfn_mapped)
1378 max_pfn_mapped = pfn;
1379
1380 if (!pte_none(pte_page[pteidx]))
1381 continue;
1382
1383 pte = pfn_pte(pfn, PAGE_KERNEL_EXEC);
1384 pte_page[pteidx] = pte;
1385 }
1386 }
1387
1388 for(pteidx = 0; pteidx < ident_pte; pteidx += PTRS_PER_PTE)
1389 set_page_prot(&level1_ident_pgt[pteidx], PAGE_KERNEL_RO);
39dbc5bd
JF
1390
1391 set_page_prot(pmd, PAGE_KERNEL_RO);
1392}
1393
1394#ifdef CONFIG_X86_64
1395static void convert_pfn_mfn(void *v)
1396{
1397 pte_t *pte = v;
1398 int i;
1399
1400 /* All levels are converted the same way, so just treat them
1401 as ptes. */
1402 for(i = 0; i < PTRS_PER_PTE; i++)
1403 pte[i] = xen_make_pte(pte[i].pte);
d114e198
JF
1404}
1405
084a2a4e
JF
1406/*
1407 * Set up the inital kernel pagetable.
1408 *
1409 * We can construct this by grafting the Xen provided pagetable into
1410 * head_64.S's preconstructed pagetables. We copy the Xen L2's into
1411 * level2_ident_pgt, level2_kernel_pgt and level2_fixmap_pgt. This
1412 * means that only the kernel has a physical mapping to start with -
1413 * but that's enough to get __va working. We need to fill in the rest
1414 * of the physical mapping once some sort of allocator has been set
1415 * up.
1416 */
d114e198 1417static __init pgd_t *xen_setup_kernel_pagetable(pgd_t *pgd, unsigned long max_pfn)
084a2a4e
JF
1418{
1419 pud_t *l3;
1420 pmd_t *l2;
1421
1422 /* Zap identity mapping */
1423 init_level4_pgt[0] = __pgd(0);
1424
1425 /* Pre-constructed entries are in pfn, so convert to mfn */
1426 convert_pfn_mfn(init_level4_pgt);
1427 convert_pfn_mfn(level3_ident_pgt);
1428 convert_pfn_mfn(level3_kernel_pgt);
1429
1430 l3 = m2v(pgd[pgd_index(__START_KERNEL_map)].pgd);
1431 l2 = m2v(l3[pud_index(__START_KERNEL_map)].pud);
1432
1433 memcpy(level2_ident_pgt, l2, sizeof(pmd_t) * PTRS_PER_PMD);
1434 memcpy(level2_kernel_pgt, l2, sizeof(pmd_t) * PTRS_PER_PMD);
1435
1436 l3 = m2v(pgd[pgd_index(__START_KERNEL_map + PMD_SIZE)].pgd);
1437 l2 = m2v(l3[pud_index(__START_KERNEL_map + PMD_SIZE)].pud);
1438 memcpy(level2_fixmap_pgt, l2, sizeof(pmd_t) * PTRS_PER_PMD);
1439
d114e198 1440 /* Set up identity map */
39dbc5bd 1441 xen_map_identity_early(level2_ident_pgt, max_pfn);
d114e198 1442
084a2a4e
JF
1443 /* Make pagetable pieces RO */
1444 set_page_prot(init_level4_pgt, PAGE_KERNEL_RO);
1445 set_page_prot(level3_ident_pgt, PAGE_KERNEL_RO);
1446 set_page_prot(level3_kernel_pgt, PAGE_KERNEL_RO);
084a2a4e
JF
1447 set_page_prot(level2_kernel_pgt, PAGE_KERNEL_RO);
1448 set_page_prot(level2_fixmap_pgt, PAGE_KERNEL_RO);
1449
1450 /* Pin down new L4 */
39dbc5bd
JF
1451 pin_pagetable_pfn(MMUEXT_PIN_L4_TABLE,
1452 PFN_DOWN(__pa_symbol(init_level4_pgt)));
084a2a4e
JF
1453
1454 /* Unpin Xen-provided one */
1455 pin_pagetable_pfn(MMUEXT_UNPIN_TABLE, PFN_DOWN(__pa(pgd)));
1456
1457 /* Switch over */
1458 pgd = init_level4_pgt;
1459 xen_write_cr3(__pa(pgd));
1460
d114e198
JF
1461 reserve_early(__pa(xen_start_info->pt_base),
1462 __pa(xen_start_info->pt_base +
1463 xen_start_info->nr_pt_frames * PAGE_SIZE),
1464 "XEN PAGETABLES");
084a2a4e
JF
1465
1466 return pgd;
1467}
39dbc5bd
JF
1468#else /* !CONFIG_X86_64 */
1469static pmd_t level2_kernel_pgt[PTRS_PER_PMD] __page_aligned_bss;
1470
d114e198 1471static __init pgd_t *xen_setup_kernel_pagetable(pgd_t *pgd, unsigned long max_pfn)
084a2a4e 1472{
39dbc5bd
JF
1473 pmd_t *kernel_pmd;
1474
084a2a4e
JF
1475 init_pg_tables_start = __pa(pgd);
1476 init_pg_tables_end = __pa(pgd) + xen_start_info->nr_pt_frames*PAGE_SIZE;
1477 max_pfn_mapped = PFN_DOWN(init_pg_tables_end + 512*1024);
1478
39dbc5bd
JF
1479 kernel_pmd = m2v(pgd[KERNEL_PGD_BOUNDARY].pgd);
1480 memcpy(level2_kernel_pgt, kernel_pmd, sizeof(pmd_t) * PTRS_PER_PMD);
d114e198 1481
39dbc5bd
JF
1482 xen_map_identity_early(level2_kernel_pgt, max_pfn);
1483
1484 memcpy(swapper_pg_dir, pgd, sizeof(pgd_t) * PTRS_PER_PGD);
1485 set_pgd(&swapper_pg_dir[KERNEL_PGD_BOUNDARY],
1486 __pgd(__pa(level2_kernel_pgt) | _PAGE_PRESENT));
1487
1488 set_page_prot(level2_kernel_pgt, PAGE_KERNEL_RO);
1489 set_page_prot(swapper_pg_dir, PAGE_KERNEL_RO);
1490 set_page_prot(empty_zero_page, PAGE_KERNEL_RO);
1491
1492 pin_pagetable_pfn(MMUEXT_UNPIN_TABLE, PFN_DOWN(__pa(pgd)));
1493
1494 xen_write_cr3(__pa(swapper_pg_dir));
1495
1496 pin_pagetable_pfn(MMUEXT_PIN_L3_TABLE, PFN_DOWN(__pa(swapper_pg_dir)));
1497
1498 return swapper_pg_dir;
084a2a4e
JF
1499}
1500#endif /* CONFIG_X86_64 */
1501
5ead97c8
JF
1502/* First C function to be called on Xen boot */
1503asmlinkage void __init xen_start_kernel(void)
1504{
1505 pgd_t *pgd;
1506
1507 if (!xen_start_info)
1508 return;
1509
7999f4b4 1510 BUG_ON(memcmp(xen_start_info->magic, "xen-3", 5) != 0);
5ead97c8 1511
e57778a1
JF
1512 xen_setup_features();
1513
5ead97c8 1514 /* Install Xen paravirt ops */
93b1eab3
JF
1515 pv_info = xen_info;
1516 pv_init_ops = xen_init_ops;
1517 pv_time_ops = xen_time_ops;
1518 pv_cpu_ops = xen_cpu_ops;
1519 pv_irq_ops = xen_irq_ops;
1520 pv_apic_ops = xen_apic_ops;
1521 pv_mmu_ops = xen_mmu_ops;
93b1eab3 1522
e57778a1
JF
1523 if (xen_feature(XENFEAT_mmu_pt_update_preserve_ad)) {
1524 pv_mmu_ops.ptep_modify_prot_start = xen_ptep_modify_prot_start;
1525 pv_mmu_ops.ptep_modify_prot_commit = xen_ptep_modify_prot_commit;
1526 }
1527
fefa629a
JF
1528 machine_ops = xen_machine_ops;
1529
f5d36de0
JF
1530#ifdef CONFIG_X86_64
1531 /* Disable until direct per-cpu data access. */
1532 have_vcpu_info_placement = 0;
5b09b287 1533 x86_64_init_pda();
f5d36de0
JF
1534#endif
1535
a9e7062d 1536 xen_smp_init();
5ead97c8 1537
5ead97c8
JF
1538 /* Get mfn list */
1539 if (!xen_feature(XENFEAT_auto_translated_physmap))
d451bb7a 1540 xen_build_dynamic_phys_to_machine();
5ead97c8
JF
1541
1542 pgd = (pgd_t *)xen_start_info->pt_base;
1543
084a2a4e
JF
1544 /* Prevent unwanted bits from being set in PTEs. */
1545 __supported_pte_mask &= ~_PAGE_GLOBAL;
1546 if (!is_initial_xendomain())
1547 __supported_pte_mask &= ~(_PAGE_PWT | _PAGE_PCD);
1548
1549 /* Don't do the full vcpu_info placement stuff until we have a
1550 possible map and a non-dummy shared_info. */
1551 per_cpu(xen_vcpu, 0) = &HYPERVISOR_shared_info->vcpu_info[0];
1552
1553 xen_raw_console_write("mapping kernel into physical memory\n");
d114e198 1554 pgd = xen_setup_kernel_pagetable(pgd, xen_start_info->nr_pages);
5ead97c8 1555
084a2a4e 1556 init_mm.pgd = pgd;
5ead97c8
JF
1557
1558 /* keep using Xen gdt for now; no urgent need to change it */
1559
93b1eab3 1560 pv_info.kernel_rpl = 1;
5ead97c8 1561 if (xen_feature(XENFEAT_supervisor_mode_kernel))
93b1eab3 1562 pv_info.kernel_rpl = 0;
5ead97c8
JF
1563
1564 /* set the limit of our address space */
fb1d8404 1565 xen_reserve_top();
5ead97c8 1566
7d087b68 1567#ifdef CONFIG_X86_32
5ead97c8
JF
1568 /* set up basic CPUID stuff */
1569 cpu_detect(&new_cpu_data);
1570 new_cpu_data.hard_math = 1;
1571 new_cpu_data.x86_capability[0] = cpuid_edx(1);
7d087b68 1572#endif
5ead97c8
JF
1573
1574 /* Poke various useful things into boot_params */
30c82645
PA
1575 boot_params.hdr.type_of_loader = (9 << 4) | 0;
1576 boot_params.hdr.ramdisk_image = xen_start_info->mod_start
1577 ? __pa(xen_start_info->mod_start) : 0;
1578 boot_params.hdr.ramdisk_size = xen_start_info->mod_len;
5ead97c8 1579
9e124fe1 1580 if (!is_initial_xendomain()) {
83abc70a 1581 add_preferred_console("xenboot", 0, NULL);
9e124fe1 1582 add_preferred_console("tty", 0, NULL);
b8c2d3df 1583 add_preferred_console("hvc", 0, NULL);
9e124fe1 1584 }
b8c2d3df 1585
084a2a4e
JF
1586 xen_raw_console_write("about to get started...\n");
1587
1588#if 0
1589 xen_raw_printk("&boot_params=%p __pa(&boot_params)=%lx __va(__pa(&boot_params))=%lx\n",
1590 &boot_params, __pa_symbol(&boot_params),
1591 __va(__pa_symbol(&boot_params)));
1592
1593 walk(pgd, &boot_params);
1594 walk(pgd, __va(__pa(&boot_params)));
1595#endif
1596
5ead97c8 1597 /* Start the world */
f5d36de0 1598#ifdef CONFIG_X86_32
f0d43100 1599 i386_start_kernel();
f5d36de0 1600#else
084a2a4e 1601 x86_64_start_reservations((char *)__pa_symbol(&boot_params));
f5d36de0 1602#endif
5ead97c8 1603}