]>
Commit | Line | Data |
---|---|---|
ca5d32a3 WL |
1 | /* |
2 | * arm cpu init and loop | |
3 | * | |
4 | * Copyright (c) 2013 Stacey D. Son | |
5 | * | |
6 | * This program is free software; you can redistribute it and/or modify | |
7 | * it under the terms of the GNU General Public License as published by | |
8 | * the Free Software Foundation; either version 2 of the License, or | |
9 | * (at your option) any later version. | |
10 | * | |
11 | * This program is distributed in the hope that it will be useful, | |
12 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
13 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
14 | * GNU General Public License for more details. | |
15 | * | |
16 | * You should have received a copy of the GNU General Public License | |
17 | * along with this program; if not, see <http://www.gnu.org/licenses/>. | |
18 | */ | |
19 | ||
20 | #ifndef _TARGET_ARCH_CPU_H_ | |
21 | #define _TARGET_ARCH_CPU_H_ | |
22 | ||
23 | #include "target_arch.h" | |
24 | ||
25 | #define TARGET_DEFAULT_CPU_MODEL "any" | |
26 | ||
27 | static inline void target_cpu_init(CPUARMState *env, | |
28 | struct target_pt_regs *regs) | |
29 | { | |
30 | int i; | |
31 | ||
32 | cpsr_write(env, regs->uregs[16], CPSR_USER | CPSR_EXEC, | |
33 | CPSRWriteByInstr); | |
34 | for (i = 0; i < 16; i++) { | |
35 | env->regs[i] = regs->uregs[i]; | |
36 | } | |
37 | } | |
38 | ||
e17d4c9a WL |
39 | static inline void target_cpu_clone_regs(CPUARMState *env, target_ulong newsp) |
40 | { | |
41 | if (newsp) { | |
42 | env->regs[13] = newsp; | |
43 | } | |
44 | env->regs[0] = 0; | |
45 | } | |
46 | ||
ca5d32a3 WL |
47 | static inline void target_cpu_reset(CPUArchState *cpu) |
48 | { | |
49 | } | |
50 | ||
51 | #endif /* !_TARGET_ARCH_CPU_H */ |