]> git.proxmox.com Git - rustc.git/blame - compiler/rustc_target/src/spec/thumbv6m_none_eabi.rs
New upstream version 1.61.0+dfsg1
[rustc.git] / compiler / rustc_target / src / spec / thumbv6m_none_eabi.rs
CommitLineData
c30ab7b3
SL
1// Targets the Cortex-M0, Cortex-M0+ and Cortex-M1 processors (ARMv6-M architecture)
2
29967ef6 3use crate::spec::{Target, TargetOptions};
c30ab7b3 4
29967ef6
XL
5pub fn target() -> Target {
6 Target {
5e7ed085 7 llvm_target: "thumbv6m-none-eabi".into(),
29967ef6 8 pointer_width: 32,
5e7ed085
FG
9 data_layout: "e-m:e-p:32:32-Fi8-i64:64-v128:64:128-a:0:32-n32-S64".into(),
10 arch: "arm".into(),
c30ab7b3
SL
11
12 options: TargetOptions {
5e7ed085 13 abi: "eabi".into(),
c30ab7b3
SL
14 // The ARMv6-M architecture doesn't support unaligned loads/stores so we disable them
15 // with +strict-align.
5e7ed085 16 features: "+strict-align".into(),
8faf50e0 17 // There are no atomic CAS instructions available in the instruction set of the ARMv6-M
c30ab7b3 18 // architecture
8faf50e0 19 atomic_cas: false,
dfeec247
XL
20 ..super::thumb_base::opts()
21 },
29967ef6 22 }
c30ab7b3 23}