]> git.proxmox.com Git - mirror_qemu.git/blame - cpu-common.h
(curses) Use more descriptive values
[mirror_qemu.git] / cpu-common.h
CommitLineData
1ad2134f
PB
1#ifndef CPU_COMMON_H
2#define CPU_COMMON_H 1
3
4/* CPU interfaces that are target indpendent. */
5
6#if defined(__arm__) || defined(__sparc__) || defined(__mips__) || defined(__hppa__)
7#define WORDS_ALIGNED
8#endif
9
10#include "bswap.h"
f6f3fbca 11#include "qemu-queue.h"
1ad2134f
PB
12
13/* address in the RAM (different from a physical address) */
c227f099 14typedef unsigned long ram_addr_t;
1ad2134f
PB
15
16/* memory API */
17
c227f099
AL
18typedef void CPUWriteMemoryFunc(void *opaque, target_phys_addr_t addr, uint32_t value);
19typedef uint32_t CPUReadMemoryFunc(void *opaque, target_phys_addr_t addr);
1ad2134f 20
c227f099
AL
21void cpu_register_physical_memory_offset(target_phys_addr_t start_addr,
22 ram_addr_t size,
23 ram_addr_t phys_offset,
24 ram_addr_t region_offset);
25static inline void cpu_register_physical_memory(target_phys_addr_t start_addr,
26 ram_addr_t size,
27 ram_addr_t phys_offset)
1ad2134f
PB
28{
29 cpu_register_physical_memory_offset(start_addr, size, phys_offset, 0);
30}
31
c227f099
AL
32ram_addr_t cpu_get_physical_page_desc(target_phys_addr_t addr);
33ram_addr_t qemu_ram_alloc(ram_addr_t);
34void qemu_ram_free(ram_addr_t addr);
1ad2134f 35/* This should only be used for ram local to a device. */
c227f099 36void *qemu_get_ram_ptr(ram_addr_t addr);
1ad2134f 37/* This should not be used by devices. */
c227f099 38ram_addr_t qemu_ram_addr_from_host(void *ptr);
1ad2134f 39
d60efc6b
BS
40int cpu_register_io_memory(CPUReadMemoryFunc * const *mem_read,
41 CPUWriteMemoryFunc * const *mem_write,
1ad2134f
PB
42 void *opaque);
43void cpu_unregister_io_memory(int table_address);
44
c227f099 45void cpu_physical_memory_rw(target_phys_addr_t addr, uint8_t *buf,
1ad2134f 46 int len, int is_write);
c227f099 47static inline void cpu_physical_memory_read(target_phys_addr_t addr,
1ad2134f
PB
48 uint8_t *buf, int len)
49{
50 cpu_physical_memory_rw(addr, buf, len, 0);
51}
c227f099 52static inline void cpu_physical_memory_write(target_phys_addr_t addr,
1ad2134f
PB
53 const uint8_t *buf, int len)
54{
55 cpu_physical_memory_rw(addr, (uint8_t *)buf, len, 1);
56}
c227f099
AL
57void *cpu_physical_memory_map(target_phys_addr_t addr,
58 target_phys_addr_t *plen,
1ad2134f 59 int is_write);
c227f099
AL
60void cpu_physical_memory_unmap(void *buffer, target_phys_addr_t len,
61 int is_write, target_phys_addr_t access_len);
1ad2134f
PB
62void *cpu_register_map_client(void *opaque, void (*callback)(void *opaque));
63void cpu_unregister_map_client(void *cookie);
64
f6f3fbca
MT
65struct CPUPhysMemoryClient;
66typedef struct CPUPhysMemoryClient CPUPhysMemoryClient;
67struct CPUPhysMemoryClient {
68 void (*set_memory)(struct CPUPhysMemoryClient *client,
69 target_phys_addr_t start_addr,
70 ram_addr_t size,
71 ram_addr_t phys_offset);
72 int (*sync_dirty_bitmap)(struct CPUPhysMemoryClient *client,
73 target_phys_addr_t start_addr,
74 target_phys_addr_t end_addr);
75 int (*migration_log)(struct CPUPhysMemoryClient *client,
76 int enable);
77 QLIST_ENTRY(CPUPhysMemoryClient) list;
78};
79
80void cpu_register_phys_memory_client(CPUPhysMemoryClient *);
81void cpu_unregister_phys_memory_client(CPUPhysMemoryClient *);
82
c227f099
AL
83uint32_t ldub_phys(target_phys_addr_t addr);
84uint32_t lduw_phys(target_phys_addr_t addr);
85uint32_t ldl_phys(target_phys_addr_t addr);
86uint64_t ldq_phys(target_phys_addr_t addr);
87void stl_phys_notdirty(target_phys_addr_t addr, uint32_t val);
88void stq_phys_notdirty(target_phys_addr_t addr, uint64_t val);
89void stb_phys(target_phys_addr_t addr, uint32_t val);
90void stw_phys(target_phys_addr_t addr, uint32_t val);
91void stl_phys(target_phys_addr_t addr, uint32_t val);
92void stq_phys(target_phys_addr_t addr, uint64_t val);
93
94void cpu_physical_memory_write_rom(target_phys_addr_t addr,
1ad2134f
PB
95 const uint8_t *buf, int len);
96
97#define IO_MEM_SHIFT 3
98
99#define IO_MEM_RAM (0 << IO_MEM_SHIFT) /* hardcoded offset */
100#define IO_MEM_ROM (1 << IO_MEM_SHIFT) /* hardcoded offset */
101#define IO_MEM_UNASSIGNED (2 << IO_MEM_SHIFT)
102#define IO_MEM_NOTDIRTY (3 << IO_MEM_SHIFT)
103
104/* Acts like a ROM when read and like a device when written. */
105#define IO_MEM_ROMD (1)
106#define IO_MEM_SUBPAGE (2)
107#define IO_MEM_SUBWIDTH (4)
108
109#endif /* !CPU_COMMON_H */