]> git.proxmox.com Git - mirror_qemu.git/blame - cpu-exec.c
vhost/scsi: call vhost_dev_cleanup() at unrealize() time
[mirror_qemu.git] / cpu-exec.c
CommitLineData
7d13299d 1/*
e965fc38 2 * emulator main execution loop
5fafdf24 3 *
66321a11 4 * Copyright (c) 2003-2005 Fabrice Bellard
7d13299d 5 *
3ef693a0
FB
6 * This library is free software; you can redistribute it and/or
7 * modify it under the terms of the GNU Lesser General Public
8 * License as published by the Free Software Foundation; either
9 * version 2 of the License, or (at your option) any later version.
7d13299d 10 *
3ef693a0
FB
11 * This library is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
14 * Lesser General Public License for more details.
7d13299d 15 *
3ef693a0 16 * You should have received a copy of the GNU Lesser General Public
8167ee88 17 * License along with this library; if not, see <http://www.gnu.org/licenses/>.
7d13299d 18 */
e4533c7a 19#include "config.h"
cea5f9a2 20#include "cpu.h"
6db8b538 21#include "trace.h"
76cad711 22#include "disas/disas.h"
7cb69cae 23#include "tcg.h"
1de7afc9 24#include "qemu/atomic.h"
9c17d615 25#include "sysemu/qtest.h"
c2aa5f81 26#include "qemu/timer.h"
9d82b5a7
PB
27#include "exec/address-spaces.h"
28#include "exec/memory-internal.h"
79e2b9ae 29#include "qemu/rcu.h"
e1b89321 30#include "exec/tb-hash.h"
c2aa5f81
ST
31
32/* -icount align implementation. */
33
34typedef struct SyncClocks {
35 int64_t diff_clk;
36 int64_t last_cpu_icount;
7f7bc144 37 int64_t realtime_clock;
c2aa5f81
ST
38} SyncClocks;
39
40#if !defined(CONFIG_USER_ONLY)
41/* Allow the guest to have a max 3ms advance.
42 * The difference between the 2 clocks could therefore
43 * oscillate around 0.
44 */
45#define VM_CLOCK_ADVANCE 3000000
7f7bc144
ST
46#define THRESHOLD_REDUCE 1.5
47#define MAX_DELAY_PRINT_RATE 2000000000LL
48#define MAX_NB_PRINTS 100
c2aa5f81
ST
49
50static void align_clocks(SyncClocks *sc, const CPUState *cpu)
51{
52 int64_t cpu_icount;
53
54 if (!icount_align_option) {
55 return;
56 }
57
58 cpu_icount = cpu->icount_extra + cpu->icount_decr.u16.low;
59 sc->diff_clk += cpu_icount_to_ns(sc->last_cpu_icount - cpu_icount);
60 sc->last_cpu_icount = cpu_icount;
61
62 if (sc->diff_clk > VM_CLOCK_ADVANCE) {
63#ifndef _WIN32
64 struct timespec sleep_delay, rem_delay;
65 sleep_delay.tv_sec = sc->diff_clk / 1000000000LL;
66 sleep_delay.tv_nsec = sc->diff_clk % 1000000000LL;
67 if (nanosleep(&sleep_delay, &rem_delay) < 0) {
a498d0ef 68 sc->diff_clk = rem_delay.tv_sec * 1000000000LL + rem_delay.tv_nsec;
c2aa5f81
ST
69 } else {
70 sc->diff_clk = 0;
71 }
72#else
73 Sleep(sc->diff_clk / SCALE_MS);
74 sc->diff_clk = 0;
75#endif
76 }
77}
78
7f7bc144
ST
79static void print_delay(const SyncClocks *sc)
80{
81 static float threshold_delay;
82 static int64_t last_realtime_clock;
83 static int nb_prints;
84
85 if (icount_align_option &&
86 sc->realtime_clock - last_realtime_clock >= MAX_DELAY_PRINT_RATE &&
87 nb_prints < MAX_NB_PRINTS) {
88 if ((-sc->diff_clk / (float)1000000000LL > threshold_delay) ||
89 (-sc->diff_clk / (float)1000000000LL <
90 (threshold_delay - THRESHOLD_REDUCE))) {
91 threshold_delay = (-sc->diff_clk / 1000000000LL) + 1;
92 printf("Warning: The guest is now late by %.1f to %.1f seconds\n",
93 threshold_delay - 1,
94 threshold_delay);
95 nb_prints++;
96 last_realtime_clock = sc->realtime_clock;
97 }
98 }
99}
100
c2aa5f81
ST
101static void init_delay_params(SyncClocks *sc,
102 const CPUState *cpu)
103{
104 if (!icount_align_option) {
105 return;
106 }
2e91cc62
PB
107 sc->realtime_clock = qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL_RT);
108 sc->diff_clk = qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL) - sc->realtime_clock;
c2aa5f81 109 sc->last_cpu_icount = cpu->icount_extra + cpu->icount_decr.u16.low;
27498bef
ST
110 if (sc->diff_clk < max_delay) {
111 max_delay = sc->diff_clk;
112 }
113 if (sc->diff_clk > max_advance) {
114 max_advance = sc->diff_clk;
115 }
7f7bc144
ST
116
117 /* Print every 2s max if the guest is late. We limit the number
118 of printed messages to NB_PRINT_MAX(currently 100) */
119 print_delay(sc);
c2aa5f81
ST
120}
121#else
122static void align_clocks(SyncClocks *sc, const CPUState *cpu)
123{
124}
125
126static void init_delay_params(SyncClocks *sc, const CPUState *cpu)
127{
128}
129#endif /* CONFIG USER ONLY */
7d13299d 130
5638d180 131void cpu_loop_exit(CPUState *cpu)
e4533c7a 132{
d77953b9 133 cpu->current_tb = NULL;
6f03bef0 134 siglongjmp(cpu->jmp_env, 1);
e4533c7a 135}
bfed01fc 136
fbf9eeb3
FB
137/* exit the current TB from a signal handler. The host registers are
138 restored in a state compatible with the CPU emulator
139 */
9eff14f3 140#if defined(CONFIG_SOFTMMU)
0ea8cb88 141void cpu_resume_from_signal(CPUState *cpu, void *puc)
9eff14f3 142{
9eff14f3
BS
143 /* XXX: restore cpu registers saved in host registers */
144
27103424 145 cpu->exception_index = -1;
6f03bef0 146 siglongjmp(cpu->jmp_env, 1);
9eff14f3 147}
76e5c76f
PB
148
149void cpu_reload_memory_map(CPUState *cpu)
150{
79e2b9ae
PB
151 AddressSpaceDispatch *d;
152
153 if (qemu_in_vcpu_thread()) {
154 /* Do not let the guest prolong the critical section as much as it
155 * as it desires.
156 *
157 * Currently, this is prevented by the I/O thread's periodinc kicking
158 * of the VCPU thread (iothread_requesting_mutex, qemu_cpu_kick_thread)
159 * but this will go away once TCG's execution moves out of the global
160 * mutex.
161 *
162 * This pair matches cpu_exec's rcu_read_lock()/rcu_read_unlock(), which
163 * only protects cpu->as->dispatch. Since we reload it below, we can
164 * split the critical section.
165 */
166 rcu_read_unlock();
167 rcu_read_lock();
168 }
169
9d82b5a7 170 /* The CPU and TLB are protected by the iothread lock. */
79e2b9ae 171 d = atomic_rcu_read(&cpu->as->dispatch);
9d82b5a7 172 cpu->memory_dispatch = d;
76e5c76f
PB
173 tlb_flush(cpu, 1);
174}
9eff14f3 175#endif
fbf9eeb3 176
77211379
PM
177/* Execute a TB, and fix up the CPU state afterwards if necessary */
178static inline tcg_target_ulong cpu_tb_exec(CPUState *cpu, uint8_t *tb_ptr)
179{
180 CPUArchState *env = cpu->env_ptr;
03afa5f8
RH
181 uintptr_t next_tb;
182
183#if defined(DEBUG_DISAS)
184 if (qemu_loglevel_mask(CPU_LOG_TB_CPU)) {
185#if defined(TARGET_I386)
186 log_cpu_state(cpu, CPU_DUMP_CCOP);
187#elif defined(TARGET_M68K)
188 /* ??? Should not modify env state for dumping. */
189 cpu_m68k_flush_flags(env, env->cc_op);
190 env->cc_op = CC_OP_FLAGS;
191 env->sr = (env->sr & 0xffe0) | env->cc_dest | (env->cc_x << 4);
192 log_cpu_state(cpu, 0);
193#else
194 log_cpu_state(cpu, 0);
195#endif
196 }
197#endif /* DEBUG_DISAS */
198
626cf8f4 199 cpu->can_do_io = 0;
03afa5f8 200 next_tb = tcg_qemu_tb_exec(env, tb_ptr);
626cf8f4 201 cpu->can_do_io = 1;
6db8b538
AB
202 trace_exec_tb_exit((void *) (next_tb & ~TB_EXIT_MASK),
203 next_tb & TB_EXIT_MASK);
204
77211379
PM
205 if ((next_tb & TB_EXIT_MASK) > TB_EXIT_IDX1) {
206 /* We didn't start executing this TB (eg because the instruction
207 * counter hit zero); we must restore the guest PC to the address
208 * of the start of the TB.
209 */
bdf7ae5b 210 CPUClass *cc = CPU_GET_CLASS(cpu);
77211379 211 TranslationBlock *tb = (TranslationBlock *)(next_tb & ~TB_EXIT_MASK);
bdf7ae5b
AF
212 if (cc->synchronize_from_tb) {
213 cc->synchronize_from_tb(cpu, tb);
214 } else {
215 assert(cc->set_pc);
216 cc->set_pc(cpu, tb->pc);
217 }
77211379 218 }
378df4b2
PM
219 if ((next_tb & TB_EXIT_MASK) == TB_EXIT_REQUESTED) {
220 /* We were asked to stop executing TBs (probably a pending
221 * interrupt. We've now stopped, so clear the flag.
222 */
223 cpu->tcg_exit_req = 0;
224 }
77211379
PM
225 return next_tb;
226}
227
2e70f6ef
PB
228/* Execute the code without caching the generated code. An interpreter
229 could be used if available. */
ea3e9847 230static void cpu_exec_nocache(CPUState *cpu, int max_cycles,
cea5f9a2 231 TranslationBlock *orig_tb)
2e70f6ef 232{
2e70f6ef 233 TranslationBlock *tb;
b4ac20b4
PD
234 target_ulong pc = orig_tb->pc;
235 target_ulong cs_base = orig_tb->cs_base;
236 uint64_t flags = orig_tb->flags;
2e70f6ef
PB
237
238 /* Should never happen.
239 We only end up here when an existing TB is too long. */
240 if (max_cycles > CF_COUNT_MASK)
241 max_cycles = CF_COUNT_MASK;
242
b4ac20b4
PD
243 /* tb_gen_code can flush our orig_tb, invalidate it now */
244 tb_phys_invalidate(orig_tb, -1);
245 tb = tb_gen_code(cpu, pc, cs_base, flags,
d8a499f1 246 max_cycles | CF_NOCACHE);
d77953b9 247 cpu->current_tb = tb;
2e70f6ef 248 /* execute the generated code */
6db8b538 249 trace_exec_tb_nocache(tb, tb->pc);
77211379 250 cpu_tb_exec(cpu, tb->tc_ptr);
d77953b9 251 cpu->current_tb = NULL;
2e70f6ef
PB
252 tb_phys_invalidate(tb, -1);
253 tb_free(tb);
254}
255
ea3e9847 256static TranslationBlock *tb_find_slow(CPUState *cpu,
cea5f9a2 257 target_ulong pc,
8a40a180 258 target_ulong cs_base,
c068688b 259 uint64_t flags)
8a40a180 260{
ea3e9847 261 CPUArchState *env = (CPUArchState *)cpu->env_ptr;
8a40a180 262 TranslationBlock *tb, **ptb1;
8a40a180 263 unsigned int h;
337fc758 264 tb_page_addr_t phys_pc, phys_page1;
41c1b1c9 265 target_ulong virt_page2;
3b46e624 266
5e5f07e0 267 tcg_ctx.tb_ctx.tb_invalidated_flag = 0;
3b46e624 268
8a40a180 269 /* find translated block using physical mappings */
41c1b1c9 270 phys_pc = get_page_addr_code(env, pc);
8a40a180 271 phys_page1 = phys_pc & TARGET_PAGE_MASK;
8a40a180 272 h = tb_phys_hash_func(phys_pc);
5e5f07e0 273 ptb1 = &tcg_ctx.tb_ctx.tb_phys_hash[h];
8a40a180
FB
274 for(;;) {
275 tb = *ptb1;
276 if (!tb)
277 goto not_found;
5fafdf24 278 if (tb->pc == pc &&
8a40a180 279 tb->page_addr[0] == phys_page1 &&
5fafdf24 280 tb->cs_base == cs_base &&
8a40a180
FB
281 tb->flags == flags) {
282 /* check next page if needed */
283 if (tb->page_addr[1] != -1) {
337fc758
BS
284 tb_page_addr_t phys_page2;
285
5fafdf24 286 virt_page2 = (pc & TARGET_PAGE_MASK) +
8a40a180 287 TARGET_PAGE_SIZE;
41c1b1c9 288 phys_page2 = get_page_addr_code(env, virt_page2);
8a40a180
FB
289 if (tb->page_addr[1] == phys_page2)
290 goto found;
291 } else {
292 goto found;
293 }
294 }
295 ptb1 = &tb->phys_hash_next;
296 }
297 not_found:
2e70f6ef 298 /* if no translated code available, then translate it now */
648f034c 299 tb = tb_gen_code(cpu, pc, cs_base, flags, 0);
3b46e624 300
8a40a180 301 found:
2c90fe2b
KB
302 /* Move the last found TB to the head of the list */
303 if (likely(*ptb1)) {
304 *ptb1 = tb->phys_hash_next;
5e5f07e0
EV
305 tb->phys_hash_next = tcg_ctx.tb_ctx.tb_phys_hash[h];
306 tcg_ctx.tb_ctx.tb_phys_hash[h] = tb;
2c90fe2b 307 }
8a40a180 308 /* we add the TB in the virtual pc hash table */
8cd70437 309 cpu->tb_jmp_cache[tb_jmp_cache_hash_func(pc)] = tb;
8a40a180
FB
310 return tb;
311}
312
ea3e9847 313static inline TranslationBlock *tb_find_fast(CPUState *cpu)
8a40a180 314{
ea3e9847 315 CPUArchState *env = (CPUArchState *)cpu->env_ptr;
8a40a180
FB
316 TranslationBlock *tb;
317 target_ulong cs_base, pc;
6b917547 318 int flags;
8a40a180
FB
319
320 /* we record a subset of the CPU state. It will
321 always be the same before a given translated block
322 is executed. */
6b917547 323 cpu_get_tb_cpu_state(env, &pc, &cs_base, &flags);
8cd70437 324 tb = cpu->tb_jmp_cache[tb_jmp_cache_hash_func(pc)];
551bd27f
TS
325 if (unlikely(!tb || tb->pc != pc || tb->cs_base != cs_base ||
326 tb->flags != flags)) {
ea3e9847 327 tb = tb_find_slow(cpu, pc, cs_base, flags);
8a40a180
FB
328 }
329 return tb;
330}
331
ea3e9847 332static void cpu_handle_debug_exception(CPUState *cpu)
1009d2ed 333{
86025ee4 334 CPUClass *cc = CPU_GET_CLASS(cpu);
1009d2ed
JK
335 CPUWatchpoint *wp;
336
ff4700b0
AF
337 if (!cpu->watchpoint_hit) {
338 QTAILQ_FOREACH(wp, &cpu->watchpoints, entry) {
1009d2ed
JK
339 wp->flags &= ~BP_WATCHPOINT_HIT;
340 }
341 }
86025ee4
PM
342
343 cc->debug_excp_handler(cpu);
1009d2ed
JK
344}
345
7d13299d
FB
346/* main execution loop */
347
1a28cac3
MT
348volatile sig_atomic_t exit_request;
349
ea3e9847 350int cpu_exec(CPUState *cpu)
7d13299d 351{
97a8ea5a 352 CPUClass *cc = CPU_GET_CLASS(cpu);
693fa551
AF
353#ifdef TARGET_I386
354 X86CPU *x86_cpu = X86_CPU(cpu);
ea3e9847 355 CPUArchState *env = &x86_cpu->env;
97a8ea5a 356#endif
8a40a180 357 int ret, interrupt_request;
8a40a180 358 TranslationBlock *tb;
c27004ec 359 uint8_t *tc_ptr;
3e9bd63a 360 uintptr_t next_tb;
c2aa5f81
ST
361 SyncClocks sc;
362
bae2c270
PM
363 /* This must be volatile so it is not trashed by longjmp() */
364 volatile bool have_tb_lock = false;
8c6939c0 365
259186a7 366 if (cpu->halted) {
3993c6bd 367 if (!cpu_has_work(cpu)) {
eda48c34
PB
368 return EXCP_HALTED;
369 }
370
259186a7 371 cpu->halted = 0;
eda48c34 372 }
5a1e3cfc 373
4917cf44 374 current_cpu = cpu;
e4533c7a 375
4917cf44 376 /* As long as current_cpu is null, up to the assignment just above,
ec9bd89f
OH
377 * requests by other threads to exit the execution loop are expected to
378 * be issued using the exit_request global. We must make sure that our
4917cf44 379 * evaluation of the global value is performed past the current_cpu
ec9bd89f
OH
380 * value transition point, which requires a memory barrier as well as
381 * an instruction scheduling constraint on modern architectures. */
382 smp_mb();
383
79e2b9ae
PB
384 rcu_read_lock();
385
c629a4bc 386 if (unlikely(exit_request)) {
fcd7d003 387 cpu->exit_request = 1;
1a28cac3
MT
388 }
389
cffe7b32 390 cc->cpu_exec_enter(cpu);
9d27abd9 391
c2aa5f81
ST
392 /* Calculate difference between guest clock and host clock.
393 * This delay includes the delay of the last cycle, so
394 * what we have to do is sleep until it is 0. As for the
395 * advance/delay we gain here, we try to fix it next time.
396 */
397 init_delay_params(&sc, cpu);
398
7d13299d 399 /* prepare setjmp context for exception handling */
3fb2ded1 400 for(;;) {
6f03bef0 401 if (sigsetjmp(cpu->jmp_env, 0) == 0) {
3fb2ded1 402 /* if an exception is pending, we execute it here */
27103424
AF
403 if (cpu->exception_index >= 0) {
404 if (cpu->exception_index >= EXCP_INTERRUPT) {
3fb2ded1 405 /* exit request from the cpu execution loop */
27103424 406 ret = cpu->exception_index;
1009d2ed 407 if (ret == EXCP_DEBUG) {
ea3e9847 408 cpu_handle_debug_exception(cpu);
1009d2ed 409 }
e511b4d7 410 cpu->exception_index = -1;
3fb2ded1 411 break;
72d239ed
AJ
412 } else {
413#if defined(CONFIG_USER_ONLY)
3fb2ded1 414 /* if user mode only, we simulate a fake exception
9f083493 415 which will be handled outside the cpu execution
3fb2ded1 416 loop */
83479e77 417#if defined(TARGET_I386)
97a8ea5a 418 cc->do_interrupt(cpu);
83479e77 419#endif
27103424 420 ret = cpu->exception_index;
e511b4d7 421 cpu->exception_index = -1;
3fb2ded1 422 break;
72d239ed 423#else
97a8ea5a 424 cc->do_interrupt(cpu);
27103424 425 cpu->exception_index = -1;
83479e77 426#endif
3fb2ded1 427 }
5fafdf24 428 }
9df217a3 429
b5fc09ae 430 next_tb = 0; /* force lookup of first TB */
3fb2ded1 431 for(;;) {
259186a7 432 interrupt_request = cpu->interrupt_request;
e1638bd8 433 if (unlikely(interrupt_request)) {
ed2803da 434 if (unlikely(cpu->singlestep_enabled & SSTEP_NOIRQ)) {
e1638bd8 435 /* Mask out external interrupts for this step. */
3125f763 436 interrupt_request &= ~CPU_INTERRUPT_SSTEP_MASK;
e1638bd8 437 }
6658ffb8 438 if (interrupt_request & CPU_INTERRUPT_DEBUG) {
259186a7 439 cpu->interrupt_request &= ~CPU_INTERRUPT_DEBUG;
27103424 440 cpu->exception_index = EXCP_DEBUG;
5638d180 441 cpu_loop_exit(cpu);
6658ffb8 442 }
a90b7318 443 if (interrupt_request & CPU_INTERRUPT_HALT) {
259186a7
AF
444 cpu->interrupt_request &= ~CPU_INTERRUPT_HALT;
445 cpu->halted = 1;
27103424 446 cpu->exception_index = EXCP_HLT;
5638d180 447 cpu_loop_exit(cpu);
a90b7318 448 }
4a92a558
PB
449#if defined(TARGET_I386)
450 if (interrupt_request & CPU_INTERRUPT_INIT) {
451 cpu_svm_check_intercept_param(env, SVM_EXIT_INIT, 0);
452 do_cpu_init(x86_cpu);
453 cpu->exception_index = EXCP_HALTED;
454 cpu_loop_exit(cpu);
455 }
456#else
457 if (interrupt_request & CPU_INTERRUPT_RESET) {
458 cpu_reset(cpu);
459 }
68a79315 460#endif
9585db68
RH
461 /* The target hook has 3 exit conditions:
462 False when the interrupt isn't processed,
463 True when it is, and we should restart on a new TB,
464 and via longjmp via cpu_loop_exit. */
465 if (cc->cpu_exec_interrupt(cpu, interrupt_request)) {
466 next_tb = 0;
467 }
468 /* Don't use the cached interrupt_request value,
469 do_interrupt may have updated the EXITTB flag. */
259186a7
AF
470 if (cpu->interrupt_request & CPU_INTERRUPT_EXITTB) {
471 cpu->interrupt_request &= ~CPU_INTERRUPT_EXITTB;
bf3e8bf1
FB
472 /* ensure that no TB jump will be modified as
473 the program flow was changed */
b5fc09ae 474 next_tb = 0;
bf3e8bf1 475 }
be214e6c 476 }
fcd7d003
AF
477 if (unlikely(cpu->exit_request)) {
478 cpu->exit_request = 0;
27103424 479 cpu->exception_index = EXCP_INTERRUPT;
5638d180 480 cpu_loop_exit(cpu);
3fb2ded1 481 }
5e5f07e0 482 spin_lock(&tcg_ctx.tb_ctx.tb_lock);
bae2c270 483 have_tb_lock = true;
ea3e9847 484 tb = tb_find_fast(cpu);
d5975363
PB
485 /* Note: we do it here to avoid a gcc bug on Mac OS X when
486 doing it in tb_find_slow */
5e5f07e0 487 if (tcg_ctx.tb_ctx.tb_invalidated_flag) {
d5975363
PB
488 /* as some TB could have been invalidated because
489 of memory exceptions while generating the code, we
490 must recompute the hash index here */
491 next_tb = 0;
5e5f07e0 492 tcg_ctx.tb_ctx.tb_invalidated_flag = 0;
d5975363 493 }
c30d1aea
PM
494 if (qemu_loglevel_mask(CPU_LOG_EXEC)) {
495 qemu_log("Trace %p [" TARGET_FMT_lx "] %s\n",
496 tb->tc_ptr, tb->pc, lookup_symbol(tb->pc));
497 }
8a40a180
FB
498 /* see if we can patch the calling TB. When the TB
499 spans two pages, we cannot safely do a direct
500 jump. */
040f2fb2 501 if (next_tb != 0 && tb->page_addr[1] == -1) {
0980011b
PM
502 tb_add_jump((TranslationBlock *)(next_tb & ~TB_EXIT_MASK),
503 next_tb & TB_EXIT_MASK, tb);
3fb2ded1 504 }
bae2c270 505 have_tb_lock = false;
5e5f07e0 506 spin_unlock(&tcg_ctx.tb_ctx.tb_lock);
55e8b85e 507
508 /* cpu_interrupt might be called while translating the
509 TB, but before it is linked into a potentially
510 infinite loop and becomes env->current_tb. Avoid
511 starting execution if there is a pending interrupt. */
d77953b9 512 cpu->current_tb = tb;
b0052d15 513 barrier();
fcd7d003 514 if (likely(!cpu->exit_request)) {
6db8b538 515 trace_exec_tb(tb, tb->pc);
2e70f6ef 516 tc_ptr = tb->tc_ptr;
e965fc38 517 /* execute the generated code */
77211379 518 next_tb = cpu_tb_exec(cpu, tc_ptr);
378df4b2
PM
519 switch (next_tb & TB_EXIT_MASK) {
520 case TB_EXIT_REQUESTED:
521 /* Something asked us to stop executing
522 * chained TBs; just continue round the main
523 * loop. Whatever requested the exit will also
524 * have set something else (eg exit_request or
525 * interrupt_request) which we will handle
526 * next time around the loop.
527 */
378df4b2
PM
528 next_tb = 0;
529 break;
530 case TB_EXIT_ICOUNT_EXPIRED:
531 {
bf20dc07 532 /* Instruction counter expired. */
52851b7e 533 int insns_left = cpu->icount_decr.u32;
efee7340 534 if (cpu->icount_extra && insns_left >= 0) {
2e70f6ef 535 /* Refill decrementer and continue execution. */
efee7340 536 cpu->icount_extra += insns_left;
52851b7e 537 insns_left = MIN(0xffff, cpu->icount_extra);
efee7340 538 cpu->icount_extra -= insns_left;
28ecfd7a 539 cpu->icount_decr.u16.low = insns_left;
2e70f6ef
PB
540 } else {
541 if (insns_left > 0) {
542 /* Execute remaining instructions. */
52851b7e 543 tb = (TranslationBlock *)(next_tb & ~TB_EXIT_MASK);
ea3e9847 544 cpu_exec_nocache(cpu, insns_left, tb);
c2aa5f81 545 align_clocks(&sc, cpu);
2e70f6ef 546 }
27103424 547 cpu->exception_index = EXCP_INTERRUPT;
2e70f6ef 548 next_tb = 0;
5638d180 549 cpu_loop_exit(cpu);
2e70f6ef 550 }
378df4b2
PM
551 break;
552 }
553 default:
554 break;
2e70f6ef
PB
555 }
556 }
d77953b9 557 cpu->current_tb = NULL;
c2aa5f81
ST
558 /* Try to align the host and virtual clocks
559 if the guest is in advance */
560 align_clocks(&sc, cpu);
4cbf74b6
FB
561 /* reset soft MMU for next block (it can currently
562 only be set by a memory fault) */
50a518e3 563 } /* for(;;) */
0d101938
JK
564 } else {
565 /* Reload env after longjmp - the compiler may have smashed all
566 * local variables as longjmp is marked 'noreturn'. */
4917cf44 567 cpu = current_cpu;
6c78f29a 568 cc = CPU_GET_CLASS(cpu);
626cf8f4 569 cpu->can_do_io = 1;
693fa551
AF
570#ifdef TARGET_I386
571 x86_cpu = X86_CPU(cpu);
ea3e9847 572 env = &x86_cpu->env;
6c78f29a 573#endif
bae2c270
PM
574 if (have_tb_lock) {
575 spin_unlock(&tcg_ctx.tb_ctx.tb_lock);
576 have_tb_lock = false;
577 }
7d13299d 578 }
3fb2ded1
FB
579 } /* for(;;) */
580
cffe7b32 581 cc->cpu_exec_exit(cpu);
79e2b9ae 582 rcu_read_unlock();
1057eaa7 583
4917cf44
AF
584 /* fail safe : never use current_cpu outside cpu_exec() */
585 current_cpu = NULL;
7d13299d
FB
586 return ret;
587}