]>
Commit | Line | Data |
---|---|---|
296af7c9 BS |
1 | /* |
2 | * QEMU System Emulator | |
3 | * | |
4 | * Copyright (c) 2003-2008 Fabrice Bellard | |
5 | * | |
6 | * Permission is hereby granted, free of charge, to any person obtaining a copy | |
7 | * of this software and associated documentation files (the "Software"), to deal | |
8 | * in the Software without restriction, including without limitation the rights | |
9 | * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell | |
10 | * copies of the Software, and to permit persons to whom the Software is | |
11 | * furnished to do so, subject to the following conditions: | |
12 | * | |
13 | * The above copyright notice and this permission notice shall be included in | |
14 | * all copies or substantial portions of the Software. | |
15 | * | |
16 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
17 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
18 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
19 | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER | |
20 | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, | |
21 | * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN | |
22 | * THE SOFTWARE. | |
23 | */ | |
24 | ||
25 | /* Needed early for CONFIG_BSD etc. */ | |
7b31bbc2 | 26 | #include "qemu/osdep.h" |
33c11879 | 27 | #include "qemu-common.h" |
8d4e9146 | 28 | #include "qemu/config-file.h" |
33c11879 | 29 | #include "cpu.h" |
83c9089e | 30 | #include "monitor/monitor.h" |
a4e15de9 | 31 | #include "qapi/qmp/qerror.h" |
d49b6836 | 32 | #include "qemu/error-report.h" |
9c17d615 | 33 | #include "sysemu/sysemu.h" |
da31d594 | 34 | #include "sysemu/block-backend.h" |
022c62cb | 35 | #include "exec/gdbstub.h" |
9c17d615 | 36 | #include "sysemu/dma.h" |
b3946626 | 37 | #include "sysemu/hw_accel.h" |
9c17d615 | 38 | #include "sysemu/kvm.h" |
b0cb0a66 | 39 | #include "sysemu/hax.h" |
de0b36b6 | 40 | #include "qmp-commands.h" |
63c91552 | 41 | #include "exec/exec-all.h" |
296af7c9 | 42 | |
1de7afc9 | 43 | #include "qemu/thread.h" |
9c17d615 PB |
44 | #include "sysemu/cpus.h" |
45 | #include "sysemu/qtest.h" | |
1de7afc9 PB |
46 | #include "qemu/main-loop.h" |
47 | #include "qemu/bitmap.h" | |
cb365646 | 48 | #include "qemu/seqlock.h" |
8d4e9146 | 49 | #include "tcg.h" |
a4e15de9 | 50 | #include "qapi-event.h" |
9cb805fd | 51 | #include "hw/nmi.h" |
8b427044 | 52 | #include "sysemu/replay.h" |
0ff0fc19 | 53 | |
6d9cb73c JK |
54 | #ifdef CONFIG_LINUX |
55 | ||
56 | #include <sys/prctl.h> | |
57 | ||
c0532a76 MT |
58 | #ifndef PR_MCE_KILL |
59 | #define PR_MCE_KILL 33 | |
60 | #endif | |
61 | ||
6d9cb73c JK |
62 | #ifndef PR_MCE_KILL_SET |
63 | #define PR_MCE_KILL_SET 1 | |
64 | #endif | |
65 | ||
66 | #ifndef PR_MCE_KILL_EARLY | |
67 | #define PR_MCE_KILL_EARLY 1 | |
68 | #endif | |
69 | ||
70 | #endif /* CONFIG_LINUX */ | |
71 | ||
27498bef ST |
72 | int64_t max_delay; |
73 | int64_t max_advance; | |
296af7c9 | 74 | |
2adcc85d JH |
75 | /* vcpu throttling controls */ |
76 | static QEMUTimer *throttle_timer; | |
77 | static unsigned int throttle_percentage; | |
78 | ||
79 | #define CPU_THROTTLE_PCT_MIN 1 | |
80 | #define CPU_THROTTLE_PCT_MAX 99 | |
81 | #define CPU_THROTTLE_TIMESLICE_NS 10000000 | |
82 | ||
321bc0b2 TC |
83 | bool cpu_is_stopped(CPUState *cpu) |
84 | { | |
85 | return cpu->stopped || !runstate_is_running(); | |
86 | } | |
87 | ||
a98ae1d8 | 88 | static bool cpu_thread_is_idle(CPUState *cpu) |
ac873f1e | 89 | { |
c64ca814 | 90 | if (cpu->stop || cpu->queued_work_first) { |
ac873f1e PM |
91 | return false; |
92 | } | |
321bc0b2 | 93 | if (cpu_is_stopped(cpu)) { |
ac873f1e PM |
94 | return true; |
95 | } | |
8c2e1b00 | 96 | if (!cpu->halted || cpu_has_work(cpu) || |
215e79c0 | 97 | kvm_halt_in_kernel()) { |
ac873f1e PM |
98 | return false; |
99 | } | |
100 | return true; | |
101 | } | |
102 | ||
103 | static bool all_cpu_threads_idle(void) | |
104 | { | |
182735ef | 105 | CPUState *cpu; |
ac873f1e | 106 | |
bdc44640 | 107 | CPU_FOREACH(cpu) { |
182735ef | 108 | if (!cpu_thread_is_idle(cpu)) { |
ac873f1e PM |
109 | return false; |
110 | } | |
111 | } | |
112 | return true; | |
113 | } | |
114 | ||
946fb27c PB |
115 | /***********************************************************/ |
116 | /* guest cycle counter */ | |
117 | ||
a3270e19 PB |
118 | /* Protected by TimersState seqlock */ |
119 | ||
5045e9d9 | 120 | static bool icount_sleep = true; |
71468395 | 121 | static int64_t vm_clock_warp_start = -1; |
946fb27c PB |
122 | /* Conversion factor from emulated instructions to virtual clock ticks. */ |
123 | static int icount_time_shift; | |
124 | /* Arbitrarily pick 1MIPS as the minimum allowable speed. */ | |
125 | #define MAX_ICOUNT_SHIFT 10 | |
a3270e19 | 126 | |
946fb27c PB |
127 | static QEMUTimer *icount_rt_timer; |
128 | static QEMUTimer *icount_vm_timer; | |
129 | static QEMUTimer *icount_warp_timer; | |
946fb27c PB |
130 | |
131 | typedef struct TimersState { | |
cb365646 | 132 | /* Protected by BQL. */ |
946fb27c PB |
133 | int64_t cpu_ticks_prev; |
134 | int64_t cpu_ticks_offset; | |
cb365646 LPF |
135 | |
136 | /* cpu_clock_offset can be read out of BQL, so protect it with | |
137 | * this lock. | |
138 | */ | |
139 | QemuSeqLock vm_clock_seqlock; | |
946fb27c PB |
140 | int64_t cpu_clock_offset; |
141 | int32_t cpu_ticks_enabled; | |
142 | int64_t dummy; | |
c96778bb FK |
143 | |
144 | /* Compensate for varying guest execution speed. */ | |
145 | int64_t qemu_icount_bias; | |
146 | /* Only written by TCG thread */ | |
147 | int64_t qemu_icount; | |
946fb27c PB |
148 | } TimersState; |
149 | ||
d9cd4007 | 150 | static TimersState timers_state; |
8d4e9146 FK |
151 | bool mttcg_enabled; |
152 | ||
153 | /* | |
154 | * We default to false if we know other options have been enabled | |
155 | * which are currently incompatible with MTTCG. Otherwise when each | |
156 | * guest (target) has been updated to support: | |
157 | * - atomic instructions | |
158 | * - memory ordering primitives (barriers) | |
159 | * they can set the appropriate CONFIG flags in ${target}-softmmu.mak | |
160 | * | |
161 | * Once a guest architecture has been converted to the new primitives | |
162 | * there are two remaining limitations to check. | |
163 | * | |
164 | * - The guest can't be oversized (e.g. 64 bit guest on 32 bit host) | |
165 | * - The host must have a stronger memory order than the guest | |
166 | * | |
167 | * It may be possible in future to support strong guests on weak hosts | |
168 | * but that will require tagging all load/stores in a guest with their | |
169 | * implicit memory order requirements which would likely slow things | |
170 | * down a lot. | |
171 | */ | |
172 | ||
173 | static bool check_tcg_memory_orders_compatible(void) | |
174 | { | |
175 | #if defined(TCG_GUEST_DEFAULT_MO) && defined(TCG_TARGET_DEFAULT_MO) | |
176 | return (TCG_GUEST_DEFAULT_MO & ~TCG_TARGET_DEFAULT_MO) == 0; | |
177 | #else | |
178 | return false; | |
179 | #endif | |
180 | } | |
181 | ||
182 | static bool default_mttcg_enabled(void) | |
183 | { | |
184 | QemuOpts *icount_opts = qemu_find_opts_singleton("icount"); | |
185 | const char *rr = qemu_opt_get(icount_opts, "rr"); | |
186 | ||
187 | if (rr || TCG_OVERSIZED_GUEST) { | |
188 | return false; | |
189 | } else { | |
190 | #ifdef TARGET_SUPPORTS_MTTCG | |
191 | return check_tcg_memory_orders_compatible(); | |
192 | #else | |
193 | return false; | |
194 | #endif | |
195 | } | |
196 | } | |
197 | ||
198 | void qemu_tcg_configure(QemuOpts *opts, Error **errp) | |
199 | { | |
200 | const char *t = qemu_opt_get(opts, "thread"); | |
201 | if (t) { | |
202 | if (strcmp(t, "multi") == 0) { | |
203 | if (TCG_OVERSIZED_GUEST) { | |
204 | error_setg(errp, "No MTTCG when guest word size > hosts"); | |
205 | } else { | |
206 | if (!check_tcg_memory_orders_compatible()) { | |
207 | error_report("Guest expects a stronger memory ordering " | |
208 | "than the host provides"); | |
209 | error_printf("This may cause strange/hard to debug errors"); | |
210 | } | |
211 | mttcg_enabled = true; | |
212 | } | |
213 | } else if (strcmp(t, "single") == 0) { | |
214 | mttcg_enabled = false; | |
215 | } else { | |
216 | error_setg(errp, "Invalid 'thread' setting %s", t); | |
217 | } | |
218 | } else { | |
219 | mttcg_enabled = default_mttcg_enabled(); | |
220 | } | |
221 | } | |
946fb27c | 222 | |
2a62914b | 223 | int64_t cpu_get_icount_raw(void) |
946fb27c PB |
224 | { |
225 | int64_t icount; | |
4917cf44 | 226 | CPUState *cpu = current_cpu; |
946fb27c | 227 | |
c96778bb | 228 | icount = timers_state.qemu_icount; |
4917cf44 | 229 | if (cpu) { |
414b15c9 | 230 | if (!cpu->can_do_io) { |
2a62914b PD |
231 | fprintf(stderr, "Bad icount read\n"); |
232 | exit(1); | |
946fb27c | 233 | } |
28ecfd7a | 234 | icount -= (cpu->icount_decr.u16.low + cpu->icount_extra); |
946fb27c | 235 | } |
2a62914b PD |
236 | return icount; |
237 | } | |
238 | ||
239 | /* Return the virtual CPU time, based on the instruction counter. */ | |
240 | static int64_t cpu_get_icount_locked(void) | |
241 | { | |
242 | int64_t icount = cpu_get_icount_raw(); | |
3f031313 | 243 | return timers_state.qemu_icount_bias + cpu_icount_to_ns(icount); |
946fb27c PB |
244 | } |
245 | ||
17a15f1b PB |
246 | int64_t cpu_get_icount(void) |
247 | { | |
248 | int64_t icount; | |
249 | unsigned start; | |
250 | ||
251 | do { | |
252 | start = seqlock_read_begin(&timers_state.vm_clock_seqlock); | |
253 | icount = cpu_get_icount_locked(); | |
254 | } while (seqlock_read_retry(&timers_state.vm_clock_seqlock, start)); | |
255 | ||
256 | return icount; | |
257 | } | |
258 | ||
3f031313 FK |
259 | int64_t cpu_icount_to_ns(int64_t icount) |
260 | { | |
261 | return icount << icount_time_shift; | |
262 | } | |
263 | ||
d90f3cca C |
264 | /* return the time elapsed in VM between vm_start and vm_stop. Unless |
265 | * icount is active, cpu_get_ticks() uses units of the host CPU cycle | |
266 | * counter. | |
267 | * | |
268 | * Caller must hold the BQL | |
269 | */ | |
946fb27c PB |
270 | int64_t cpu_get_ticks(void) |
271 | { | |
5f3e3101 PB |
272 | int64_t ticks; |
273 | ||
946fb27c PB |
274 | if (use_icount) { |
275 | return cpu_get_icount(); | |
276 | } | |
5f3e3101 PB |
277 | |
278 | ticks = timers_state.cpu_ticks_offset; | |
279 | if (timers_state.cpu_ticks_enabled) { | |
4a7428c5 | 280 | ticks += cpu_get_host_ticks(); |
5f3e3101 PB |
281 | } |
282 | ||
283 | if (timers_state.cpu_ticks_prev > ticks) { | |
284 | /* Note: non increasing ticks may happen if the host uses | |
285 | software suspend */ | |
286 | timers_state.cpu_ticks_offset += timers_state.cpu_ticks_prev - ticks; | |
287 | ticks = timers_state.cpu_ticks_prev; | |
946fb27c | 288 | } |
5f3e3101 PB |
289 | |
290 | timers_state.cpu_ticks_prev = ticks; | |
291 | return ticks; | |
946fb27c PB |
292 | } |
293 | ||
cb365646 | 294 | static int64_t cpu_get_clock_locked(void) |
946fb27c | 295 | { |
1d45cea5 | 296 | int64_t time; |
cb365646 | 297 | |
1d45cea5 | 298 | time = timers_state.cpu_clock_offset; |
5f3e3101 | 299 | if (timers_state.cpu_ticks_enabled) { |
1d45cea5 | 300 | time += get_clock(); |
946fb27c | 301 | } |
cb365646 | 302 | |
1d45cea5 | 303 | return time; |
cb365646 LPF |
304 | } |
305 | ||
d90f3cca | 306 | /* Return the monotonic time elapsed in VM, i.e., |
8212ff86 PM |
307 | * the time between vm_start and vm_stop |
308 | */ | |
cb365646 LPF |
309 | int64_t cpu_get_clock(void) |
310 | { | |
311 | int64_t ti; | |
312 | unsigned start; | |
313 | ||
314 | do { | |
315 | start = seqlock_read_begin(&timers_state.vm_clock_seqlock); | |
316 | ti = cpu_get_clock_locked(); | |
317 | } while (seqlock_read_retry(&timers_state.vm_clock_seqlock, start)); | |
318 | ||
319 | return ti; | |
946fb27c PB |
320 | } |
321 | ||
cb365646 | 322 | /* enable cpu_get_ticks() |
3224e878 | 323 | * Caller must hold BQL which serves as mutex for vm_clock_seqlock. |
cb365646 | 324 | */ |
946fb27c PB |
325 | void cpu_enable_ticks(void) |
326 | { | |
cb365646 | 327 | /* Here, the really thing protected by seqlock is cpu_clock_offset. */ |
03719e44 | 328 | seqlock_write_begin(&timers_state.vm_clock_seqlock); |
946fb27c | 329 | if (!timers_state.cpu_ticks_enabled) { |
4a7428c5 | 330 | timers_state.cpu_ticks_offset -= cpu_get_host_ticks(); |
946fb27c PB |
331 | timers_state.cpu_clock_offset -= get_clock(); |
332 | timers_state.cpu_ticks_enabled = 1; | |
333 | } | |
03719e44 | 334 | seqlock_write_end(&timers_state.vm_clock_seqlock); |
946fb27c PB |
335 | } |
336 | ||
337 | /* disable cpu_get_ticks() : the clock is stopped. You must not call | |
cb365646 | 338 | * cpu_get_ticks() after that. |
3224e878 | 339 | * Caller must hold BQL which serves as mutex for vm_clock_seqlock. |
cb365646 | 340 | */ |
946fb27c PB |
341 | void cpu_disable_ticks(void) |
342 | { | |
cb365646 | 343 | /* Here, the really thing protected by seqlock is cpu_clock_offset. */ |
03719e44 | 344 | seqlock_write_begin(&timers_state.vm_clock_seqlock); |
946fb27c | 345 | if (timers_state.cpu_ticks_enabled) { |
4a7428c5 | 346 | timers_state.cpu_ticks_offset += cpu_get_host_ticks(); |
cb365646 | 347 | timers_state.cpu_clock_offset = cpu_get_clock_locked(); |
946fb27c PB |
348 | timers_state.cpu_ticks_enabled = 0; |
349 | } | |
03719e44 | 350 | seqlock_write_end(&timers_state.vm_clock_seqlock); |
946fb27c PB |
351 | } |
352 | ||
353 | /* Correlation between real and virtual time is always going to be | |
354 | fairly approximate, so ignore small variation. | |
355 | When the guest is idle real and virtual time will be aligned in | |
356 | the IO wait loop. */ | |
73bcb24d | 357 | #define ICOUNT_WOBBLE (NANOSECONDS_PER_SECOND / 10) |
946fb27c PB |
358 | |
359 | static void icount_adjust(void) | |
360 | { | |
361 | int64_t cur_time; | |
362 | int64_t cur_icount; | |
363 | int64_t delta; | |
a3270e19 PB |
364 | |
365 | /* Protected by TimersState mutex. */ | |
946fb27c | 366 | static int64_t last_delta; |
468cc7cf | 367 | |
946fb27c PB |
368 | /* If the VM is not running, then do nothing. */ |
369 | if (!runstate_is_running()) { | |
370 | return; | |
371 | } | |
468cc7cf | 372 | |
03719e44 | 373 | seqlock_write_begin(&timers_state.vm_clock_seqlock); |
17a15f1b PB |
374 | cur_time = cpu_get_clock_locked(); |
375 | cur_icount = cpu_get_icount_locked(); | |
468cc7cf | 376 | |
946fb27c PB |
377 | delta = cur_icount - cur_time; |
378 | /* FIXME: This is a very crude algorithm, somewhat prone to oscillation. */ | |
379 | if (delta > 0 | |
380 | && last_delta + ICOUNT_WOBBLE < delta * 2 | |
381 | && icount_time_shift > 0) { | |
382 | /* The guest is getting too far ahead. Slow time down. */ | |
383 | icount_time_shift--; | |
384 | } | |
385 | if (delta < 0 | |
386 | && last_delta - ICOUNT_WOBBLE > delta * 2 | |
387 | && icount_time_shift < MAX_ICOUNT_SHIFT) { | |
388 | /* The guest is getting too far behind. Speed time up. */ | |
389 | icount_time_shift++; | |
390 | } | |
391 | last_delta = delta; | |
c96778bb FK |
392 | timers_state.qemu_icount_bias = cur_icount |
393 | - (timers_state.qemu_icount << icount_time_shift); | |
03719e44 | 394 | seqlock_write_end(&timers_state.vm_clock_seqlock); |
946fb27c PB |
395 | } |
396 | ||
397 | static void icount_adjust_rt(void *opaque) | |
398 | { | |
40daca54 | 399 | timer_mod(icount_rt_timer, |
1979b908 | 400 | qemu_clock_get_ms(QEMU_CLOCK_VIRTUAL_RT) + 1000); |
946fb27c PB |
401 | icount_adjust(); |
402 | } | |
403 | ||
404 | static void icount_adjust_vm(void *opaque) | |
405 | { | |
40daca54 AB |
406 | timer_mod(icount_vm_timer, |
407 | qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL) + | |
73bcb24d | 408 | NANOSECONDS_PER_SECOND / 10); |
946fb27c PB |
409 | icount_adjust(); |
410 | } | |
411 | ||
412 | static int64_t qemu_icount_round(int64_t count) | |
413 | { | |
414 | return (count + (1 << icount_time_shift) - 1) >> icount_time_shift; | |
415 | } | |
416 | ||
efab87cf | 417 | static void icount_warp_rt(void) |
946fb27c | 418 | { |
ccffff48 AB |
419 | unsigned seq; |
420 | int64_t warp_start; | |
421 | ||
17a15f1b PB |
422 | /* The icount_warp_timer is rescheduled soon after vm_clock_warp_start |
423 | * changes from -1 to another value, so the race here is okay. | |
424 | */ | |
ccffff48 AB |
425 | do { |
426 | seq = seqlock_read_begin(&timers_state.vm_clock_seqlock); | |
427 | warp_start = vm_clock_warp_start; | |
428 | } while (seqlock_read_retry(&timers_state.vm_clock_seqlock, seq)); | |
429 | ||
430 | if (warp_start == -1) { | |
946fb27c PB |
431 | return; |
432 | } | |
433 | ||
03719e44 | 434 | seqlock_write_begin(&timers_state.vm_clock_seqlock); |
946fb27c | 435 | if (runstate_is_running()) { |
8eda206e PD |
436 | int64_t clock = REPLAY_CLOCK(REPLAY_CLOCK_VIRTUAL_RT, |
437 | cpu_get_clock_locked()); | |
8ed961d9 PB |
438 | int64_t warp_delta; |
439 | ||
440 | warp_delta = clock - vm_clock_warp_start; | |
441 | if (use_icount == 2) { | |
946fb27c | 442 | /* |
40daca54 | 443 | * In adaptive mode, do not let QEMU_CLOCK_VIRTUAL run too |
946fb27c PB |
444 | * far ahead of real time. |
445 | */ | |
17a15f1b | 446 | int64_t cur_icount = cpu_get_icount_locked(); |
bf2a7ddb | 447 | int64_t delta = clock - cur_icount; |
8ed961d9 | 448 | warp_delta = MIN(warp_delta, delta); |
946fb27c | 449 | } |
c96778bb | 450 | timers_state.qemu_icount_bias += warp_delta; |
946fb27c PB |
451 | } |
452 | vm_clock_warp_start = -1; | |
03719e44 | 453 | seqlock_write_end(&timers_state.vm_clock_seqlock); |
8ed961d9 PB |
454 | |
455 | if (qemu_clock_expired(QEMU_CLOCK_VIRTUAL)) { | |
456 | qemu_clock_notify(QEMU_CLOCK_VIRTUAL); | |
457 | } | |
946fb27c PB |
458 | } |
459 | ||
e76d1798 | 460 | static void icount_timer_cb(void *opaque) |
efab87cf | 461 | { |
e76d1798 PD |
462 | /* No need for a checkpoint because the timer already synchronizes |
463 | * with CHECKPOINT_CLOCK_VIRTUAL_RT. | |
464 | */ | |
465 | icount_warp_rt(); | |
efab87cf PD |
466 | } |
467 | ||
8156be56 PB |
468 | void qtest_clock_warp(int64_t dest) |
469 | { | |
40daca54 | 470 | int64_t clock = qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL); |
efef88b3 | 471 | AioContext *aio_context; |
8156be56 | 472 | assert(qtest_enabled()); |
efef88b3 | 473 | aio_context = qemu_get_aio_context(); |
8156be56 | 474 | while (clock < dest) { |
40daca54 | 475 | int64_t deadline = qemu_clock_deadline_ns_all(QEMU_CLOCK_VIRTUAL); |
c9299e2f | 476 | int64_t warp = qemu_soonest_timeout(dest - clock, deadline); |
efef88b3 | 477 | |
03719e44 | 478 | seqlock_write_begin(&timers_state.vm_clock_seqlock); |
c96778bb | 479 | timers_state.qemu_icount_bias += warp; |
03719e44 | 480 | seqlock_write_end(&timers_state.vm_clock_seqlock); |
17a15f1b | 481 | |
40daca54 | 482 | qemu_clock_run_timers(QEMU_CLOCK_VIRTUAL); |
efef88b3 | 483 | timerlist_run_timers(aio_context->tlg.tl[QEMU_CLOCK_VIRTUAL]); |
40daca54 | 484 | clock = qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL); |
8156be56 | 485 | } |
40daca54 | 486 | qemu_clock_notify(QEMU_CLOCK_VIRTUAL); |
8156be56 PB |
487 | } |
488 | ||
e76d1798 | 489 | void qemu_start_warp_timer(void) |
946fb27c | 490 | { |
ce78d18c | 491 | int64_t clock; |
946fb27c PB |
492 | int64_t deadline; |
493 | ||
e76d1798 | 494 | if (!use_icount) { |
946fb27c PB |
495 | return; |
496 | } | |
497 | ||
8bd7f71d PD |
498 | /* Nothing to do if the VM is stopped: QEMU_CLOCK_VIRTUAL timers |
499 | * do not fire, so computing the deadline does not make sense. | |
500 | */ | |
501 | if (!runstate_is_running()) { | |
502 | return; | |
503 | } | |
504 | ||
505 | /* warp clock deterministically in record/replay mode */ | |
e76d1798 | 506 | if (!replay_checkpoint(CHECKPOINT_CLOCK_WARP_START)) { |
8bd7f71d PD |
507 | return; |
508 | } | |
509 | ||
ce78d18c | 510 | if (!all_cpu_threads_idle()) { |
946fb27c PB |
511 | return; |
512 | } | |
513 | ||
8156be56 PB |
514 | if (qtest_enabled()) { |
515 | /* When testing, qtest commands advance icount. */ | |
e76d1798 | 516 | return; |
8156be56 PB |
517 | } |
518 | ||
ac70aafc | 519 | /* We want to use the earliest deadline from ALL vm_clocks */ |
bf2a7ddb | 520 | clock = qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL_RT); |
40daca54 | 521 | deadline = qemu_clock_deadline_ns_all(QEMU_CLOCK_VIRTUAL); |
ce78d18c | 522 | if (deadline < 0) { |
d7a0f71d VC |
523 | static bool notified; |
524 | if (!icount_sleep && !notified) { | |
525 | error_report("WARNING: icount sleep disabled and no active timers"); | |
526 | notified = true; | |
527 | } | |
ce78d18c | 528 | return; |
ac70aafc AB |
529 | } |
530 | ||
946fb27c PB |
531 | if (deadline > 0) { |
532 | /* | |
40daca54 | 533 | * Ensure QEMU_CLOCK_VIRTUAL proceeds even when the virtual CPU goes to |
946fb27c PB |
534 | * sleep. Otherwise, the CPU might be waiting for a future timer |
535 | * interrupt to wake it up, but the interrupt never comes because | |
536 | * the vCPU isn't running any insns and thus doesn't advance the | |
40daca54 | 537 | * QEMU_CLOCK_VIRTUAL. |
946fb27c | 538 | */ |
5045e9d9 VC |
539 | if (!icount_sleep) { |
540 | /* | |
541 | * We never let VCPUs sleep in no sleep icount mode. | |
542 | * If there is a pending QEMU_CLOCK_VIRTUAL timer we just advance | |
543 | * to the next QEMU_CLOCK_VIRTUAL event and notify it. | |
544 | * It is useful when we want a deterministic execution time, | |
545 | * isolated from host latencies. | |
546 | */ | |
03719e44 | 547 | seqlock_write_begin(&timers_state.vm_clock_seqlock); |
5045e9d9 | 548 | timers_state.qemu_icount_bias += deadline; |
03719e44 | 549 | seqlock_write_end(&timers_state.vm_clock_seqlock); |
5045e9d9 VC |
550 | qemu_clock_notify(QEMU_CLOCK_VIRTUAL); |
551 | } else { | |
552 | /* | |
553 | * We do stop VCPUs and only advance QEMU_CLOCK_VIRTUAL after some | |
554 | * "real" time, (related to the time left until the next event) has | |
555 | * passed. The QEMU_CLOCK_VIRTUAL_RT clock will do this. | |
556 | * This avoids that the warps are visible externally; for example, | |
557 | * you will not be sending network packets continuously instead of | |
558 | * every 100ms. | |
559 | */ | |
03719e44 | 560 | seqlock_write_begin(&timers_state.vm_clock_seqlock); |
5045e9d9 VC |
561 | if (vm_clock_warp_start == -1 || vm_clock_warp_start > clock) { |
562 | vm_clock_warp_start = clock; | |
563 | } | |
03719e44 | 564 | seqlock_write_end(&timers_state.vm_clock_seqlock); |
5045e9d9 | 565 | timer_mod_anticipate(icount_warp_timer, clock + deadline); |
ce78d18c | 566 | } |
ac70aafc | 567 | } else if (deadline == 0) { |
40daca54 | 568 | qemu_clock_notify(QEMU_CLOCK_VIRTUAL); |
946fb27c PB |
569 | } |
570 | } | |
571 | ||
e76d1798 PD |
572 | static void qemu_account_warp_timer(void) |
573 | { | |
574 | if (!use_icount || !icount_sleep) { | |
575 | return; | |
576 | } | |
577 | ||
578 | /* Nothing to do if the VM is stopped: QEMU_CLOCK_VIRTUAL timers | |
579 | * do not fire, so computing the deadline does not make sense. | |
580 | */ | |
581 | if (!runstate_is_running()) { | |
582 | return; | |
583 | } | |
584 | ||
585 | /* warp clock deterministically in record/replay mode */ | |
586 | if (!replay_checkpoint(CHECKPOINT_CLOCK_WARP_ACCOUNT)) { | |
587 | return; | |
588 | } | |
589 | ||
590 | timer_del(icount_warp_timer); | |
591 | icount_warp_rt(); | |
592 | } | |
593 | ||
d09eae37 FK |
594 | static bool icount_state_needed(void *opaque) |
595 | { | |
596 | return use_icount; | |
597 | } | |
598 | ||
599 | /* | |
600 | * This is a subsection for icount migration. | |
601 | */ | |
602 | static const VMStateDescription icount_vmstate_timers = { | |
603 | .name = "timer/icount", | |
604 | .version_id = 1, | |
605 | .minimum_version_id = 1, | |
5cd8cada | 606 | .needed = icount_state_needed, |
d09eae37 FK |
607 | .fields = (VMStateField[]) { |
608 | VMSTATE_INT64(qemu_icount_bias, TimersState), | |
609 | VMSTATE_INT64(qemu_icount, TimersState), | |
610 | VMSTATE_END_OF_LIST() | |
611 | } | |
612 | }; | |
613 | ||
946fb27c PB |
614 | static const VMStateDescription vmstate_timers = { |
615 | .name = "timer", | |
616 | .version_id = 2, | |
617 | .minimum_version_id = 1, | |
35d08458 | 618 | .fields = (VMStateField[]) { |
946fb27c PB |
619 | VMSTATE_INT64(cpu_ticks_offset, TimersState), |
620 | VMSTATE_INT64(dummy, TimersState), | |
621 | VMSTATE_INT64_V(cpu_clock_offset, TimersState, 2), | |
622 | VMSTATE_END_OF_LIST() | |
d09eae37 | 623 | }, |
5cd8cada JQ |
624 | .subsections = (const VMStateDescription*[]) { |
625 | &icount_vmstate_timers, | |
626 | NULL | |
946fb27c PB |
627 | } |
628 | }; | |
629 | ||
14e6fe12 | 630 | static void cpu_throttle_thread(CPUState *cpu, run_on_cpu_data opaque) |
2adcc85d | 631 | { |
2adcc85d JH |
632 | double pct; |
633 | double throttle_ratio; | |
634 | long sleeptime_ns; | |
635 | ||
636 | if (!cpu_throttle_get_percentage()) { | |
637 | return; | |
638 | } | |
639 | ||
640 | pct = (double)cpu_throttle_get_percentage()/100; | |
641 | throttle_ratio = pct / (1 - pct); | |
642 | sleeptime_ns = (long)(throttle_ratio * CPU_THROTTLE_TIMESLICE_NS); | |
643 | ||
644 | qemu_mutex_unlock_iothread(); | |
645 | atomic_set(&cpu->throttle_thread_scheduled, 0); | |
646 | g_usleep(sleeptime_ns / 1000); /* Convert ns to us for usleep call */ | |
647 | qemu_mutex_lock_iothread(); | |
648 | } | |
649 | ||
650 | static void cpu_throttle_timer_tick(void *opaque) | |
651 | { | |
652 | CPUState *cpu; | |
653 | double pct; | |
654 | ||
655 | /* Stop the timer if needed */ | |
656 | if (!cpu_throttle_get_percentage()) { | |
657 | return; | |
658 | } | |
659 | CPU_FOREACH(cpu) { | |
660 | if (!atomic_xchg(&cpu->throttle_thread_scheduled, 1)) { | |
14e6fe12 PB |
661 | async_run_on_cpu(cpu, cpu_throttle_thread, |
662 | RUN_ON_CPU_NULL); | |
2adcc85d JH |
663 | } |
664 | } | |
665 | ||
666 | pct = (double)cpu_throttle_get_percentage()/100; | |
667 | timer_mod(throttle_timer, qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL_RT) + | |
668 | CPU_THROTTLE_TIMESLICE_NS / (1-pct)); | |
669 | } | |
670 | ||
671 | void cpu_throttle_set(int new_throttle_pct) | |
672 | { | |
673 | /* Ensure throttle percentage is within valid range */ | |
674 | new_throttle_pct = MIN(new_throttle_pct, CPU_THROTTLE_PCT_MAX); | |
675 | new_throttle_pct = MAX(new_throttle_pct, CPU_THROTTLE_PCT_MIN); | |
676 | ||
677 | atomic_set(&throttle_percentage, new_throttle_pct); | |
678 | ||
679 | timer_mod(throttle_timer, qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL_RT) + | |
680 | CPU_THROTTLE_TIMESLICE_NS); | |
681 | } | |
682 | ||
683 | void cpu_throttle_stop(void) | |
684 | { | |
685 | atomic_set(&throttle_percentage, 0); | |
686 | } | |
687 | ||
688 | bool cpu_throttle_active(void) | |
689 | { | |
690 | return (cpu_throttle_get_percentage() != 0); | |
691 | } | |
692 | ||
693 | int cpu_throttle_get_percentage(void) | |
694 | { | |
695 | return atomic_read(&throttle_percentage); | |
696 | } | |
697 | ||
4603ea01 PD |
698 | void cpu_ticks_init(void) |
699 | { | |
ccdb3c1f | 700 | seqlock_init(&timers_state.vm_clock_seqlock); |
4603ea01 | 701 | vmstate_register(NULL, 0, &vmstate_timers, &timers_state); |
2adcc85d JH |
702 | throttle_timer = timer_new_ns(QEMU_CLOCK_VIRTUAL_RT, |
703 | cpu_throttle_timer_tick, NULL); | |
4603ea01 PD |
704 | } |
705 | ||
1ad9580b | 706 | void configure_icount(QemuOpts *opts, Error **errp) |
946fb27c | 707 | { |
1ad9580b | 708 | const char *option; |
a8bfac37 | 709 | char *rem_str = NULL; |
1ad9580b | 710 | |
1ad9580b | 711 | option = qemu_opt_get(opts, "shift"); |
946fb27c | 712 | if (!option) { |
a8bfac37 ST |
713 | if (qemu_opt_get(opts, "align") != NULL) { |
714 | error_setg(errp, "Please specify shift option when using align"); | |
715 | } | |
946fb27c PB |
716 | return; |
717 | } | |
f1f4b57e VC |
718 | |
719 | icount_sleep = qemu_opt_get_bool(opts, "sleep", true); | |
5045e9d9 VC |
720 | if (icount_sleep) { |
721 | icount_warp_timer = timer_new_ns(QEMU_CLOCK_VIRTUAL_RT, | |
e76d1798 | 722 | icount_timer_cb, NULL); |
5045e9d9 | 723 | } |
f1f4b57e | 724 | |
a8bfac37 | 725 | icount_align_option = qemu_opt_get_bool(opts, "align", false); |
f1f4b57e VC |
726 | |
727 | if (icount_align_option && !icount_sleep) { | |
778d9f9b | 728 | error_setg(errp, "align=on and sleep=off are incompatible"); |
f1f4b57e | 729 | } |
946fb27c | 730 | if (strcmp(option, "auto") != 0) { |
a8bfac37 ST |
731 | errno = 0; |
732 | icount_time_shift = strtol(option, &rem_str, 0); | |
733 | if (errno != 0 || *rem_str != '\0' || !strlen(option)) { | |
734 | error_setg(errp, "icount: Invalid shift value"); | |
735 | } | |
946fb27c PB |
736 | use_icount = 1; |
737 | return; | |
a8bfac37 ST |
738 | } else if (icount_align_option) { |
739 | error_setg(errp, "shift=auto and align=on are incompatible"); | |
f1f4b57e | 740 | } else if (!icount_sleep) { |
778d9f9b | 741 | error_setg(errp, "shift=auto and sleep=off are incompatible"); |
946fb27c PB |
742 | } |
743 | ||
744 | use_icount = 2; | |
745 | ||
746 | /* 125MIPS seems a reasonable initial guess at the guest speed. | |
747 | It will be corrected fairly quickly anyway. */ | |
748 | icount_time_shift = 3; | |
749 | ||
750 | /* Have both realtime and virtual time triggers for speed adjustment. | |
751 | The realtime trigger catches emulated time passing too slowly, | |
752 | the virtual time trigger catches emulated time passing too fast. | |
753 | Realtime triggers occur even when idle, so use them less frequently | |
754 | than VM triggers. */ | |
bf2a7ddb PD |
755 | icount_rt_timer = timer_new_ms(QEMU_CLOCK_VIRTUAL_RT, |
756 | icount_adjust_rt, NULL); | |
40daca54 | 757 | timer_mod(icount_rt_timer, |
bf2a7ddb | 758 | qemu_clock_get_ms(QEMU_CLOCK_VIRTUAL_RT) + 1000); |
40daca54 AB |
759 | icount_vm_timer = timer_new_ns(QEMU_CLOCK_VIRTUAL, |
760 | icount_adjust_vm, NULL); | |
761 | timer_mod(icount_vm_timer, | |
762 | qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL) + | |
73bcb24d | 763 | NANOSECONDS_PER_SECOND / 10); |
946fb27c PB |
764 | } |
765 | ||
6546706d AB |
766 | /***********************************************************/ |
767 | /* TCG vCPU kick timer | |
768 | * | |
769 | * The kick timer is responsible for moving single threaded vCPU | |
770 | * emulation on to the next vCPU. If more than one vCPU is running a | |
771 | * timer event with force a cpu->exit so the next vCPU can get | |
772 | * scheduled. | |
773 | * | |
774 | * The timer is removed if all vCPUs are idle and restarted again once | |
775 | * idleness is complete. | |
776 | */ | |
777 | ||
778 | static QEMUTimer *tcg_kick_vcpu_timer; | |
791158d9 | 779 | static CPUState *tcg_current_rr_cpu; |
6546706d AB |
780 | |
781 | #define TCG_KICK_PERIOD (NANOSECONDS_PER_SECOND / 10) | |
782 | ||
783 | static inline int64_t qemu_tcg_next_kick(void) | |
784 | { | |
785 | return qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL) + TCG_KICK_PERIOD; | |
786 | } | |
787 | ||
791158d9 AB |
788 | /* Kick the currently round-robin scheduled vCPU */ |
789 | static void qemu_cpu_kick_rr_cpu(void) | |
790 | { | |
791 | CPUState *cpu; | |
791158d9 AB |
792 | do { |
793 | cpu = atomic_mb_read(&tcg_current_rr_cpu); | |
794 | if (cpu) { | |
795 | cpu_exit(cpu); | |
796 | } | |
797 | } while (cpu != atomic_mb_read(&tcg_current_rr_cpu)); | |
798 | } | |
799 | ||
6546706d AB |
800 | static void kick_tcg_thread(void *opaque) |
801 | { | |
802 | timer_mod(tcg_kick_vcpu_timer, qemu_tcg_next_kick()); | |
791158d9 | 803 | qemu_cpu_kick_rr_cpu(); |
6546706d AB |
804 | } |
805 | ||
806 | static void start_tcg_kick_timer(void) | |
807 | { | |
37257942 | 808 | if (!mttcg_enabled && !tcg_kick_vcpu_timer && CPU_NEXT(first_cpu)) { |
6546706d AB |
809 | tcg_kick_vcpu_timer = timer_new_ns(QEMU_CLOCK_VIRTUAL, |
810 | kick_tcg_thread, NULL); | |
811 | timer_mod(tcg_kick_vcpu_timer, qemu_tcg_next_kick()); | |
812 | } | |
813 | } | |
814 | ||
815 | static void stop_tcg_kick_timer(void) | |
816 | { | |
817 | if (tcg_kick_vcpu_timer) { | |
818 | timer_del(tcg_kick_vcpu_timer); | |
819 | tcg_kick_vcpu_timer = NULL; | |
820 | } | |
821 | } | |
822 | ||
296af7c9 BS |
823 | /***********************************************************/ |
824 | void hw_error(const char *fmt, ...) | |
825 | { | |
826 | va_list ap; | |
55e5c285 | 827 | CPUState *cpu; |
296af7c9 BS |
828 | |
829 | va_start(ap, fmt); | |
830 | fprintf(stderr, "qemu: hardware error: "); | |
831 | vfprintf(stderr, fmt, ap); | |
832 | fprintf(stderr, "\n"); | |
bdc44640 | 833 | CPU_FOREACH(cpu) { |
55e5c285 | 834 | fprintf(stderr, "CPU #%d:\n", cpu->cpu_index); |
878096ee | 835 | cpu_dump_state(cpu, stderr, fprintf, CPU_DUMP_FPU); |
296af7c9 BS |
836 | } |
837 | va_end(ap); | |
838 | abort(); | |
839 | } | |
840 | ||
841 | void cpu_synchronize_all_states(void) | |
842 | { | |
182735ef | 843 | CPUState *cpu; |
296af7c9 | 844 | |
bdc44640 | 845 | CPU_FOREACH(cpu) { |
182735ef | 846 | cpu_synchronize_state(cpu); |
296af7c9 BS |
847 | } |
848 | } | |
849 | ||
850 | void cpu_synchronize_all_post_reset(void) | |
851 | { | |
182735ef | 852 | CPUState *cpu; |
296af7c9 | 853 | |
bdc44640 | 854 | CPU_FOREACH(cpu) { |
182735ef | 855 | cpu_synchronize_post_reset(cpu); |
296af7c9 BS |
856 | } |
857 | } | |
858 | ||
859 | void cpu_synchronize_all_post_init(void) | |
860 | { | |
182735ef | 861 | CPUState *cpu; |
296af7c9 | 862 | |
bdc44640 | 863 | CPU_FOREACH(cpu) { |
182735ef | 864 | cpu_synchronize_post_init(cpu); |
296af7c9 BS |
865 | } |
866 | } | |
867 | ||
56983463 | 868 | static int do_vm_stop(RunState state) |
296af7c9 | 869 | { |
56983463 KW |
870 | int ret = 0; |
871 | ||
1354869c | 872 | if (runstate_is_running()) { |
296af7c9 | 873 | cpu_disable_ticks(); |
296af7c9 | 874 | pause_all_vcpus(); |
f5bbfba1 | 875 | runstate_set(state); |
1dfb4dd9 | 876 | vm_state_notify(0, state); |
a4e15de9 | 877 | qapi_event_send_stop(&error_abort); |
296af7c9 | 878 | } |
56983463 | 879 | |
594a45ce | 880 | bdrv_drain_all(); |
6d0ceb80 | 881 | replay_disable_events(); |
22af08ea | 882 | ret = bdrv_flush_all(); |
594a45ce | 883 | |
56983463 | 884 | return ret; |
296af7c9 BS |
885 | } |
886 | ||
a1fcaa73 | 887 | static bool cpu_can_run(CPUState *cpu) |
296af7c9 | 888 | { |
4fdeee7c | 889 | if (cpu->stop) { |
a1fcaa73 | 890 | return false; |
0ab07c62 | 891 | } |
321bc0b2 | 892 | if (cpu_is_stopped(cpu)) { |
a1fcaa73 | 893 | return false; |
0ab07c62 | 894 | } |
a1fcaa73 | 895 | return true; |
296af7c9 BS |
896 | } |
897 | ||
91325046 | 898 | static void cpu_handle_guest_debug(CPUState *cpu) |
83f338f7 | 899 | { |
64f6b346 | 900 | gdb_set_stop_cpu(cpu); |
8cf71710 | 901 | qemu_system_debug_request(); |
f324e766 | 902 | cpu->stopped = true; |
3c638d06 JK |
903 | } |
904 | ||
6d9cb73c JK |
905 | #ifdef CONFIG_LINUX |
906 | static void sigbus_reraise(void) | |
907 | { | |
908 | sigset_t set; | |
909 | struct sigaction action; | |
910 | ||
911 | memset(&action, 0, sizeof(action)); | |
912 | action.sa_handler = SIG_DFL; | |
913 | if (!sigaction(SIGBUS, &action, NULL)) { | |
914 | raise(SIGBUS); | |
915 | sigemptyset(&set); | |
916 | sigaddset(&set, SIGBUS); | |
a2d1761d | 917 | pthread_sigmask(SIG_UNBLOCK, &set, NULL); |
6d9cb73c JK |
918 | } |
919 | perror("Failed to re-raise SIGBUS!\n"); | |
920 | abort(); | |
921 | } | |
922 | ||
d98d4072 | 923 | static void sigbus_handler(int n, siginfo_t *siginfo, void *ctx) |
6d9cb73c | 924 | { |
a16fc07e PB |
925 | if (siginfo->si_code != BUS_MCEERR_AO && siginfo->si_code != BUS_MCEERR_AR) { |
926 | sigbus_reraise(); | |
927 | } | |
928 | ||
2ae41db2 PB |
929 | if (current_cpu) { |
930 | /* Called asynchronously in VCPU thread. */ | |
931 | if (kvm_on_sigbus_vcpu(current_cpu, siginfo->si_code, siginfo->si_addr)) { | |
932 | sigbus_reraise(); | |
933 | } | |
934 | } else { | |
935 | /* Called synchronously (via signalfd) in main thread. */ | |
936 | if (kvm_on_sigbus(siginfo->si_code, siginfo->si_addr)) { | |
937 | sigbus_reraise(); | |
938 | } | |
6d9cb73c JK |
939 | } |
940 | } | |
941 | ||
942 | static void qemu_init_sigbus(void) | |
943 | { | |
944 | struct sigaction action; | |
945 | ||
946 | memset(&action, 0, sizeof(action)); | |
947 | action.sa_flags = SA_SIGINFO; | |
d98d4072 | 948 | action.sa_sigaction = sigbus_handler; |
6d9cb73c JK |
949 | sigaction(SIGBUS, &action, NULL); |
950 | ||
951 | prctl(PR_MCE_KILL, PR_MCE_KILL_SET, PR_MCE_KILL_EARLY, 0, 0); | |
952 | } | |
953 | ||
a16fc07e PB |
954 | static void dummy_signal(int sig) |
955 | { | |
956 | } | |
957 | ||
958 | static void qemu_kvm_init_cpu_signals(CPUState *cpu) | |
959 | { | |
960 | int r; | |
961 | sigset_t set; | |
962 | struct sigaction sigact; | |
963 | ||
964 | memset(&sigact, 0, sizeof(sigact)); | |
965 | sigact.sa_handler = dummy_signal; | |
966 | sigaction(SIG_IPI, &sigact, NULL); | |
967 | ||
968 | pthread_sigmask(SIG_BLOCK, NULL, &set); | |
a16fc07e | 969 | sigdelset(&set, SIGBUS); |
2ae41db2 PB |
970 | pthread_sigmask(SIG_SETMASK, &set, NULL); |
971 | sigdelset(&set, SIG_IPI); | |
a16fc07e PB |
972 | r = kvm_set_signal_mask(cpu, &set); |
973 | if (r) { | |
974 | fprintf(stderr, "kvm_set_signal_mask: %s\n", strerror(-r)); | |
975 | exit(1); | |
976 | } | |
977 | } | |
978 | ||
290adf38 | 979 | static void qemu_kvm_eat_signals(CPUState *cpu) |
1ab3c6c0 JK |
980 | { |
981 | struct timespec ts = { 0, 0 }; | |
982 | siginfo_t siginfo; | |
983 | sigset_t waitset; | |
984 | sigset_t chkset; | |
985 | int r; | |
986 | ||
987 | sigemptyset(&waitset); | |
988 | sigaddset(&waitset, SIG_IPI); | |
1ab3c6c0 JK |
989 | |
990 | do { | |
991 | r = sigtimedwait(&waitset, &siginfo, &ts); | |
992 | if (r == -1 && !(errno == EAGAIN || errno == EINTR)) { | |
993 | perror("sigtimedwait"); | |
994 | exit(1); | |
995 | } | |
996 | ||
1ab3c6c0 JK |
997 | r = sigpending(&chkset); |
998 | if (r == -1) { | |
999 | perror("sigpending"); | |
1000 | exit(1); | |
1001 | } | |
2ae41db2 | 1002 | } while (sigismember(&chkset, SIG_IPI)); |
1ab3c6c0 | 1003 | } |
6d9cb73c | 1004 | #else /* !CONFIG_LINUX */ |
6d9cb73c JK |
1005 | static void qemu_init_sigbus(void) |
1006 | { | |
1007 | } | |
1ab3c6c0 | 1008 | |
290adf38 | 1009 | static void qemu_kvm_eat_signals(CPUState *cpu) |
1ab3c6c0 JK |
1010 | { |
1011 | } | |
55f8d6ac | 1012 | |
13618e05 | 1013 | static void qemu_kvm_init_cpu_signals(CPUState *cpu) |
714bd040 | 1014 | { |
714bd040 | 1015 | } |
a16fc07e | 1016 | #endif /* !CONFIG_LINUX */ |
ff48eb5f | 1017 | |
b2532d88 | 1018 | static QemuMutex qemu_global_mutex; |
296af7c9 BS |
1019 | |
1020 | static QemuThread io_thread; | |
1021 | ||
296af7c9 BS |
1022 | /* cpu creation */ |
1023 | static QemuCond qemu_cpu_cond; | |
1024 | /* system init */ | |
296af7c9 BS |
1025 | static QemuCond qemu_pause_cond; |
1026 | ||
d3b12f5d | 1027 | void qemu_init_cpu_loop(void) |
296af7c9 | 1028 | { |
6d9cb73c | 1029 | qemu_init_sigbus(); |
ed94592b | 1030 | qemu_cond_init(&qemu_cpu_cond); |
ed94592b | 1031 | qemu_cond_init(&qemu_pause_cond); |
296af7c9 | 1032 | qemu_mutex_init(&qemu_global_mutex); |
296af7c9 | 1033 | |
b7680cb6 | 1034 | qemu_thread_get_self(&io_thread); |
296af7c9 BS |
1035 | } |
1036 | ||
14e6fe12 | 1037 | void run_on_cpu(CPUState *cpu, run_on_cpu_func func, run_on_cpu_data data) |
e82bcec2 | 1038 | { |
d148d90e | 1039 | do_run_on_cpu(cpu, func, data, &qemu_global_mutex); |
3c02270d CV |
1040 | } |
1041 | ||
4c055ab5 GZ |
1042 | static void qemu_kvm_destroy_vcpu(CPUState *cpu) |
1043 | { | |
1044 | if (kvm_destroy_vcpu(cpu) < 0) { | |
1045 | error_report("kvm_destroy_vcpu failed"); | |
1046 | exit(EXIT_FAILURE); | |
1047 | } | |
1048 | } | |
1049 | ||
1050 | static void qemu_tcg_destroy_vcpu(CPUState *cpu) | |
1051 | { | |
1052 | } | |
1053 | ||
509a0d78 | 1054 | static void qemu_wait_io_event_common(CPUState *cpu) |
296af7c9 | 1055 | { |
37257942 | 1056 | atomic_mb_set(&cpu->thread_kicked, false); |
4fdeee7c AF |
1057 | if (cpu->stop) { |
1058 | cpu->stop = false; | |
f324e766 | 1059 | cpu->stopped = true; |
96bce683 | 1060 | qemu_cond_broadcast(&qemu_pause_cond); |
296af7c9 | 1061 | } |
a5403c69 | 1062 | process_queued_cpu_work(cpu); |
37257942 AB |
1063 | } |
1064 | ||
1065 | static bool qemu_tcg_should_sleep(CPUState *cpu) | |
1066 | { | |
1067 | if (mttcg_enabled) { | |
1068 | return cpu_thread_is_idle(cpu); | |
1069 | } else { | |
1070 | return all_cpu_threads_idle(); | |
1071 | } | |
296af7c9 BS |
1072 | } |
1073 | ||
d5f8d613 | 1074 | static void qemu_tcg_wait_io_event(CPUState *cpu) |
296af7c9 | 1075 | { |
37257942 | 1076 | while (qemu_tcg_should_sleep(cpu)) { |
6546706d | 1077 | stop_tcg_kick_timer(); |
d5f8d613 | 1078 | qemu_cond_wait(cpu->halt_cond, &qemu_global_mutex); |
16400322 | 1079 | } |
296af7c9 | 1080 | |
6546706d AB |
1081 | start_tcg_kick_timer(); |
1082 | ||
37257942 | 1083 | qemu_wait_io_event_common(cpu); |
296af7c9 BS |
1084 | } |
1085 | ||
fd529e8f | 1086 | static void qemu_kvm_wait_io_event(CPUState *cpu) |
296af7c9 | 1087 | { |
a98ae1d8 | 1088 | while (cpu_thread_is_idle(cpu)) { |
f5c121b8 | 1089 | qemu_cond_wait(cpu->halt_cond, &qemu_global_mutex); |
16400322 | 1090 | } |
296af7c9 | 1091 | |
290adf38 | 1092 | qemu_kvm_eat_signals(cpu); |
509a0d78 | 1093 | qemu_wait_io_event_common(cpu); |
296af7c9 BS |
1094 | } |
1095 | ||
7e97cd88 | 1096 | static void *qemu_kvm_cpu_thread_fn(void *arg) |
296af7c9 | 1097 | { |
48a106bd | 1098 | CPUState *cpu = arg; |
84b4915d | 1099 | int r; |
296af7c9 | 1100 | |
ab28bd23 PB |
1101 | rcu_register_thread(); |
1102 | ||
2e7f7a3c | 1103 | qemu_mutex_lock_iothread(); |
814e612e | 1104 | qemu_thread_get_self(cpu->thread); |
9f09e18a | 1105 | cpu->thread_id = qemu_get_thread_id(); |
626cf8f4 | 1106 | cpu->can_do_io = 1; |
4917cf44 | 1107 | current_cpu = cpu; |
296af7c9 | 1108 | |
504134d2 | 1109 | r = kvm_init_vcpu(cpu); |
84b4915d JK |
1110 | if (r < 0) { |
1111 | fprintf(stderr, "kvm_init_vcpu failed: %s\n", strerror(-r)); | |
1112 | exit(1); | |
1113 | } | |
296af7c9 | 1114 | |
13618e05 | 1115 | qemu_kvm_init_cpu_signals(cpu); |
296af7c9 BS |
1116 | |
1117 | /* signal CPU creation */ | |
61a46217 | 1118 | cpu->created = true; |
296af7c9 BS |
1119 | qemu_cond_signal(&qemu_cpu_cond); |
1120 | ||
4c055ab5 | 1121 | do { |
a1fcaa73 | 1122 | if (cpu_can_run(cpu)) { |
1458c363 | 1123 | r = kvm_cpu_exec(cpu); |
83f338f7 | 1124 | if (r == EXCP_DEBUG) { |
91325046 | 1125 | cpu_handle_guest_debug(cpu); |
83f338f7 | 1126 | } |
0ab07c62 | 1127 | } |
fd529e8f | 1128 | qemu_kvm_wait_io_event(cpu); |
4c055ab5 | 1129 | } while (!cpu->unplug || cpu_can_run(cpu)); |
296af7c9 | 1130 | |
4c055ab5 | 1131 | qemu_kvm_destroy_vcpu(cpu); |
2c579042 BR |
1132 | cpu->created = false; |
1133 | qemu_cond_signal(&qemu_cpu_cond); | |
4c055ab5 | 1134 | qemu_mutex_unlock_iothread(); |
296af7c9 BS |
1135 | return NULL; |
1136 | } | |
1137 | ||
c7f0f3b1 AL |
1138 | static void *qemu_dummy_cpu_thread_fn(void *arg) |
1139 | { | |
1140 | #ifdef _WIN32 | |
1141 | fprintf(stderr, "qtest is not supported under Windows\n"); | |
1142 | exit(1); | |
1143 | #else | |
10a9021d | 1144 | CPUState *cpu = arg; |
c7f0f3b1 AL |
1145 | sigset_t waitset; |
1146 | int r; | |
1147 | ||
ab28bd23 PB |
1148 | rcu_register_thread(); |
1149 | ||
c7f0f3b1 | 1150 | qemu_mutex_lock_iothread(); |
814e612e | 1151 | qemu_thread_get_self(cpu->thread); |
9f09e18a | 1152 | cpu->thread_id = qemu_get_thread_id(); |
626cf8f4 | 1153 | cpu->can_do_io = 1; |
37257942 | 1154 | current_cpu = cpu; |
c7f0f3b1 AL |
1155 | |
1156 | sigemptyset(&waitset); | |
1157 | sigaddset(&waitset, SIG_IPI); | |
1158 | ||
1159 | /* signal CPU creation */ | |
61a46217 | 1160 | cpu->created = true; |
c7f0f3b1 AL |
1161 | qemu_cond_signal(&qemu_cpu_cond); |
1162 | ||
c7f0f3b1 | 1163 | while (1) { |
c7f0f3b1 AL |
1164 | qemu_mutex_unlock_iothread(); |
1165 | do { | |
1166 | int sig; | |
1167 | r = sigwait(&waitset, &sig); | |
1168 | } while (r == -1 && (errno == EAGAIN || errno == EINTR)); | |
1169 | if (r == -1) { | |
1170 | perror("sigwait"); | |
1171 | exit(1); | |
1172 | } | |
1173 | qemu_mutex_lock_iothread(); | |
509a0d78 | 1174 | qemu_wait_io_event_common(cpu); |
c7f0f3b1 AL |
1175 | } |
1176 | ||
1177 | return NULL; | |
1178 | #endif | |
1179 | } | |
1180 | ||
1be7fcb8 AB |
1181 | static int64_t tcg_get_icount_limit(void) |
1182 | { | |
1183 | int64_t deadline; | |
1184 | ||
1185 | if (replay_mode != REPLAY_MODE_PLAY) { | |
1186 | deadline = qemu_clock_deadline_ns_all(QEMU_CLOCK_VIRTUAL); | |
1187 | ||
1188 | /* Maintain prior (possibly buggy) behaviour where if no deadline | |
1189 | * was set (as there is no QEMU_CLOCK_VIRTUAL timer) or it is more than | |
1190 | * INT32_MAX nanoseconds ahead, we still use INT32_MAX | |
1191 | * nanoseconds. | |
1192 | */ | |
1193 | if ((deadline < 0) || (deadline > INT32_MAX)) { | |
1194 | deadline = INT32_MAX; | |
1195 | } | |
1196 | ||
1197 | return qemu_icount_round(deadline); | |
1198 | } else { | |
1199 | return replay_get_instructions(); | |
1200 | } | |
1201 | } | |
1202 | ||
12e9700d AB |
1203 | static void handle_icount_deadline(void) |
1204 | { | |
1205 | if (use_icount) { | |
1206 | int64_t deadline = | |
1207 | qemu_clock_deadline_ns_all(QEMU_CLOCK_VIRTUAL); | |
1208 | ||
1209 | if (deadline == 0) { | |
1210 | qemu_clock_notify(QEMU_CLOCK_VIRTUAL); | |
1211 | } | |
1212 | } | |
1213 | } | |
1214 | ||
1be7fcb8 AB |
1215 | static int tcg_cpu_exec(CPUState *cpu) |
1216 | { | |
1217 | int ret; | |
1218 | #ifdef CONFIG_PROFILER | |
1219 | int64_t ti; | |
1220 | #endif | |
1221 | ||
1222 | #ifdef CONFIG_PROFILER | |
1223 | ti = profile_getclock(); | |
1224 | #endif | |
1225 | if (use_icount) { | |
1226 | int64_t count; | |
1227 | int decr; | |
1228 | timers_state.qemu_icount -= (cpu->icount_decr.u16.low | |
1229 | + cpu->icount_extra); | |
1230 | cpu->icount_decr.u16.low = 0; | |
1231 | cpu->icount_extra = 0; | |
1232 | count = tcg_get_icount_limit(); | |
1233 | timers_state.qemu_icount += count; | |
1234 | decr = (count > 0xffff) ? 0xffff : count; | |
1235 | count -= decr; | |
1236 | cpu->icount_decr.u16.low = decr; | |
1237 | cpu->icount_extra = count; | |
1238 | } | |
8d04fb55 | 1239 | qemu_mutex_unlock_iothread(); |
1be7fcb8 AB |
1240 | cpu_exec_start(cpu); |
1241 | ret = cpu_exec(cpu); | |
1242 | cpu_exec_end(cpu); | |
8d04fb55 | 1243 | qemu_mutex_lock_iothread(); |
1be7fcb8 AB |
1244 | #ifdef CONFIG_PROFILER |
1245 | tcg_time += profile_getclock() - ti; | |
1246 | #endif | |
1247 | if (use_icount) { | |
1248 | /* Fold pending instructions back into the | |
1249 | instruction counter, and clear the interrupt flag. */ | |
1250 | timers_state.qemu_icount -= (cpu->icount_decr.u16.low | |
1251 | + cpu->icount_extra); | |
1252 | cpu->icount_decr.u32 = 0; | |
1253 | cpu->icount_extra = 0; | |
1254 | replay_account_executed_instructions(); | |
1255 | } | |
1256 | return ret; | |
1257 | } | |
1258 | ||
c93bbbef AB |
1259 | /* Destroy any remaining vCPUs which have been unplugged and have |
1260 | * finished running | |
1261 | */ | |
1262 | static void deal_with_unplugged_cpus(void) | |
1be7fcb8 | 1263 | { |
c93bbbef | 1264 | CPUState *cpu; |
1be7fcb8 | 1265 | |
c93bbbef AB |
1266 | CPU_FOREACH(cpu) { |
1267 | if (cpu->unplug && !cpu_can_run(cpu)) { | |
1268 | qemu_tcg_destroy_vcpu(cpu); | |
1269 | cpu->created = false; | |
1270 | qemu_cond_signal(&qemu_cpu_cond); | |
1be7fcb8 AB |
1271 | break; |
1272 | } | |
1273 | } | |
1be7fcb8 | 1274 | } |
bdb7ca67 | 1275 | |
6546706d AB |
1276 | /* Single-threaded TCG |
1277 | * | |
1278 | * In the single-threaded case each vCPU is simulated in turn. If | |
1279 | * there is more than a single vCPU we create a simple timer to kick | |
1280 | * the vCPU and ensure we don't get stuck in a tight loop in one vCPU. | |
1281 | * This is done explicitly rather than relying on side-effects | |
1282 | * elsewhere. | |
1283 | */ | |
1284 | ||
37257942 | 1285 | static void *qemu_tcg_rr_cpu_thread_fn(void *arg) |
296af7c9 | 1286 | { |
c3586ba7 | 1287 | CPUState *cpu = arg; |
296af7c9 | 1288 | |
ab28bd23 PB |
1289 | rcu_register_thread(); |
1290 | ||
2e7f7a3c | 1291 | qemu_mutex_lock_iothread(); |
814e612e | 1292 | qemu_thread_get_self(cpu->thread); |
296af7c9 | 1293 | |
38fcbd3f AF |
1294 | CPU_FOREACH(cpu) { |
1295 | cpu->thread_id = qemu_get_thread_id(); | |
1296 | cpu->created = true; | |
626cf8f4 | 1297 | cpu->can_do_io = 1; |
38fcbd3f | 1298 | } |
296af7c9 BS |
1299 | qemu_cond_signal(&qemu_cpu_cond); |
1300 | ||
fa7d1867 | 1301 | /* wait for initial kick-off after machine start */ |
c28e399c | 1302 | while (first_cpu->stopped) { |
d5f8d613 | 1303 | qemu_cond_wait(first_cpu->halt_cond, &qemu_global_mutex); |
8e564b4e JK |
1304 | |
1305 | /* process any pending work */ | |
bdc44640 | 1306 | CPU_FOREACH(cpu) { |
37257942 | 1307 | current_cpu = cpu; |
182735ef | 1308 | qemu_wait_io_event_common(cpu); |
8e564b4e | 1309 | } |
0ab07c62 | 1310 | } |
296af7c9 | 1311 | |
6546706d AB |
1312 | start_tcg_kick_timer(); |
1313 | ||
c93bbbef AB |
1314 | cpu = first_cpu; |
1315 | ||
e5143e30 AB |
1316 | /* process any pending work */ |
1317 | cpu->exit_request = 1; | |
1318 | ||
296af7c9 | 1319 | while (1) { |
c93bbbef AB |
1320 | /* Account partial waits to QEMU_CLOCK_VIRTUAL. */ |
1321 | qemu_account_warp_timer(); | |
1322 | ||
1323 | if (!cpu) { | |
1324 | cpu = first_cpu; | |
1325 | } | |
1326 | ||
e5143e30 AB |
1327 | while (cpu && !cpu->queued_work_first && !cpu->exit_request) { |
1328 | ||
791158d9 | 1329 | atomic_mb_set(&tcg_current_rr_cpu, cpu); |
37257942 | 1330 | current_cpu = cpu; |
c93bbbef AB |
1331 | |
1332 | qemu_clock_enable(QEMU_CLOCK_VIRTUAL, | |
1333 | (cpu->singlestep_enabled & SSTEP_NOTIMER) == 0); | |
1334 | ||
1335 | if (cpu_can_run(cpu)) { | |
1336 | int r; | |
1337 | r = tcg_cpu_exec(cpu); | |
1338 | if (r == EXCP_DEBUG) { | |
1339 | cpu_handle_guest_debug(cpu); | |
1340 | break; | |
08e73c48 PK |
1341 | } else if (r == EXCP_ATOMIC) { |
1342 | qemu_mutex_unlock_iothread(); | |
1343 | cpu_exec_step_atomic(cpu); | |
1344 | qemu_mutex_lock_iothread(); | |
1345 | break; | |
c93bbbef | 1346 | } |
37257942 | 1347 | } else if (cpu->stop) { |
c93bbbef AB |
1348 | if (cpu->unplug) { |
1349 | cpu = CPU_NEXT(cpu); | |
1350 | } | |
1351 | break; | |
1352 | } | |
1353 | ||
e5143e30 AB |
1354 | cpu = CPU_NEXT(cpu); |
1355 | } /* while (cpu && !cpu->exit_request).. */ | |
1356 | ||
791158d9 AB |
1357 | /* Does not need atomic_mb_set because a spurious wakeup is okay. */ |
1358 | atomic_set(&tcg_current_rr_cpu, NULL); | |
c93bbbef | 1359 | |
e5143e30 AB |
1360 | if (cpu && cpu->exit_request) { |
1361 | atomic_mb_set(&cpu->exit_request, 0); | |
1362 | } | |
ac70aafc | 1363 | |
12e9700d | 1364 | handle_icount_deadline(); |
ac70aafc | 1365 | |
37257942 | 1366 | qemu_tcg_wait_io_event(cpu ? cpu : QTAILQ_FIRST(&cpus)); |
c93bbbef | 1367 | deal_with_unplugged_cpus(); |
296af7c9 BS |
1368 | } |
1369 | ||
1370 | return NULL; | |
1371 | } | |
1372 | ||
b0cb0a66 VP |
1373 | static void *qemu_hax_cpu_thread_fn(void *arg) |
1374 | { | |
1375 | CPUState *cpu = arg; | |
1376 | int r; | |
1377 | qemu_thread_get_self(cpu->thread); | |
1378 | qemu_mutex_lock(&qemu_global_mutex); | |
1379 | ||
1380 | cpu->thread_id = qemu_get_thread_id(); | |
1381 | cpu->created = true; | |
1382 | cpu->halted = 0; | |
1383 | current_cpu = cpu; | |
1384 | ||
1385 | hax_init_vcpu(cpu); | |
1386 | qemu_cond_signal(&qemu_cpu_cond); | |
1387 | ||
1388 | while (1) { | |
1389 | if (cpu_can_run(cpu)) { | |
1390 | r = hax_smp_cpu_exec(cpu); | |
1391 | if (r == EXCP_DEBUG) { | |
1392 | cpu_handle_guest_debug(cpu); | |
1393 | } | |
1394 | } | |
1395 | ||
1396 | while (cpu_thread_is_idle(cpu)) { | |
1397 | qemu_cond_wait(cpu->halt_cond, &qemu_global_mutex); | |
1398 | } | |
1399 | #ifdef _WIN32 | |
1400 | SleepEx(0, TRUE); | |
1401 | #endif | |
1402 | qemu_wait_io_event_common(cpu); | |
1403 | } | |
1404 | return NULL; | |
1405 | } | |
1406 | ||
1407 | #ifdef _WIN32 | |
1408 | static void CALLBACK dummy_apc_func(ULONG_PTR unused) | |
1409 | { | |
1410 | } | |
1411 | #endif | |
1412 | ||
37257942 AB |
1413 | /* Multi-threaded TCG |
1414 | * | |
1415 | * In the multi-threaded case each vCPU has its own thread. The TLS | |
1416 | * variable current_cpu can be used deep in the code to find the | |
1417 | * current CPUState for a given thread. | |
1418 | */ | |
1419 | ||
1420 | static void *qemu_tcg_cpu_thread_fn(void *arg) | |
1421 | { | |
1422 | CPUState *cpu = arg; | |
1423 | ||
1424 | rcu_register_thread(); | |
1425 | ||
1426 | qemu_mutex_lock_iothread(); | |
1427 | qemu_thread_get_self(cpu->thread); | |
1428 | ||
1429 | cpu->thread_id = qemu_get_thread_id(); | |
1430 | cpu->created = true; | |
1431 | cpu->can_do_io = 1; | |
1432 | current_cpu = cpu; | |
1433 | qemu_cond_signal(&qemu_cpu_cond); | |
1434 | ||
1435 | /* process any pending work */ | |
1436 | cpu->exit_request = 1; | |
1437 | ||
1438 | while (1) { | |
1439 | if (cpu_can_run(cpu)) { | |
1440 | int r; | |
1441 | r = tcg_cpu_exec(cpu); | |
1442 | switch (r) { | |
1443 | case EXCP_DEBUG: | |
1444 | cpu_handle_guest_debug(cpu); | |
1445 | break; | |
1446 | case EXCP_HALTED: | |
1447 | /* during start-up the vCPU is reset and the thread is | |
1448 | * kicked several times. If we don't ensure we go back | |
1449 | * to sleep in the halted state we won't cleanly | |
1450 | * start-up when the vCPU is enabled. | |
1451 | * | |
1452 | * cpu->halted should ensure we sleep in wait_io_event | |
1453 | */ | |
1454 | g_assert(cpu->halted); | |
1455 | break; | |
08e73c48 PK |
1456 | case EXCP_ATOMIC: |
1457 | qemu_mutex_unlock_iothread(); | |
1458 | cpu_exec_step_atomic(cpu); | |
1459 | qemu_mutex_lock_iothread(); | |
37257942 AB |
1460 | default: |
1461 | /* Ignore everything else? */ | |
1462 | break; | |
1463 | } | |
1464 | } | |
1465 | ||
1466 | handle_icount_deadline(); | |
1467 | ||
1468 | atomic_mb_set(&cpu->exit_request, 0); | |
1469 | qemu_tcg_wait_io_event(cpu); | |
1470 | } | |
1471 | ||
1472 | return NULL; | |
1473 | } | |
1474 | ||
2ff09a40 | 1475 | static void qemu_cpu_kick_thread(CPUState *cpu) |
cc015e9a PB |
1476 | { |
1477 | #ifndef _WIN32 | |
1478 | int err; | |
1479 | ||
e0c38211 PB |
1480 | if (cpu->thread_kicked) { |
1481 | return; | |
9102deda | 1482 | } |
e0c38211 | 1483 | cpu->thread_kicked = true; |
814e612e | 1484 | err = pthread_kill(cpu->thread->thread, SIG_IPI); |
cc015e9a PB |
1485 | if (err) { |
1486 | fprintf(stderr, "qemu:%s: %s", __func__, strerror(err)); | |
1487 | exit(1); | |
1488 | } | |
1489 | #else /* _WIN32 */ | |
b0cb0a66 VP |
1490 | if (!qemu_cpu_is_self(cpu)) { |
1491 | if (!QueueUserAPC(dummy_apc_func, cpu->hThread, 0)) { | |
1492 | fprintf(stderr, "%s: QueueUserAPC failed with error %lu\n", | |
1493 | __func__, GetLastError()); | |
1494 | exit(1); | |
1495 | } | |
1496 | } | |
e0c38211 PB |
1497 | #endif |
1498 | } | |
ed9164a3 | 1499 | |
c08d7424 | 1500 | void qemu_cpu_kick(CPUState *cpu) |
296af7c9 | 1501 | { |
f5c121b8 | 1502 | qemu_cond_broadcast(cpu->halt_cond); |
e0c38211 | 1503 | if (tcg_enabled()) { |
791158d9 | 1504 | cpu_exit(cpu); |
37257942 | 1505 | /* NOP unless doing single-thread RR */ |
791158d9 | 1506 | qemu_cpu_kick_rr_cpu(); |
e0c38211 | 1507 | } else { |
b0cb0a66 VP |
1508 | if (hax_enabled()) { |
1509 | /* | |
1510 | * FIXME: race condition with the exit_request check in | |
1511 | * hax_vcpu_hax_exec | |
1512 | */ | |
1513 | cpu->exit_request = 1; | |
1514 | } | |
e0c38211 PB |
1515 | qemu_cpu_kick_thread(cpu); |
1516 | } | |
296af7c9 BS |
1517 | } |
1518 | ||
46d62fac | 1519 | void qemu_cpu_kick_self(void) |
296af7c9 | 1520 | { |
4917cf44 | 1521 | assert(current_cpu); |
9102deda | 1522 | qemu_cpu_kick_thread(current_cpu); |
296af7c9 BS |
1523 | } |
1524 | ||
60e82579 | 1525 | bool qemu_cpu_is_self(CPUState *cpu) |
296af7c9 | 1526 | { |
814e612e | 1527 | return qemu_thread_is_self(cpu->thread); |
296af7c9 BS |
1528 | } |
1529 | ||
79e2b9ae | 1530 | bool qemu_in_vcpu_thread(void) |
aa723c23 | 1531 | { |
4917cf44 | 1532 | return current_cpu && qemu_cpu_is_self(current_cpu); |
aa723c23 JQ |
1533 | } |
1534 | ||
afbe7053 PB |
1535 | static __thread bool iothread_locked = false; |
1536 | ||
1537 | bool qemu_mutex_iothread_locked(void) | |
1538 | { | |
1539 | return iothread_locked; | |
1540 | } | |
1541 | ||
296af7c9 BS |
1542 | void qemu_mutex_lock_iothread(void) |
1543 | { | |
8d04fb55 JK |
1544 | g_assert(!qemu_mutex_iothread_locked()); |
1545 | qemu_mutex_lock(&qemu_global_mutex); | |
afbe7053 | 1546 | iothread_locked = true; |
296af7c9 BS |
1547 | } |
1548 | ||
1549 | void qemu_mutex_unlock_iothread(void) | |
1550 | { | |
8d04fb55 | 1551 | g_assert(qemu_mutex_iothread_locked()); |
afbe7053 | 1552 | iothread_locked = false; |
296af7c9 BS |
1553 | qemu_mutex_unlock(&qemu_global_mutex); |
1554 | } | |
1555 | ||
e8faee06 | 1556 | static bool all_vcpus_paused(void) |
296af7c9 | 1557 | { |
bdc44640 | 1558 | CPUState *cpu; |
296af7c9 | 1559 | |
bdc44640 | 1560 | CPU_FOREACH(cpu) { |
182735ef | 1561 | if (!cpu->stopped) { |
e8faee06 | 1562 | return false; |
0ab07c62 | 1563 | } |
296af7c9 BS |
1564 | } |
1565 | ||
e8faee06 | 1566 | return true; |
296af7c9 BS |
1567 | } |
1568 | ||
1569 | void pause_all_vcpus(void) | |
1570 | { | |
bdc44640 | 1571 | CPUState *cpu; |
296af7c9 | 1572 | |
40daca54 | 1573 | qemu_clock_enable(QEMU_CLOCK_VIRTUAL, false); |
bdc44640 | 1574 | CPU_FOREACH(cpu) { |
182735ef AF |
1575 | cpu->stop = true; |
1576 | qemu_cpu_kick(cpu); | |
296af7c9 BS |
1577 | } |
1578 | ||
aa723c23 | 1579 | if (qemu_in_vcpu_thread()) { |
d798e974 | 1580 | cpu_stop_current(); |
d798e974 JK |
1581 | } |
1582 | ||
296af7c9 | 1583 | while (!all_vcpus_paused()) { |
be7d6c57 | 1584 | qemu_cond_wait(&qemu_pause_cond, &qemu_global_mutex); |
bdc44640 | 1585 | CPU_FOREACH(cpu) { |
182735ef | 1586 | qemu_cpu_kick(cpu); |
296af7c9 BS |
1587 | } |
1588 | } | |
1589 | } | |
1590 | ||
2993683b IM |
1591 | void cpu_resume(CPUState *cpu) |
1592 | { | |
1593 | cpu->stop = false; | |
1594 | cpu->stopped = false; | |
1595 | qemu_cpu_kick(cpu); | |
1596 | } | |
1597 | ||
296af7c9 BS |
1598 | void resume_all_vcpus(void) |
1599 | { | |
bdc44640 | 1600 | CPUState *cpu; |
296af7c9 | 1601 | |
40daca54 | 1602 | qemu_clock_enable(QEMU_CLOCK_VIRTUAL, true); |
bdc44640 | 1603 | CPU_FOREACH(cpu) { |
182735ef | 1604 | cpu_resume(cpu); |
296af7c9 BS |
1605 | } |
1606 | } | |
1607 | ||
4c055ab5 GZ |
1608 | void cpu_remove(CPUState *cpu) |
1609 | { | |
1610 | cpu->stop = true; | |
1611 | cpu->unplug = true; | |
1612 | qemu_cpu_kick(cpu); | |
1613 | } | |
1614 | ||
2c579042 BR |
1615 | void cpu_remove_sync(CPUState *cpu) |
1616 | { | |
1617 | cpu_remove(cpu); | |
1618 | while (cpu->created) { | |
1619 | qemu_cond_wait(&qemu_cpu_cond, &qemu_global_mutex); | |
1620 | } | |
1621 | } | |
1622 | ||
4900116e DDAG |
1623 | /* For temporary buffers for forming a name */ |
1624 | #define VCPU_THREAD_NAME_SIZE 16 | |
1625 | ||
e5ab30a2 | 1626 | static void qemu_tcg_init_vcpu(CPUState *cpu) |
296af7c9 | 1627 | { |
4900116e | 1628 | char thread_name[VCPU_THREAD_NAME_SIZE]; |
37257942 AB |
1629 | static QemuCond *single_tcg_halt_cond; |
1630 | static QemuThread *single_tcg_cpu_thread; | |
4900116e | 1631 | |
37257942 | 1632 | if (qemu_tcg_mttcg_enabled() || !single_tcg_cpu_thread) { |
814e612e | 1633 | cpu->thread = g_malloc0(sizeof(QemuThread)); |
f5c121b8 AF |
1634 | cpu->halt_cond = g_malloc0(sizeof(QemuCond)); |
1635 | qemu_cond_init(cpu->halt_cond); | |
37257942 AB |
1636 | |
1637 | if (qemu_tcg_mttcg_enabled()) { | |
1638 | /* create a thread per vCPU with TCG (MTTCG) */ | |
1639 | parallel_cpus = true; | |
1640 | snprintf(thread_name, VCPU_THREAD_NAME_SIZE, "CPU %d/TCG", | |
4900116e | 1641 | cpu->cpu_index); |
37257942 AB |
1642 | |
1643 | qemu_thread_create(cpu->thread, thread_name, qemu_tcg_cpu_thread_fn, | |
1644 | cpu, QEMU_THREAD_JOINABLE); | |
1645 | ||
1646 | } else { | |
1647 | /* share a single thread for all cpus with TCG */ | |
1648 | snprintf(thread_name, VCPU_THREAD_NAME_SIZE, "ALL CPUs/TCG"); | |
1649 | qemu_thread_create(cpu->thread, thread_name, | |
1650 | qemu_tcg_rr_cpu_thread_fn, | |
1651 | cpu, QEMU_THREAD_JOINABLE); | |
1652 | ||
1653 | single_tcg_halt_cond = cpu->halt_cond; | |
1654 | single_tcg_cpu_thread = cpu->thread; | |
1655 | } | |
1ecf47bf | 1656 | #ifdef _WIN32 |
814e612e | 1657 | cpu->hThread = qemu_thread_get_handle(cpu->thread); |
1ecf47bf | 1658 | #endif |
61a46217 | 1659 | while (!cpu->created) { |
18a85728 | 1660 | qemu_cond_wait(&qemu_cpu_cond, &qemu_global_mutex); |
0ab07c62 | 1661 | } |
296af7c9 | 1662 | } else { |
37257942 AB |
1663 | /* For non-MTTCG cases we share the thread */ |
1664 | cpu->thread = single_tcg_cpu_thread; | |
1665 | cpu->halt_cond = single_tcg_halt_cond; | |
296af7c9 BS |
1666 | } |
1667 | } | |
1668 | ||
b0cb0a66 VP |
1669 | static void qemu_hax_start_vcpu(CPUState *cpu) |
1670 | { | |
1671 | char thread_name[VCPU_THREAD_NAME_SIZE]; | |
1672 | ||
1673 | cpu->thread = g_malloc0(sizeof(QemuThread)); | |
1674 | cpu->halt_cond = g_malloc0(sizeof(QemuCond)); | |
1675 | qemu_cond_init(cpu->halt_cond); | |
1676 | ||
1677 | snprintf(thread_name, VCPU_THREAD_NAME_SIZE, "CPU %d/HAX", | |
1678 | cpu->cpu_index); | |
1679 | qemu_thread_create(cpu->thread, thread_name, qemu_hax_cpu_thread_fn, | |
1680 | cpu, QEMU_THREAD_JOINABLE); | |
1681 | #ifdef _WIN32 | |
1682 | cpu->hThread = qemu_thread_get_handle(cpu->thread); | |
1683 | #endif | |
1684 | while (!cpu->created) { | |
1685 | qemu_cond_wait(&qemu_cpu_cond, &qemu_global_mutex); | |
1686 | } | |
1687 | } | |
1688 | ||
48a106bd | 1689 | static void qemu_kvm_start_vcpu(CPUState *cpu) |
296af7c9 | 1690 | { |
4900116e DDAG |
1691 | char thread_name[VCPU_THREAD_NAME_SIZE]; |
1692 | ||
814e612e | 1693 | cpu->thread = g_malloc0(sizeof(QemuThread)); |
f5c121b8 AF |
1694 | cpu->halt_cond = g_malloc0(sizeof(QemuCond)); |
1695 | qemu_cond_init(cpu->halt_cond); | |
4900116e DDAG |
1696 | snprintf(thread_name, VCPU_THREAD_NAME_SIZE, "CPU %d/KVM", |
1697 | cpu->cpu_index); | |
1698 | qemu_thread_create(cpu->thread, thread_name, qemu_kvm_cpu_thread_fn, | |
1699 | cpu, QEMU_THREAD_JOINABLE); | |
61a46217 | 1700 | while (!cpu->created) { |
18a85728 | 1701 | qemu_cond_wait(&qemu_cpu_cond, &qemu_global_mutex); |
0ab07c62 | 1702 | } |
296af7c9 BS |
1703 | } |
1704 | ||
10a9021d | 1705 | static void qemu_dummy_start_vcpu(CPUState *cpu) |
c7f0f3b1 | 1706 | { |
4900116e DDAG |
1707 | char thread_name[VCPU_THREAD_NAME_SIZE]; |
1708 | ||
814e612e | 1709 | cpu->thread = g_malloc0(sizeof(QemuThread)); |
f5c121b8 AF |
1710 | cpu->halt_cond = g_malloc0(sizeof(QemuCond)); |
1711 | qemu_cond_init(cpu->halt_cond); | |
4900116e DDAG |
1712 | snprintf(thread_name, VCPU_THREAD_NAME_SIZE, "CPU %d/DUMMY", |
1713 | cpu->cpu_index); | |
1714 | qemu_thread_create(cpu->thread, thread_name, qemu_dummy_cpu_thread_fn, cpu, | |
c7f0f3b1 | 1715 | QEMU_THREAD_JOINABLE); |
61a46217 | 1716 | while (!cpu->created) { |
c7f0f3b1 AL |
1717 | qemu_cond_wait(&qemu_cpu_cond, &qemu_global_mutex); |
1718 | } | |
1719 | } | |
1720 | ||
c643bed9 | 1721 | void qemu_init_vcpu(CPUState *cpu) |
296af7c9 | 1722 | { |
ce3960eb AF |
1723 | cpu->nr_cores = smp_cores; |
1724 | cpu->nr_threads = smp_threads; | |
f324e766 | 1725 | cpu->stopped = true; |
56943e8c PM |
1726 | |
1727 | if (!cpu->as) { | |
1728 | /* If the target cpu hasn't set up any address spaces itself, | |
1729 | * give it the default one. | |
1730 | */ | |
6731d864 PC |
1731 | AddressSpace *as = address_space_init_shareable(cpu->memory, |
1732 | "cpu-memory"); | |
12ebc9a7 | 1733 | cpu->num_ases = 1; |
6731d864 | 1734 | cpu_address_space_init(cpu, as, 0); |
56943e8c PM |
1735 | } |
1736 | ||
0ab07c62 | 1737 | if (kvm_enabled()) { |
48a106bd | 1738 | qemu_kvm_start_vcpu(cpu); |
b0cb0a66 VP |
1739 | } else if (hax_enabled()) { |
1740 | qemu_hax_start_vcpu(cpu); | |
c7f0f3b1 | 1741 | } else if (tcg_enabled()) { |
e5ab30a2 | 1742 | qemu_tcg_init_vcpu(cpu); |
c7f0f3b1 | 1743 | } else { |
10a9021d | 1744 | qemu_dummy_start_vcpu(cpu); |
0ab07c62 | 1745 | } |
296af7c9 BS |
1746 | } |
1747 | ||
b4a3d965 | 1748 | void cpu_stop_current(void) |
296af7c9 | 1749 | { |
4917cf44 AF |
1750 | if (current_cpu) { |
1751 | current_cpu->stop = false; | |
1752 | current_cpu->stopped = true; | |
1753 | cpu_exit(current_cpu); | |
96bce683 | 1754 | qemu_cond_broadcast(&qemu_pause_cond); |
b4a3d965 | 1755 | } |
296af7c9 BS |
1756 | } |
1757 | ||
56983463 | 1758 | int vm_stop(RunState state) |
296af7c9 | 1759 | { |
aa723c23 | 1760 | if (qemu_in_vcpu_thread()) { |
74892d24 | 1761 | qemu_system_vmstop_request_prepare(); |
1dfb4dd9 | 1762 | qemu_system_vmstop_request(state); |
296af7c9 BS |
1763 | /* |
1764 | * FIXME: should not return to device code in case | |
1765 | * vm_stop() has been requested. | |
1766 | */ | |
b4a3d965 | 1767 | cpu_stop_current(); |
56983463 | 1768 | return 0; |
296af7c9 | 1769 | } |
56983463 KW |
1770 | |
1771 | return do_vm_stop(state); | |
296af7c9 BS |
1772 | } |
1773 | ||
2d76e823 CI |
1774 | /** |
1775 | * Prepare for (re)starting the VM. | |
1776 | * Returns -1 if the vCPUs are not to be restarted (e.g. if they are already | |
1777 | * running or in case of an error condition), 0 otherwise. | |
1778 | */ | |
1779 | int vm_prepare_start(void) | |
1780 | { | |
1781 | RunState requested; | |
1782 | int res = 0; | |
1783 | ||
1784 | qemu_vmstop_requested(&requested); | |
1785 | if (runstate_is_running() && requested == RUN_STATE__MAX) { | |
1786 | return -1; | |
1787 | } | |
1788 | ||
1789 | /* Ensure that a STOP/RESUME pair of events is emitted if a | |
1790 | * vmstop request was pending. The BLOCK_IO_ERROR event, for | |
1791 | * example, according to documentation is always followed by | |
1792 | * the STOP event. | |
1793 | */ | |
1794 | if (runstate_is_running()) { | |
1795 | qapi_event_send_stop(&error_abort); | |
1796 | res = -1; | |
1797 | } else { | |
1798 | replay_enable_events(); | |
1799 | cpu_enable_ticks(); | |
1800 | runstate_set(RUN_STATE_RUNNING); | |
1801 | vm_state_notify(1, RUN_STATE_RUNNING); | |
1802 | } | |
1803 | ||
1804 | /* We are sending this now, but the CPUs will be resumed shortly later */ | |
1805 | qapi_event_send_resume(&error_abort); | |
1806 | return res; | |
1807 | } | |
1808 | ||
1809 | void vm_start(void) | |
1810 | { | |
1811 | if (!vm_prepare_start()) { | |
1812 | resume_all_vcpus(); | |
1813 | } | |
1814 | } | |
1815 | ||
8a9236f1 LC |
1816 | /* does a state transition even if the VM is already stopped, |
1817 | current state is forgotten forever */ | |
56983463 | 1818 | int vm_stop_force_state(RunState state) |
8a9236f1 LC |
1819 | { |
1820 | if (runstate_is_running()) { | |
56983463 | 1821 | return vm_stop(state); |
8a9236f1 LC |
1822 | } else { |
1823 | runstate_set(state); | |
b2780d32 WC |
1824 | |
1825 | bdrv_drain_all(); | |
594a45ce KW |
1826 | /* Make sure to return an error if the flush in a previous vm_stop() |
1827 | * failed. */ | |
22af08ea | 1828 | return bdrv_flush_all(); |
8a9236f1 LC |
1829 | } |
1830 | } | |
1831 | ||
9a78eead | 1832 | void list_cpus(FILE *f, fprintf_function cpu_fprintf, const char *optarg) |
262353cb BS |
1833 | { |
1834 | /* XXX: implement xxx_cpu_list for targets that still miss it */ | |
e916cbf8 PM |
1835 | #if defined(cpu_list) |
1836 | cpu_list(f, cpu_fprintf); | |
262353cb BS |
1837 | #endif |
1838 | } | |
de0b36b6 LC |
1839 | |
1840 | CpuInfoList *qmp_query_cpus(Error **errp) | |
1841 | { | |
1842 | CpuInfoList *head = NULL, *cur_item = NULL; | |
182735ef | 1843 | CPUState *cpu; |
de0b36b6 | 1844 | |
bdc44640 | 1845 | CPU_FOREACH(cpu) { |
de0b36b6 | 1846 | CpuInfoList *info; |
182735ef AF |
1847 | #if defined(TARGET_I386) |
1848 | X86CPU *x86_cpu = X86_CPU(cpu); | |
1849 | CPUX86State *env = &x86_cpu->env; | |
1850 | #elif defined(TARGET_PPC) | |
1851 | PowerPCCPU *ppc_cpu = POWERPC_CPU(cpu); | |
1852 | CPUPPCState *env = &ppc_cpu->env; | |
1853 | #elif defined(TARGET_SPARC) | |
1854 | SPARCCPU *sparc_cpu = SPARC_CPU(cpu); | |
1855 | CPUSPARCState *env = &sparc_cpu->env; | |
1856 | #elif defined(TARGET_MIPS) | |
1857 | MIPSCPU *mips_cpu = MIPS_CPU(cpu); | |
1858 | CPUMIPSState *env = &mips_cpu->env; | |
48e06fe0 BK |
1859 | #elif defined(TARGET_TRICORE) |
1860 | TriCoreCPU *tricore_cpu = TRICORE_CPU(cpu); | |
1861 | CPUTriCoreState *env = &tricore_cpu->env; | |
182735ef | 1862 | #endif |
de0b36b6 | 1863 | |
cb446eca | 1864 | cpu_synchronize_state(cpu); |
de0b36b6 LC |
1865 | |
1866 | info = g_malloc0(sizeof(*info)); | |
1867 | info->value = g_malloc0(sizeof(*info->value)); | |
55e5c285 | 1868 | info->value->CPU = cpu->cpu_index; |
182735ef | 1869 | info->value->current = (cpu == first_cpu); |
259186a7 | 1870 | info->value->halted = cpu->halted; |
58f88d4b | 1871 | info->value->qom_path = object_get_canonical_path(OBJECT(cpu)); |
9f09e18a | 1872 | info->value->thread_id = cpu->thread_id; |
de0b36b6 | 1873 | #if defined(TARGET_I386) |
86f4b687 | 1874 | info->value->arch = CPU_INFO_ARCH_X86; |
544a3731 | 1875 | info->value->u.x86.pc = env->eip + env->segs[R_CS].base; |
de0b36b6 | 1876 | #elif defined(TARGET_PPC) |
86f4b687 | 1877 | info->value->arch = CPU_INFO_ARCH_PPC; |
544a3731 | 1878 | info->value->u.ppc.nip = env->nip; |
de0b36b6 | 1879 | #elif defined(TARGET_SPARC) |
86f4b687 | 1880 | info->value->arch = CPU_INFO_ARCH_SPARC; |
544a3731 EB |
1881 | info->value->u.q_sparc.pc = env->pc; |
1882 | info->value->u.q_sparc.npc = env->npc; | |
de0b36b6 | 1883 | #elif defined(TARGET_MIPS) |
86f4b687 | 1884 | info->value->arch = CPU_INFO_ARCH_MIPS; |
544a3731 | 1885 | info->value->u.q_mips.PC = env->active_tc.PC; |
48e06fe0 | 1886 | #elif defined(TARGET_TRICORE) |
86f4b687 | 1887 | info->value->arch = CPU_INFO_ARCH_TRICORE; |
544a3731 | 1888 | info->value->u.tricore.PC = env->PC; |
86f4b687 EB |
1889 | #else |
1890 | info->value->arch = CPU_INFO_ARCH_OTHER; | |
de0b36b6 LC |
1891 | #endif |
1892 | ||
1893 | /* XXX: waiting for the qapi to support GSList */ | |
1894 | if (!cur_item) { | |
1895 | head = cur_item = info; | |
1896 | } else { | |
1897 | cur_item->next = info; | |
1898 | cur_item = info; | |
1899 | } | |
1900 | } | |
1901 | ||
1902 | return head; | |
1903 | } | |
0cfd6a9a LC |
1904 | |
1905 | void qmp_memsave(int64_t addr, int64_t size, const char *filename, | |
1906 | bool has_cpu, int64_t cpu_index, Error **errp) | |
1907 | { | |
1908 | FILE *f; | |
1909 | uint32_t l; | |
55e5c285 | 1910 | CPUState *cpu; |
0cfd6a9a | 1911 | uint8_t buf[1024]; |
0dc9daf0 | 1912 | int64_t orig_addr = addr, orig_size = size; |
0cfd6a9a LC |
1913 | |
1914 | if (!has_cpu) { | |
1915 | cpu_index = 0; | |
1916 | } | |
1917 | ||
151d1322 AF |
1918 | cpu = qemu_get_cpu(cpu_index); |
1919 | if (cpu == NULL) { | |
c6bd8c70 MA |
1920 | error_setg(errp, QERR_INVALID_PARAMETER_VALUE, "cpu-index", |
1921 | "a CPU number"); | |
0cfd6a9a LC |
1922 | return; |
1923 | } | |
1924 | ||
1925 | f = fopen(filename, "wb"); | |
1926 | if (!f) { | |
618da851 | 1927 | error_setg_file_open(errp, errno, filename); |
0cfd6a9a LC |
1928 | return; |
1929 | } | |
1930 | ||
1931 | while (size != 0) { | |
1932 | l = sizeof(buf); | |
1933 | if (l > size) | |
1934 | l = size; | |
2f4d0f59 | 1935 | if (cpu_memory_rw_debug(cpu, addr, buf, l, 0) != 0) { |
0dc9daf0 BP |
1936 | error_setg(errp, "Invalid addr 0x%016" PRIx64 "/size %" PRId64 |
1937 | " specified", orig_addr, orig_size); | |
2f4d0f59 AK |
1938 | goto exit; |
1939 | } | |
0cfd6a9a | 1940 | if (fwrite(buf, 1, l, f) != l) { |
c6bd8c70 | 1941 | error_setg(errp, QERR_IO_ERROR); |
0cfd6a9a LC |
1942 | goto exit; |
1943 | } | |
1944 | addr += l; | |
1945 | size -= l; | |
1946 | } | |
1947 | ||
1948 | exit: | |
1949 | fclose(f); | |
1950 | } | |
6d3962bf LC |
1951 | |
1952 | void qmp_pmemsave(int64_t addr, int64_t size, const char *filename, | |
1953 | Error **errp) | |
1954 | { | |
1955 | FILE *f; | |
1956 | uint32_t l; | |
1957 | uint8_t buf[1024]; | |
1958 | ||
1959 | f = fopen(filename, "wb"); | |
1960 | if (!f) { | |
618da851 | 1961 | error_setg_file_open(errp, errno, filename); |
6d3962bf LC |
1962 | return; |
1963 | } | |
1964 | ||
1965 | while (size != 0) { | |
1966 | l = sizeof(buf); | |
1967 | if (l > size) | |
1968 | l = size; | |
eb6282f2 | 1969 | cpu_physical_memory_read(addr, buf, l); |
6d3962bf | 1970 | if (fwrite(buf, 1, l, f) != l) { |
c6bd8c70 | 1971 | error_setg(errp, QERR_IO_ERROR); |
6d3962bf LC |
1972 | goto exit; |
1973 | } | |
1974 | addr += l; | |
1975 | size -= l; | |
1976 | } | |
1977 | ||
1978 | exit: | |
1979 | fclose(f); | |
1980 | } | |
ab49ab5c LC |
1981 | |
1982 | void qmp_inject_nmi(Error **errp) | |
1983 | { | |
9cb805fd | 1984 | nmi_monitor_handle(monitor_get_cpu_index(), errp); |
ab49ab5c | 1985 | } |
27498bef ST |
1986 | |
1987 | void dump_drift_info(FILE *f, fprintf_function cpu_fprintf) | |
1988 | { | |
1989 | if (!use_icount) { | |
1990 | return; | |
1991 | } | |
1992 | ||
1993 | cpu_fprintf(f, "Host - Guest clock %"PRIi64" ms\n", | |
1994 | (cpu_get_clock() - cpu_get_icount())/SCALE_MS); | |
1995 | if (icount_align_option) { | |
1996 | cpu_fprintf(f, "Max guest delay %"PRIi64" ms\n", -max_delay/SCALE_MS); | |
1997 | cpu_fprintf(f, "Max guest advance %"PRIi64" ms\n", max_advance/SCALE_MS); | |
1998 | } else { | |
1999 | cpu_fprintf(f, "Max guest delay NA\n"); | |
2000 | cpu_fprintf(f, "Max guest advance NA\n"); | |
2001 | } | |
2002 | } |