]> git.proxmox.com Git - mirror_qemu.git/blame - dma-helpers.c
dma-helpers: add dma_buf_read and dma_buf_write
[mirror_qemu.git] / dma-helpers.c
CommitLineData
244ab90e
AL
1/*
2 * DMA helper functions
3 *
4 * Copyright (c) 2009 Red Hat
5 *
6 * This work is licensed under the terms of the GNU General Public License
7 * (GNU GPL), version 2 or later.
8 */
9
10#include "dma.h"
59a703eb 11#include "block_int.h"
c57c4658 12#include "trace.h"
244ab90e
AL
13
14void qemu_sglist_init(QEMUSGList *qsg, int alloc_hint)
15{
7267c094 16 qsg->sg = g_malloc(alloc_hint * sizeof(ScatterGatherEntry));
244ab90e
AL
17 qsg->nsg = 0;
18 qsg->nalloc = alloc_hint;
19 qsg->size = 0;
20}
21
d3231181 22void qemu_sglist_add(QEMUSGList *qsg, dma_addr_t base, dma_addr_t len)
244ab90e
AL
23{
24 if (qsg->nsg == qsg->nalloc) {
25 qsg->nalloc = 2 * qsg->nalloc + 1;
7267c094 26 qsg->sg = g_realloc(qsg->sg, qsg->nalloc * sizeof(ScatterGatherEntry));
244ab90e
AL
27 }
28 qsg->sg[qsg->nsg].base = base;
29 qsg->sg[qsg->nsg].len = len;
30 qsg->size += len;
31 ++qsg->nsg;
32}
33
34void qemu_sglist_destroy(QEMUSGList *qsg)
35{
7267c094 36 g_free(qsg->sg);
244ab90e
AL
37}
38
59a703eb 39typedef struct {
37b7842c 40 BlockDriverAIOCB common;
59a703eb
AL
41 BlockDriverState *bs;
42 BlockDriverAIOCB *acb;
43 QEMUSGList *sg;
44 uint64_t sector_num;
bbca72c6 45 bool to_dev;
c3adb5b9 46 bool in_cancel;
59a703eb 47 int sg_cur_index;
d3231181 48 dma_addr_t sg_cur_byte;
59a703eb
AL
49 QEMUIOVector iov;
50 QEMUBH *bh;
cb144ccb 51 DMAIOFunc *io_func;
37b7842c 52} DMAAIOCB;
59a703eb
AL
53
54static void dma_bdrv_cb(void *opaque, int ret);
55
56static void reschedule_dma(void *opaque)
57{
37b7842c 58 DMAAIOCB *dbs = (DMAAIOCB *)opaque;
59a703eb
AL
59
60 qemu_bh_delete(dbs->bh);
61 dbs->bh = NULL;
c3adb5b9 62 dma_bdrv_cb(dbs, 0);
59a703eb
AL
63}
64
65static void continue_after_map_failure(void *opaque)
66{
37b7842c 67 DMAAIOCB *dbs = (DMAAIOCB *)opaque;
59a703eb
AL
68
69 dbs->bh = qemu_bh_new(reschedule_dma, dbs);
70 qemu_bh_schedule(dbs->bh);
71}
72
7403b14e 73static void dma_bdrv_unmap(DMAAIOCB *dbs)
59a703eb 74{
59a703eb
AL
75 int i;
76
59a703eb
AL
77 for (i = 0; i < dbs->iov.niov; ++i) {
78 cpu_physical_memory_unmap(dbs->iov.iov[i].iov_base,
bbca72c6 79 dbs->iov.iov[i].iov_len, !dbs->to_dev,
59a703eb
AL
80 dbs->iov.iov[i].iov_len);
81 }
c3adb5b9
PB
82 qemu_iovec_reset(&dbs->iov);
83}
84
85static void dma_complete(DMAAIOCB *dbs, int ret)
86{
c57c4658
KW
87 trace_dma_complete(dbs, ret, dbs->common.cb);
88
c3adb5b9
PB
89 dma_bdrv_unmap(dbs);
90 if (dbs->common.cb) {
91 dbs->common.cb(dbs->common.opaque, ret);
92 }
93 qemu_iovec_destroy(&dbs->iov);
94 if (dbs->bh) {
95 qemu_bh_delete(dbs->bh);
96 dbs->bh = NULL;
97 }
98 if (!dbs->in_cancel) {
99 /* Requests may complete while dma_aio_cancel is in progress. In
100 * this case, the AIOCB should not be released because it is still
101 * referenced by dma_aio_cancel. */
102 qemu_aio_release(dbs);
103 }
7403b14e
AL
104}
105
856ae5c3 106static void dma_bdrv_cb(void *opaque, int ret)
7403b14e
AL
107{
108 DMAAIOCB *dbs = (DMAAIOCB *)opaque;
c227f099 109 target_phys_addr_t cur_addr, cur_len;
7403b14e
AL
110 void *mem;
111
c57c4658
KW
112 trace_dma_bdrv_cb(dbs, ret);
113
7403b14e
AL
114 dbs->acb = NULL;
115 dbs->sector_num += dbs->iov.size / 512;
116 dma_bdrv_unmap(dbs);
59a703eb
AL
117
118 if (dbs->sg_cur_index == dbs->sg->nsg || ret < 0) {
c3adb5b9 119 dma_complete(dbs, ret);
59a703eb
AL
120 return;
121 }
122
123 while (dbs->sg_cur_index < dbs->sg->nsg) {
124 cur_addr = dbs->sg->sg[dbs->sg_cur_index].base + dbs->sg_cur_byte;
125 cur_len = dbs->sg->sg[dbs->sg_cur_index].len - dbs->sg_cur_byte;
bbca72c6 126 mem = cpu_physical_memory_map(cur_addr, &cur_len, !dbs->to_dev);
59a703eb
AL
127 if (!mem)
128 break;
129 qemu_iovec_add(&dbs->iov, mem, cur_len);
130 dbs->sg_cur_byte += cur_len;
131 if (dbs->sg_cur_byte == dbs->sg->sg[dbs->sg_cur_index].len) {
132 dbs->sg_cur_byte = 0;
133 ++dbs->sg_cur_index;
134 }
135 }
136
137 if (dbs->iov.size == 0) {
c57c4658 138 trace_dma_map_wait(dbs);
59a703eb
AL
139 cpu_register_map_client(dbs, continue_after_map_failure);
140 return;
141 }
142
cb144ccb
CH
143 dbs->acb = dbs->io_func(dbs->bs, dbs->sector_num, &dbs->iov,
144 dbs->iov.size / 512, dma_bdrv_cb, dbs);
6bee44ea 145 assert(dbs->acb);
59a703eb
AL
146}
147
c16b5a2c
CH
148static void dma_aio_cancel(BlockDriverAIOCB *acb)
149{
150 DMAAIOCB *dbs = container_of(acb, DMAAIOCB, common);
151
c57c4658
KW
152 trace_dma_aio_cancel(dbs);
153
c16b5a2c 154 if (dbs->acb) {
c3adb5b9
PB
155 BlockDriverAIOCB *acb = dbs->acb;
156 dbs->acb = NULL;
157 dbs->in_cancel = true;
158 bdrv_aio_cancel(acb);
159 dbs->in_cancel = false;
c16b5a2c 160 }
c3adb5b9
PB
161 dbs->common.cb = NULL;
162 dma_complete(dbs, 0);
c16b5a2c
CH
163}
164
165static AIOPool dma_aio_pool = {
166 .aiocb_size = sizeof(DMAAIOCB),
167 .cancel = dma_aio_cancel,
168};
169
cb144ccb 170BlockDriverAIOCB *dma_bdrv_io(
59a703eb 171 BlockDriverState *bs, QEMUSGList *sg, uint64_t sector_num,
cb144ccb 172 DMAIOFunc *io_func, BlockDriverCompletionFunc *cb,
bbca72c6 173 void *opaque, bool to_dev)
59a703eb 174{
cb144ccb 175 DMAAIOCB *dbs = qemu_aio_get(&dma_aio_pool, bs, cb, opaque);
59a703eb 176
c57c4658
KW
177 trace_dma_bdrv_io(dbs, bs, sector_num, to_dev);
178
37b7842c 179 dbs->acb = NULL;
59a703eb 180 dbs->bs = bs;
59a703eb
AL
181 dbs->sg = sg;
182 dbs->sector_num = sector_num;
183 dbs->sg_cur_index = 0;
184 dbs->sg_cur_byte = 0;
bbca72c6 185 dbs->to_dev = to_dev;
cb144ccb 186 dbs->io_func = io_func;
59a703eb
AL
187 dbs->bh = NULL;
188 qemu_iovec_init(&dbs->iov, sg->nsg);
189 dma_bdrv_cb(dbs, 0);
37b7842c 190 return &dbs->common;
59a703eb
AL
191}
192
193
194BlockDriverAIOCB *dma_bdrv_read(BlockDriverState *bs,
195 QEMUSGList *sg, uint64_t sector,
196 void (*cb)(void *opaque, int ret), void *opaque)
197{
bbca72c6 198 return dma_bdrv_io(bs, sg, sector, bdrv_aio_readv, cb, opaque, false);
59a703eb
AL
199}
200
201BlockDriverAIOCB *dma_bdrv_write(BlockDriverState *bs,
202 QEMUSGList *sg, uint64_t sector,
203 void (*cb)(void *opaque, int ret), void *opaque)
204{
bbca72c6 205 return dma_bdrv_io(bs, sg, sector, bdrv_aio_writev, cb, opaque, true);
59a703eb 206}
8171ee35
PB
207
208
209static uint64_t dma_buf_rw(uint8_t *ptr, int32_t len, QEMUSGList *sg, bool to_dev)
210{
211 uint64_t resid;
212 int sg_cur_index;
213
214 resid = sg->size;
215 sg_cur_index = 0;
216 len = MIN(len, resid);
217 while (len > 0) {
218 ScatterGatherEntry entry = sg->sg[sg_cur_index++];
219 int32_t xfer = MIN(len, entry.len);
220 cpu_physical_memory_rw(entry.base, ptr, xfer, !to_dev);
221 ptr += xfer;
222 len -= xfer;
223 resid -= xfer;
224 }
225
226 return resid;
227}
228
229uint64_t dma_buf_read(uint8_t *ptr, int32_t len, QEMUSGList *sg)
230{
231 return dma_buf_rw(ptr, len, sg, 0);
232}
233
234uint64_t dma_buf_write(uint8_t *ptr, int32_t len, QEMUSGList *sg)
235{
236 return dma_buf_rw(ptr, len, sg, 1);
237}