]>
Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* |
2 | * pci_root.c - ACPI PCI Root Bridge Driver ($Revision: 40 $) | |
3 | * | |
4 | * Copyright (C) 2001, 2002 Andy Grover <andrew.grover@intel.com> | |
5 | * Copyright (C) 2001, 2002 Paul Diefenbaugh <paul.s.diefenbaugh@intel.com> | |
6 | * | |
7 | * ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ | |
8 | * | |
9 | * This program is free software; you can redistribute it and/or modify | |
10 | * it under the terms of the GNU General Public License as published by | |
11 | * the Free Software Foundation; either version 2 of the License, or (at | |
12 | * your option) any later version. | |
13 | * | |
14 | * This program is distributed in the hope that it will be useful, but | |
15 | * WITHOUT ANY WARRANTY; without even the implied warranty of | |
16 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU | |
17 | * General Public License for more details. | |
18 | * | |
1da177e4 LT |
19 | * ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ |
20 | */ | |
21 | ||
22 | #include <linux/kernel.h> | |
23 | #include <linux/module.h> | |
24 | #include <linux/init.h> | |
25 | #include <linux/types.h> | |
d0020f65 | 26 | #include <linux/mutex.h> |
1da177e4 | 27 | #include <linux/pm.h> |
b67ea761 | 28 | #include <linux/pm_runtime.h> |
1da177e4 | 29 | #include <linux/pci.h> |
990a7ac5 | 30 | #include <linux/pci-acpi.h> |
eca67315 | 31 | #include <linux/pci-aspm.h> |
864b94ad | 32 | #include <linux/dmar.h> |
1da177e4 | 33 | #include <linux/acpi.h> |
5a0e3ad6 | 34 | #include <linux/slab.h> |
7bc5a2ba | 35 | #include <linux/dmi.h> |
630b3aff | 36 | #include <linux/platform_data/x86/apple.h> |
8b48463f | 37 | #include <acpi/apei.h> /* for acpi_hest_init() */ |
1da177e4 | 38 | |
ace8238b RW |
39 | #include "internal.h" |
40 | ||
1da177e4 | 41 | #define _COMPONENT ACPI_PCI_COMPONENT |
f52fd66d | 42 | ACPI_MODULE_NAME("pci_root"); |
1da177e4 | 43 | #define ACPI_PCI_ROOT_CLASS "pci_bridge" |
1da177e4 | 44 | #define ACPI_PCI_ROOT_DEVICE_NAME "PCI Root Bridge" |
00c43b96 RW |
45 | static int acpi_pci_root_add(struct acpi_device *device, |
46 | const struct acpi_device_id *not_used); | |
47 | static void acpi_pci_root_remove(struct acpi_device *device); | |
1da177e4 | 48 | |
3338db00 RW |
49 | static int acpi_pci_root_scan_dependent(struct acpi_device *adev) |
50 | { | |
1f7c164b | 51 | acpiphp_check_host_bridge(adev); |
3338db00 RW |
52 | return 0; |
53 | } | |
54 | ||
7dab9ef4 BH |
55 | #define ACPI_PCIE_REQ_SUPPORT (OSC_PCI_EXT_CONFIG_SUPPORT \ |
56 | | OSC_PCI_ASPM_SUPPORT \ | |
57 | | OSC_PCI_CLOCK_PM_SUPPORT \ | |
58 | | OSC_PCI_MSI_SUPPORT) | |
415e12b2 | 59 | |
c97adf9e | 60 | static const struct acpi_device_id root_device_ids[] = { |
1ba90e3a TR |
61 | {"PNP0A03", 0}, |
62 | {"", 0}, | |
63 | }; | |
1ba90e3a | 64 | |
00c43b96 | 65 | static struct acpi_scan_handler pci_root_handler = { |
1ba90e3a | 66 | .ids = root_device_ids, |
00c43b96 RW |
67 | .attach = acpi_pci_root_add, |
68 | .detach = acpi_pci_root_remove, | |
ca499fc8 | 69 | .hotplug = { |
3338db00 RW |
70 | .enabled = true, |
71 | .scan_dependent = acpi_pci_root_scan_dependent, | |
ca499fc8 | 72 | }, |
1da177e4 LT |
73 | }; |
74 | ||
63f10f0f | 75 | static DEFINE_MUTEX(osc_lock); |
1da177e4 | 76 | |
27558203 AC |
77 | /** |
78 | * acpi_is_root_bridge - determine whether an ACPI CA node is a PCI root bridge | |
79 | * @handle - the ACPI CA node in question. | |
80 | * | |
81 | * Note: we could make this API take a struct acpi_device * instead, but | |
82 | * for now, it's more convenient to operate on an acpi_handle. | |
83 | */ | |
84 | int acpi_is_root_bridge(acpi_handle handle) | |
85 | { | |
86 | int ret; | |
87 | struct acpi_device *device; | |
88 | ||
89 | ret = acpi_bus_get_device(handle, &device); | |
90 | if (ret) | |
91 | return 0; | |
92 | ||
93 | ret = acpi_match_device_ids(device, root_device_ids); | |
94 | if (ret) | |
95 | return 0; | |
96 | else | |
97 | return 1; | |
98 | } | |
99 | EXPORT_SYMBOL_GPL(acpi_is_root_bridge); | |
100 | ||
1da177e4 | 101 | static acpi_status |
4be44fcd | 102 | get_root_bridge_busnr_callback(struct acpi_resource *resource, void *data) |
1da177e4 | 103 | { |
6ad95513 | 104 | struct resource *res = data; |
1da177e4 | 105 | struct acpi_resource_address64 address; |
f6c1c8ff | 106 | acpi_status status; |
1da177e4 | 107 | |
f6c1c8ff BH |
108 | status = acpi_resource_to_address64(resource, &address); |
109 | if (ACPI_FAILURE(status)) | |
1da177e4 LT |
110 | return AE_OK; |
111 | ||
a45de93e | 112 | if ((address.address.address_length > 0) && |
6ad95513 | 113 | (address.resource_type == ACPI_BUS_NUMBER_RANGE)) { |
a45de93e LZ |
114 | res->start = address.address.minimum; |
115 | res->end = address.address.minimum + address.address.address_length - 1; | |
6ad95513 | 116 | } |
1da177e4 LT |
117 | |
118 | return AE_OK; | |
119 | } | |
120 | ||
f5eebbe1 | 121 | static acpi_status try_get_root_bridge_busnr(acpi_handle handle, |
6ad95513 | 122 | struct resource *res) |
1da177e4 LT |
123 | { |
124 | acpi_status status; | |
125 | ||
6ad95513 | 126 | res->start = -1; |
4be44fcd LB |
127 | status = |
128 | acpi_walk_resources(handle, METHOD_NAME__CRS, | |
6ad95513 | 129 | get_root_bridge_busnr_callback, res); |
1da177e4 LT |
130 | if (ACPI_FAILURE(status)) |
131 | return status; | |
6ad95513 | 132 | if (res->start == -1) |
1da177e4 LT |
133 | return AE_ERROR; |
134 | return AE_OK; | |
135 | } | |
136 | ||
955f14b4 BH |
137 | struct pci_osc_bit_struct { |
138 | u32 bit; | |
139 | char *desc; | |
140 | }; | |
141 | ||
142 | static struct pci_osc_bit_struct pci_osc_support_bit[] = { | |
143 | { OSC_PCI_EXT_CONFIG_SUPPORT, "ExtendedConfig" }, | |
144 | { OSC_PCI_ASPM_SUPPORT, "ASPM" }, | |
145 | { OSC_PCI_CLOCK_PM_SUPPORT, "ClockPM" }, | |
146 | { OSC_PCI_SEGMENT_GROUPS_SUPPORT, "Segments" }, | |
147 | { OSC_PCI_MSI_SUPPORT, "MSI" }, | |
148 | }; | |
149 | ||
150 | static struct pci_osc_bit_struct pci_osc_control_bit[] = { | |
151 | { OSC_PCI_EXPRESS_NATIVE_HP_CONTROL, "PCIeHotplug" }, | |
152 | { OSC_PCI_SHPC_NATIVE_HP_CONTROL, "SHPCHotplug" }, | |
153 | { OSC_PCI_EXPRESS_PME_CONTROL, "PME" }, | |
154 | { OSC_PCI_EXPRESS_AER_CONTROL, "AER" }, | |
155 | { OSC_PCI_EXPRESS_CAPABILITY_CONTROL, "PCIeCapability" }, | |
156 | }; | |
157 | ||
158 | static void decode_osc_bits(struct acpi_pci_root *root, char *msg, u32 word, | |
159 | struct pci_osc_bit_struct *table, int size) | |
160 | { | |
161 | char buf[80]; | |
162 | int i, len = 0; | |
163 | struct pci_osc_bit_struct *entry; | |
164 | ||
165 | buf[0] = '\0'; | |
166 | for (i = 0, entry = table; i < size; i++, entry++) | |
167 | if (word & entry->bit) | |
168 | len += snprintf(buf + len, sizeof(buf) - len, "%s%s", | |
169 | len ? " " : "", entry->desc); | |
170 | ||
171 | dev_info(&root->device->dev, "_OSC: %s [%s]\n", msg, buf); | |
172 | } | |
173 | ||
174 | static void decode_osc_support(struct acpi_pci_root *root, char *msg, u32 word) | |
175 | { | |
176 | decode_osc_bits(root, msg, word, pci_osc_support_bit, | |
177 | ARRAY_SIZE(pci_osc_support_bit)); | |
178 | } | |
179 | ||
180 | static void decode_osc_control(struct acpi_pci_root *root, char *msg, u32 word) | |
181 | { | |
182 | decode_osc_bits(root, msg, word, pci_osc_control_bit, | |
183 | ARRAY_SIZE(pci_osc_control_bit)); | |
184 | } | |
185 | ||
3a9622dc | 186 | static u8 pci_osc_uuid_str[] = "33DB4D5B-1FF7-401C-9657-7441C03DD766"; |
63f10f0f KK |
187 | |
188 | static acpi_status acpi_pci_run_osc(acpi_handle handle, | |
189 | const u32 *capbuf, u32 *retval) | |
190 | { | |
3a9622dc SL |
191 | struct acpi_osc_context context = { |
192 | .uuid_str = pci_osc_uuid_str, | |
193 | .rev = 1, | |
194 | .cap.length = 12, | |
195 | .cap.pointer = (void *)capbuf, | |
196 | }; | |
63f10f0f | 197 | acpi_status status; |
63f10f0f | 198 | |
3a9622dc SL |
199 | status = acpi_run_osc(handle, &context); |
200 | if (ACPI_SUCCESS(status)) { | |
201 | *retval = *((u32 *)(context.ret.pointer + 8)); | |
202 | kfree(context.ret.pointer); | |
63f10f0f | 203 | } |
63f10f0f KK |
204 | return status; |
205 | } | |
206 | ||
ab8e8957 RW |
207 | static acpi_status acpi_pci_query_osc(struct acpi_pci_root *root, |
208 | u32 support, | |
209 | u32 *control) | |
63f10f0f KK |
210 | { |
211 | acpi_status status; | |
ab8e8957 RW |
212 | u32 result, capbuf[3]; |
213 | ||
214 | support &= OSC_PCI_SUPPORT_MASKS; | |
215 | support |= root->osc_support_set; | |
63f10f0f | 216 | |
b938a229 BH |
217 | capbuf[OSC_QUERY_DWORD] = OSC_QUERY_ENABLE; |
218 | capbuf[OSC_SUPPORT_DWORD] = support; | |
ab8e8957 RW |
219 | if (control) { |
220 | *control &= OSC_PCI_CONTROL_MASKS; | |
b938a229 | 221 | capbuf[OSC_CONTROL_DWORD] = *control | root->osc_control_set; |
ab8e8957 | 222 | } else { |
545d6e18 | 223 | /* Run _OSC query only with existing controls. */ |
b938a229 | 224 | capbuf[OSC_CONTROL_DWORD] = root->osc_control_set; |
ab8e8957 | 225 | } |
63f10f0f KK |
226 | |
227 | status = acpi_pci_run_osc(root->device->handle, capbuf, &result); | |
228 | if (ACPI_SUCCESS(status)) { | |
ab8e8957 | 229 | root->osc_support_set = support; |
2b8fd918 | 230 | if (control) |
ab8e8957 | 231 | *control = result; |
63f10f0f KK |
232 | } |
233 | return status; | |
234 | } | |
235 | ||
236 | static acpi_status acpi_pci_osc_support(struct acpi_pci_root *root, u32 flags) | |
237 | { | |
238 | acpi_status status; | |
63f10f0f | 239 | |
63f10f0f | 240 | mutex_lock(&osc_lock); |
ab8e8957 | 241 | status = acpi_pci_query_osc(root, flags, NULL); |
63f10f0f KK |
242 | mutex_unlock(&osc_lock); |
243 | return status; | |
244 | } | |
245 | ||
76d56de5 | 246 | struct acpi_pci_root *acpi_pci_find_root(acpi_handle handle) |
63f10f0f KK |
247 | { |
248 | struct acpi_pci_root *root; | |
cd4faf9c | 249 | struct acpi_device *device; |
c1aec834 | 250 | |
cd4faf9c TI |
251 | if (acpi_bus_get_device(handle, &device) || |
252 | acpi_match_device_ids(device, root_device_ids)) | |
253 | return NULL; | |
254 | ||
255 | root = acpi_driver_data(device); | |
256 | ||
257 | return root; | |
63f10f0f | 258 | } |
76d56de5 | 259 | EXPORT_SYMBOL_GPL(acpi_pci_find_root); |
63f10f0f | 260 | |
2f7bbceb AC |
261 | struct acpi_handle_node { |
262 | struct list_head node; | |
263 | acpi_handle handle; | |
264 | }; | |
265 | ||
266 | /** | |
267 | * acpi_get_pci_dev - convert ACPI CA handle to struct pci_dev | |
268 | * @handle: the handle in question | |
269 | * | |
270 | * Given an ACPI CA handle, the desired PCI device is located in the | |
271 | * list of PCI devices. | |
272 | * | |
273 | * If the device is found, its reference count is increased and this | |
274 | * function returns a pointer to its data structure. The caller must | |
275 | * decrement the reference count by calling pci_dev_put(). | |
276 | * If no device is found, %NULL is returned. | |
277 | */ | |
278 | struct pci_dev *acpi_get_pci_dev(acpi_handle handle) | |
279 | { | |
280 | int dev, fn; | |
281 | unsigned long long adr; | |
282 | acpi_status status; | |
283 | acpi_handle phandle; | |
284 | struct pci_bus *pbus; | |
285 | struct pci_dev *pdev = NULL; | |
286 | struct acpi_handle_node *node, *tmp; | |
287 | struct acpi_pci_root *root; | |
288 | LIST_HEAD(device_list); | |
289 | ||
290 | /* | |
291 | * Walk up the ACPI CA namespace until we reach a PCI root bridge. | |
292 | */ | |
293 | phandle = handle; | |
294 | while (!acpi_is_root_bridge(phandle)) { | |
295 | node = kzalloc(sizeof(struct acpi_handle_node), GFP_KERNEL); | |
296 | if (!node) | |
297 | goto out; | |
298 | ||
299 | INIT_LIST_HEAD(&node->node); | |
300 | node->handle = phandle; | |
301 | list_add(&node->node, &device_list); | |
302 | ||
303 | status = acpi_get_parent(phandle, &phandle); | |
304 | if (ACPI_FAILURE(status)) | |
305 | goto out; | |
306 | } | |
307 | ||
308 | root = acpi_pci_find_root(phandle); | |
309 | if (!root) | |
310 | goto out; | |
311 | ||
312 | pbus = root->bus; | |
313 | ||
314 | /* | |
315 | * Now, walk back down the PCI device tree until we return to our | |
316 | * original handle. Assumes that everything between the PCI root | |
317 | * bridge and the device we're looking for must be a P2P bridge. | |
318 | */ | |
319 | list_for_each_entry(node, &device_list, node) { | |
320 | acpi_handle hnd = node->handle; | |
321 | status = acpi_evaluate_integer(hnd, "_ADR", NULL, &adr); | |
322 | if (ACPI_FAILURE(status)) | |
323 | goto out; | |
324 | dev = (adr >> 16) & 0xffff; | |
325 | fn = adr & 0xffff; | |
326 | ||
327 | pdev = pci_get_slot(pbus, PCI_DEVFN(dev, fn)); | |
412af978 | 328 | if (!pdev || hnd == handle) |
2f7bbceb AC |
329 | break; |
330 | ||
331 | pbus = pdev->subordinate; | |
332 | pci_dev_put(pdev); | |
497fb54f RW |
333 | |
334 | /* | |
335 | * This function may be called for a non-PCI device that has a | |
336 | * PCI parent (eg. a disk under a PCI SATA controller). In that | |
337 | * case pdev->subordinate will be NULL for the parent. | |
338 | */ | |
339 | if (!pbus) { | |
340 | dev_dbg(&pdev->dev, "Not a PCI-to-PCI bridge\n"); | |
341 | pdev = NULL; | |
342 | break; | |
343 | } | |
2f7bbceb AC |
344 | } |
345 | out: | |
346 | list_for_each_entry_safe(node, tmp, &device_list, node) | |
347 | kfree(node); | |
348 | ||
349 | return pdev; | |
350 | } | |
351 | EXPORT_SYMBOL_GPL(acpi_get_pci_dev); | |
352 | ||
63f10f0f | 353 | /** |
75fb60f2 RW |
354 | * acpi_pci_osc_control_set - Request control of PCI root _OSC features. |
355 | * @handle: ACPI handle of a PCI root bridge (or PCIe Root Complex). | |
356 | * @mask: Mask of _OSC bits to request control of, place to store control mask. | |
357 | * @req: Mask of _OSC bits the control of is essential to the caller. | |
63f10f0f | 358 | * |
75fb60f2 RW |
359 | * Run _OSC query for @mask and if that is successful, compare the returned |
360 | * mask of control bits with @req. If all of the @req bits are set in the | |
361 | * returned mask, run _OSC request for it. | |
362 | * | |
363 | * The variable at the @mask address may be modified regardless of whether or | |
364 | * not the function returns success. On success it will contain the mask of | |
365 | * _OSC bits the BIOS has granted control of, but its contents are meaningless | |
366 | * on failure. | |
63f10f0f | 367 | **/ |
75fb60f2 | 368 | acpi_status acpi_pci_osc_control_set(acpi_handle handle, u32 *mask, u32 req) |
63f10f0f | 369 | { |
75fb60f2 | 370 | struct acpi_pci_root *root; |
4ffe6e54 | 371 | acpi_status status = AE_OK; |
75fb60f2 | 372 | u32 ctrl, capbuf[3]; |
63f10f0f | 373 | |
75fb60f2 RW |
374 | if (!mask) |
375 | return AE_BAD_PARAMETER; | |
376 | ||
377 | ctrl = *mask & OSC_PCI_CONTROL_MASKS; | |
378 | if ((ctrl & req) != req) | |
63f10f0f KK |
379 | return AE_TYPE; |
380 | ||
381 | root = acpi_pci_find_root(handle); | |
382 | if (!root) | |
383 | return AE_NOT_EXIST; | |
384 | ||
385 | mutex_lock(&osc_lock); | |
75fb60f2 RW |
386 | |
387 | *mask = ctrl | root->osc_control_set; | |
63f10f0f | 388 | /* No need to evaluate _OSC if the control was already granted. */ |
75fb60f2 | 389 | if ((root->osc_control_set & ctrl) == ctrl) |
63f10f0f KK |
390 | goto out; |
391 | ||
75fb60f2 RW |
392 | /* Need to check the available controls bits before requesting them. */ |
393 | while (*mask) { | |
394 | status = acpi_pci_query_osc(root, root->osc_support_set, mask); | |
395 | if (ACPI_FAILURE(status)) | |
396 | goto out; | |
397 | if (ctrl == *mask) | |
398 | break; | |
955f14b4 BH |
399 | decode_osc_control(root, "platform does not support", |
400 | ctrl & ~(*mask)); | |
75fb60f2 RW |
401 | ctrl = *mask; |
402 | } | |
2b8fd918 | 403 | |
75fb60f2 | 404 | if ((ctrl & req) != req) { |
955f14b4 BH |
405 | decode_osc_control(root, "not requesting control; platform does not support", |
406 | req & ~(ctrl)); | |
63f10f0f KK |
407 | status = AE_SUPPORT; |
408 | goto out; | |
409 | } | |
410 | ||
b938a229 BH |
411 | capbuf[OSC_QUERY_DWORD] = 0; |
412 | capbuf[OSC_SUPPORT_DWORD] = root->osc_support_set; | |
413 | capbuf[OSC_CONTROL_DWORD] = ctrl; | |
75fb60f2 | 414 | status = acpi_pci_run_osc(handle, capbuf, mask); |
63f10f0f | 415 | if (ACPI_SUCCESS(status)) |
75fb60f2 | 416 | root->osc_control_set = *mask; |
63f10f0f KK |
417 | out: |
418 | mutex_unlock(&osc_lock); | |
419 | return status; | |
420 | } | |
9f5404d8 | 421 | EXPORT_SYMBOL(acpi_pci_osc_control_set); |
63f10f0f | 422 | |
387d3757 | 423 | static void negotiate_os_control(struct acpi_pci_root *root, int *no_aspm) |
1da177e4 | 424 | { |
955f14b4 | 425 | u32 support, control, requested; |
3e43abb0 BH |
426 | acpi_status status; |
427 | struct acpi_device *device = root->device; | |
bfe2414a | 428 | acpi_handle handle = device->handle; |
1da177e4 | 429 | |
7bc5a2ba MG |
430 | /* |
431 | * Apple always return failure on _OSC calls when _OSI("Darwin") has | |
432 | * been called successfully. We know the feature set supported by the | |
433 | * platform, so avoid calling _OSC at all | |
434 | */ | |
630b3aff | 435 | if (x86_apple_machine) { |
7bc5a2ba MG |
436 | root->osc_control_set = ~OSC_PCI_EXPRESS_PME_CONTROL; |
437 | decode_osc_control(root, "OS assumes control of", | |
438 | root->osc_control_set); | |
439 | return; | |
440 | } | |
441 | ||
2786f6e3 | 442 | /* |
990a7ac5 AP |
443 | * All supported architectures that use ACPI have support for |
444 | * PCI domains, so we indicate this in _OSC support capabilities. | |
2786f6e3 | 445 | */ |
65afe916 | 446 | support = OSC_PCI_SEGMENT_GROUPS_SUPPORT; |
8c33f51d | 447 | if (pci_ext_cfg_avail()) |
b8eb67fc | 448 | support |= OSC_PCI_EXT_CONFIG_SUPPORT; |
1b2a7be6 | 449 | if (pcie_aspm_support_enabled()) |
b8eb67fc | 450 | support |= OSC_PCI_ASPM_SUPPORT | OSC_PCI_CLOCK_PM_SUPPORT; |
07ae95f9 | 451 | if (pci_msi_enabled()) |
b8eb67fc | 452 | support |= OSC_PCI_MSI_SUPPORT; |
955f14b4 BH |
453 | |
454 | decode_osc_support(root, "OS supports", support); | |
1b2a7be6 BH |
455 | status = acpi_pci_osc_support(root, support); |
456 | if (ACPI_FAILURE(status)) { | |
65afe916 BH |
457 | dev_info(&device->dev, "_OSC failed (%s); disabling ASPM\n", |
458 | acpi_format_exception(status)); | |
1b2a7be6 | 459 | *no_aspm = 1; |
65afe916 | 460 | return; |
2d9c8677 | 461 | } |
b8178f13 | 462 | |
43613a1f BH |
463 | if (pcie_ports_disabled) { |
464 | dev_info(&device->dev, "PCIe port services disabled; not requesting _OSC control\n"); | |
465 | return; | |
466 | } | |
467 | ||
de189662 | 468 | if ((support & ACPI_PCIE_REQ_SUPPORT) != ACPI_PCIE_REQ_SUPPORT) { |
955f14b4 BH |
469 | decode_osc_support(root, "not requesting OS control; OS requires", |
470 | ACPI_PCIE_REQ_SUPPORT); | |
de189662 BH |
471 | return; |
472 | } | |
473 | ||
474 | control = OSC_PCI_EXPRESS_CAPABILITY_CONTROL | |
de189662 BH |
475 | | OSC_PCI_EXPRESS_PME_CONTROL; |
476 | ||
988d9417 MW |
477 | if (IS_ENABLED(CONFIG_HOTPLUG_PCI_PCIE)) |
478 | control |= OSC_PCI_EXPRESS_NATIVE_HP_CONTROL; | |
479 | ||
de189662 BH |
480 | if (pci_aer_available()) { |
481 | if (aer_acpi_firmware_first()) | |
955f14b4 BH |
482 | dev_info(&device->dev, |
483 | "PCIe AER handled by firmware\n"); | |
de189662 BH |
484 | else |
485 | control |= OSC_PCI_EXPRESS_AER_CONTROL; | |
486 | } | |
415e12b2 | 487 | |
955f14b4 | 488 | requested = control; |
de189662 BH |
489 | status = acpi_pci_osc_control_set(handle, &control, |
490 | OSC_PCI_EXPRESS_CAPABILITY_CONTROL); | |
491 | if (ACPI_SUCCESS(status)) { | |
955f14b4 | 492 | decode_osc_control(root, "OS now controls", control); |
de189662 | 493 | if (acpi_gbl_FADT.boot_flags & ACPI_FADT_NO_ASPM) { |
3dc48af3 | 494 | /* |
387d3757 MG |
495 | * We have ASPM control, but the FADT indicates that |
496 | * it's unsupported. Leave existing configuration | |
497 | * intact and prevent the OS from touching it. | |
3dc48af3 | 498 | */ |
387d3757 MG |
499 | dev_info(&device->dev, "FADT indicates ASPM is unsupported, using BIOS configuration\n"); |
500 | *no_aspm = 1; | |
eca67315 | 501 | } |
a246670d | 502 | } else { |
955f14b4 BH |
503 | decode_osc_control(root, "OS requested", requested); |
504 | decode_osc_control(root, "platform willing to grant", control); | |
505 | dev_info(&device->dev, "_OSC failed (%s); disabling ASPM\n", | |
506 | acpi_format_exception(status)); | |
507 | ||
de189662 BH |
508 | /* |
509 | * We want to disable ASPM here, but aspm_disabled | |
510 | * needs to remain in its state from boot so that we | |
511 | * properly handle PCIe 1.1 devices. So we set this | |
512 | * flag here, to defer the action until after the ACPI | |
513 | * root scan. | |
514 | */ | |
515 | *no_aspm = 1; | |
415e12b2 | 516 | } |
3e43abb0 BH |
517 | } |
518 | ||
00c43b96 RW |
519 | static int acpi_pci_root_add(struct acpi_device *device, |
520 | const struct acpi_device_id *not_used) | |
1da177e4 | 521 | { |
f5eebbe1 BH |
522 | unsigned long long segment, bus; |
523 | acpi_status status; | |
524 | int result; | |
525 | struct acpi_pci_root *root; | |
bfe2414a | 526 | acpi_handle handle = device->handle; |
387d3757 | 527 | int no_aspm = 0; |
9762b33d | 528 | bool hotadd = system_state == SYSTEM_RUNNING; |
1da177e4 | 529 | |
6ad95513 BH |
530 | root = kzalloc(sizeof(struct acpi_pci_root), GFP_KERNEL); |
531 | if (!root) | |
532 | return -ENOMEM; | |
533 | ||
f5eebbe1 | 534 | segment = 0; |
bfe2414a | 535 | status = acpi_evaluate_integer(handle, METHOD_NAME__SEG, NULL, |
f5eebbe1 BH |
536 | &segment); |
537 | if (ACPI_FAILURE(status) && status != AE_NOT_FOUND) { | |
6dc7d22c | 538 | dev_err(&device->dev, "can't evaluate _SEG\n"); |
6ad95513 BH |
539 | result = -ENODEV; |
540 | goto end; | |
f5eebbe1 | 541 | } |
1da177e4 | 542 | |
f5eebbe1 | 543 | /* Check _CRS first, then _BBN. If no _BBN, default to zero. */ |
6ad95513 | 544 | root->secondary.flags = IORESOURCE_BUS; |
bfe2414a | 545 | status = try_get_root_bridge_busnr(handle, &root->secondary); |
f5eebbe1 | 546 | if (ACPI_FAILURE(status)) { |
6ad95513 BH |
547 | /* |
548 | * We need both the start and end of the downstream bus range | |
549 | * to interpret _CBA (MMCONFIG base address), so it really is | |
550 | * supposed to be in _CRS. If we don't find it there, all we | |
551 | * can do is assume [_BBN-0xFF] or [0-0xFF]. | |
552 | */ | |
553 | root->secondary.end = 0xFF; | |
6dc7d22c JL |
554 | dev_warn(&device->dev, |
555 | FW_BUG "no secondary bus range in _CRS\n"); | |
bfe2414a | 556 | status = acpi_evaluate_integer(handle, METHOD_NAME__BBN, |
e545b55a | 557 | NULL, &bus); |
6ad95513 BH |
558 | if (ACPI_SUCCESS(status)) |
559 | root->secondary.start = bus; | |
560 | else if (status == AE_NOT_FOUND) | |
561 | root->secondary.start = 0; | |
562 | else { | |
6dc7d22c | 563 | dev_err(&device->dev, "can't evaluate _BBN\n"); |
6ad95513 BH |
564 | result = -ENODEV; |
565 | goto end; | |
f5eebbe1 BH |
566 | } |
567 | } | |
1da177e4 | 568 | |
32917e5b | 569 | root->device = device; |
0705495d | 570 | root->segment = segment & 0xFFFF; |
1da177e4 LT |
571 | strcpy(acpi_device_name(device), ACPI_PCI_ROOT_DEVICE_NAME); |
572 | strcpy(acpi_device_class(device), ACPI_PCI_ROOT_CLASS); | |
db89b4f0 | 573 | device->driver_data = root; |
1da177e4 | 574 | |
864b94ad JL |
575 | if (hotadd && dmar_device_add(handle)) { |
576 | result = -ENXIO; | |
577 | goto end; | |
578 | } | |
579 | ||
6dc7d22c | 580 | pr_info(PREFIX "%s [%s] (domain %04x %pR)\n", |
4be44fcd | 581 | acpi_device_name(device), acpi_device_bid(device), |
6ad95513 | 582 | root->segment, &root->secondary); |
1da177e4 | 583 | |
bfe2414a | 584 | root->mcfg_addr = acpi_pci_root_get_mcfg_addr(handle); |
1da177e4 | 585 | |
387d3757 | 586 | negotiate_os_control(root, &no_aspm); |
415e12b2 | 587 | |
3dc48af3 NH |
588 | /* |
589 | * TBD: Need PCI interface for enumeration/configuration of roots. | |
590 | */ | |
591 | ||
592 | /* | |
593 | * Scan the Root Bridge | |
594 | * -------------------- | |
595 | * Must do this prior to any attempt to bind the root device, as the | |
596 | * PCI namespace does not get created until this call is made (and | |
597 | * thus the root bridge's pci_dev does not exist). | |
598 | */ | |
599 | root->bus = pci_acpi_scan_root(root); | |
600 | if (!root->bus) { | |
601 | dev_err(&device->dev, | |
602 | "Bus %04x:%02x not present in PCI namespace\n", | |
603 | root->segment, (unsigned int)root->secondary.start); | |
f516bde5 | 604 | device->driver_data = NULL; |
3dc48af3 | 605 | result = -ENODEV; |
864b94ad | 606 | goto remove_dmar; |
3dc48af3 NH |
607 | } |
608 | ||
3dc48af3 NH |
609 | if (no_aspm) |
610 | pcie_no_aspm(); | |
611 | ||
c072530f | 612 | pci_acpi_add_bus_pm_notifier(device); |
de3ef1eb | 613 | device_set_wakeup_capable(root->bus->bridge, device->wakeup.flags.valid); |
b67ea761 | 614 | |
864b94ad | 615 | if (hotadd) { |
3c449ed0 | 616 | pcibios_resource_survey_bus(root->bus); |
39772038 | 617 | pci_assign_unassigned_root_bus_resources(root->bus); |
584c5c42 RW |
618 | /* |
619 | * This is only called for the hotadd case. For the boot-time | |
620 | * case, we need to wait until after PCI initialization in | |
621 | * order to deal with IOAPICs mapped in on a PCI BAR. | |
622 | * | |
623 | * This is currently x86-specific, because acpi_ioapic_add() | |
624 | * is an empty function without CONFIG_ACPI_HOTPLUG_IOAPIC. | |
625 | * And CONFIG_ACPI_HOTPLUG_IOAPIC depends on CONFIG_X86_IO_APIC | |
626 | * (see drivers/acpi/Kconfig). | |
627 | */ | |
fe7bd58f | 628 | acpi_ioapic_add(root->device->handle); |
516ca223 | 629 | } |
62a08c5a | 630 | |
7a3bb55e | 631 | pci_lock_rescan_remove(); |
caf420c6 | 632 | pci_bus_add_devices(root->bus); |
7a3bb55e | 633 | pci_unlock_rescan_remove(); |
00c43b96 | 634 | return 1; |
47525cda | 635 | |
864b94ad JL |
636 | remove_dmar: |
637 | if (hotadd) | |
638 | dmar_device_remove(handle); | |
47525cda RW |
639 | end: |
640 | kfree(root); | |
641 | return result; | |
c431ada4 | 642 | } |
1da177e4 | 643 | |
00c43b96 | 644 | static void acpi_pci_root_remove(struct acpi_device *device) |
1da177e4 | 645 | { |
caf420c6 | 646 | struct acpi_pci_root *root = acpi_driver_data(device); |
c8e9afb1 | 647 | |
7a3bb55e RW |
648 | pci_lock_rescan_remove(); |
649 | ||
9738a1fd YL |
650 | pci_stop_root_bus(root->bus); |
651 | ||
f2ae5da7 | 652 | pci_ioapic_remove(root); |
de3ef1eb | 653 | device_set_wakeup_capable(root->bus->bridge, false); |
b67ea761 RW |
654 | pci_acpi_remove_bus_pm_notifier(device); |
655 | ||
9738a1fd | 656 | pci_remove_root_bus(root->bus); |
f2ae5da7 | 657 | WARN_ON(acpi_ioapic_remove(root)); |
9738a1fd | 658 | |
864b94ad JL |
659 | dmar_device_remove(device->handle); |
660 | ||
7a3bb55e RW |
661 | pci_unlock_rescan_remove(); |
662 | ||
1da177e4 | 663 | kfree(root); |
1da177e4 LT |
664 | } |
665 | ||
2c204383 JL |
666 | /* |
667 | * Following code to support acpi_pci_root_create() is copied from | |
668 | * arch/x86/pci/acpi.c and modified so it could be reused by x86, IA64 | |
669 | * and ARM64. | |
670 | */ | |
671 | static void acpi_pci_root_validate_resources(struct device *dev, | |
672 | struct list_head *resources, | |
673 | unsigned long type) | |
674 | { | |
675 | LIST_HEAD(list); | |
676 | struct resource *res1, *res2, *root = NULL; | |
677 | struct resource_entry *tmp, *entry, *entry2; | |
678 | ||
679 | BUG_ON((type & (IORESOURCE_MEM | IORESOURCE_IO)) == 0); | |
680 | root = (type & IORESOURCE_MEM) ? &iomem_resource : &ioport_resource; | |
681 | ||
682 | list_splice_init(resources, &list); | |
683 | resource_list_for_each_entry_safe(entry, tmp, &list) { | |
684 | bool free = false; | |
685 | resource_size_t end; | |
686 | ||
687 | res1 = entry->res; | |
688 | if (!(res1->flags & type)) | |
689 | goto next; | |
690 | ||
691 | /* Exclude non-addressable range or non-addressable portion */ | |
692 | end = min(res1->end, root->end); | |
693 | if (end <= res1->start) { | |
694 | dev_info(dev, "host bridge window %pR (ignored, not CPU addressable)\n", | |
695 | res1); | |
696 | free = true; | |
697 | goto next; | |
698 | } else if (res1->end != end) { | |
699 | dev_info(dev, "host bridge window %pR ([%#llx-%#llx] ignored, not CPU addressable)\n", | |
700 | res1, (unsigned long long)end + 1, | |
701 | (unsigned long long)res1->end); | |
702 | res1->end = end; | |
703 | } | |
704 | ||
705 | resource_list_for_each_entry(entry2, resources) { | |
706 | res2 = entry2->res; | |
707 | if (!(res2->flags & type)) | |
708 | continue; | |
709 | ||
710 | /* | |
711 | * I don't like throwing away windows because then | |
712 | * our resources no longer match the ACPI _CRS, but | |
713 | * the kernel resource tree doesn't allow overlaps. | |
714 | */ | |
715 | if (resource_overlaps(res1, res2)) { | |
716 | res2->start = min(res1->start, res2->start); | |
717 | res2->end = max(res1->end, res2->end); | |
718 | dev_info(dev, "host bridge window expanded to %pR; %pR ignored\n", | |
719 | res2, res1); | |
720 | free = true; | |
721 | goto next; | |
722 | } | |
723 | } | |
724 | ||
725 | next: | |
726 | resource_list_del(entry); | |
727 | if (free) | |
728 | resource_list_free_entry(entry); | |
729 | else | |
730 | resource_list_add_tail(entry, resources); | |
731 | } | |
732 | } | |
733 | ||
36e6f3d4 GP |
734 | static void acpi_pci_root_remap_iospace(struct fwnode_handle *fwnode, |
735 | struct resource_entry *entry) | |
0a70abb3 J |
736 | { |
737 | #ifdef PCI_IOBASE | |
738 | struct resource *res = entry->res; | |
739 | resource_size_t cpu_addr = res->start; | |
740 | resource_size_t pci_addr = cpu_addr - entry->offset; | |
741 | resource_size_t length = resource_size(res); | |
742 | unsigned long port; | |
743 | ||
36e6f3d4 | 744 | if (pci_register_io_range(fwnode, cpu_addr, length)) |
0a70abb3 J |
745 | goto err; |
746 | ||
747 | port = pci_address_to_pio(cpu_addr); | |
748 | if (port == (unsigned long)-1) | |
749 | goto err; | |
750 | ||
751 | res->start = port; | |
752 | res->end = port + length - 1; | |
753 | entry->offset = port - pci_addr; | |
754 | ||
755 | if (pci_remap_iospace(res, cpu_addr) < 0) | |
756 | goto err; | |
757 | ||
758 | pr_info("Remapped I/O %pa to %pR\n", &cpu_addr, res); | |
759 | return; | |
760 | err: | |
761 | res->flags |= IORESOURCE_DISABLED; | |
762 | #endif | |
763 | } | |
764 | ||
2c204383 JL |
765 | int acpi_pci_probe_root_resources(struct acpi_pci_root_info *info) |
766 | { | |
767 | int ret; | |
768 | struct list_head *list = &info->resources; | |
769 | struct acpi_device *device = info->bridge; | |
770 | struct resource_entry *entry, *tmp; | |
771 | unsigned long flags; | |
772 | ||
773 | flags = IORESOURCE_IO | IORESOURCE_MEM | IORESOURCE_MEM_8AND16BIT; | |
774 | ret = acpi_dev_get_resources(device, list, | |
775 | acpi_dev_filter_resource_type_cb, | |
776 | (void *)flags); | |
777 | if (ret < 0) | |
778 | dev_warn(&device->dev, | |
779 | "failed to parse _CRS method, error code %d\n", ret); | |
780 | else if (ret == 0) | |
781 | dev_dbg(&device->dev, | |
782 | "no IO and memory resources present in _CRS\n"); | |
783 | else { | |
784 | resource_list_for_each_entry_safe(entry, tmp, list) { | |
0a70abb3 | 785 | if (entry->res->flags & IORESOURCE_IO) |
36e6f3d4 GP |
786 | acpi_pci_root_remap_iospace(&device->fwnode, |
787 | entry); | |
0a70abb3 | 788 | |
2c204383 JL |
789 | if (entry->res->flags & IORESOURCE_DISABLED) |
790 | resource_list_destroy_entry(entry); | |
791 | else | |
792 | entry->res->name = info->name; | |
793 | } | |
794 | acpi_pci_root_validate_resources(&device->dev, list, | |
795 | IORESOURCE_MEM); | |
796 | acpi_pci_root_validate_resources(&device->dev, list, | |
797 | IORESOURCE_IO); | |
798 | } | |
799 | ||
800 | return ret; | |
801 | } | |
802 | ||
803 | static void pci_acpi_root_add_resources(struct acpi_pci_root_info *info) | |
804 | { | |
805 | struct resource_entry *entry, *tmp; | |
806 | struct resource *res, *conflict, *root = NULL; | |
807 | ||
808 | resource_list_for_each_entry_safe(entry, tmp, &info->resources) { | |
809 | res = entry->res; | |
810 | if (res->flags & IORESOURCE_MEM) | |
811 | root = &iomem_resource; | |
812 | else if (res->flags & IORESOURCE_IO) | |
813 | root = &ioport_resource; | |
814 | else | |
815 | continue; | |
816 | ||
727ae8be LJ |
817 | /* |
818 | * Some legacy x86 host bridge drivers use iomem_resource and | |
819 | * ioport_resource as default resource pool, skip it. | |
820 | */ | |
821 | if (res == root) | |
822 | continue; | |
823 | ||
2c204383 JL |
824 | conflict = insert_resource_conflict(root, res); |
825 | if (conflict) { | |
826 | dev_info(&info->bridge->dev, | |
827 | "ignoring host bridge window %pR (conflicts with %s %pR)\n", | |
828 | res, conflict->name, conflict); | |
829 | resource_list_destroy_entry(entry); | |
830 | } | |
831 | } | |
832 | } | |
833 | ||
834 | static void __acpi_pci_root_release_info(struct acpi_pci_root_info *info) | |
835 | { | |
836 | struct resource *res; | |
837 | struct resource_entry *entry, *tmp; | |
838 | ||
839 | if (!info) | |
840 | return; | |
841 | ||
842 | resource_list_for_each_entry_safe(entry, tmp, &info->resources) { | |
843 | res = entry->res; | |
844 | if (res->parent && | |
845 | (res->flags & (IORESOURCE_MEM | IORESOURCE_IO))) | |
846 | release_resource(res); | |
847 | resource_list_destroy_entry(entry); | |
848 | } | |
849 | ||
850 | info->ops->release_info(info); | |
851 | } | |
852 | ||
853 | static void acpi_pci_root_release_info(struct pci_host_bridge *bridge) | |
854 | { | |
855 | struct resource *res; | |
856 | struct resource_entry *entry; | |
857 | ||
858 | resource_list_for_each_entry(entry, &bridge->windows) { | |
859 | res = entry->res; | |
0a70abb3 J |
860 | if (res->flags & IORESOURCE_IO) |
861 | pci_unmap_iospace(res); | |
2c204383 JL |
862 | if (res->parent && |
863 | (res->flags & (IORESOURCE_MEM | IORESOURCE_IO))) | |
864 | release_resource(res); | |
865 | } | |
866 | __acpi_pci_root_release_info(bridge->release_data); | |
867 | } | |
868 | ||
869 | struct pci_bus *acpi_pci_root_create(struct acpi_pci_root *root, | |
870 | struct acpi_pci_root_ops *ops, | |
871 | struct acpi_pci_root_info *info, | |
872 | void *sysdata) | |
873 | { | |
874 | int ret, busnum = root->secondary.start; | |
875 | struct acpi_device *device = root->device; | |
876 | int node = acpi_get_node(device->handle); | |
877 | struct pci_bus *bus; | |
878 | ||
879 | info->root = root; | |
880 | info->bridge = device; | |
881 | info->ops = ops; | |
882 | INIT_LIST_HEAD(&info->resources); | |
883 | snprintf(info->name, sizeof(info->name), "PCI Bus %04x:%02x", | |
884 | root->segment, busnum); | |
885 | ||
886 | if (ops->init_info && ops->init_info(info)) | |
887 | goto out_release_info; | |
888 | if (ops->prepare_resources) | |
889 | ret = ops->prepare_resources(info); | |
890 | else | |
891 | ret = acpi_pci_probe_root_resources(info); | |
892 | if (ret < 0) | |
893 | goto out_release_info; | |
894 | ||
895 | pci_acpi_root_add_resources(info); | |
896 | pci_add_resource(&info->resources, &root->secondary); | |
897 | bus = pci_create_root_bus(NULL, busnum, ops->pci_ops, | |
898 | sysdata, &info->resources); | |
899 | if (!bus) | |
900 | goto out_release_info; | |
901 | ||
902 | pci_scan_child_bus(bus); | |
903 | pci_set_host_bridge_release(to_pci_host_bridge(bus->bridge), | |
904 | acpi_pci_root_release_info, info); | |
905 | if (node != NUMA_NO_NODE) | |
906 | dev_printk(KERN_DEBUG, &bus->dev, "on NUMA node %d\n", node); | |
907 | return bus; | |
908 | ||
909 | out_release_info: | |
910 | __acpi_pci_root_release_info(info); | |
911 | return NULL; | |
912 | } | |
913 | ||
00c43b96 | 914 | void __init acpi_pci_root_init(void) |
1da177e4 | 915 | { |
d3072e6a | 916 | acpi_hest_init(); |
3338db00 | 917 | if (acpi_pci_disabled) |
668192b6 | 918 | return; |
668192b6 | 919 | |
3338db00 RW |
920 | pci_acpi_crs_quirks(); |
921 | acpi_scan_add_handler_with_hotplug(&pci_root_handler, "pci_root"); | |
668192b6 | 922 | } |