]>
Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* |
2 | * processor_idle - idle state submodule to the ACPI processor driver | |
3 | * | |
4 | * Copyright (C) 2001, 2002 Andy Grover <andrew.grover@intel.com> | |
5 | * Copyright (C) 2001, 2002 Paul Diefenbaugh <paul.s.diefenbaugh@intel.com> | |
c5ab81ca | 6 | * Copyright (C) 2004, 2005 Dominik Brodowski <linux@brodo.de> |
1da177e4 LT |
7 | * Copyright (C) 2004 Anil S Keshavamurthy <anil.s.keshavamurthy@intel.com> |
8 | * - Added processor hotplug support | |
02df8b93 VP |
9 | * Copyright (C) 2005 Venkatesh Pallipadi <venkatesh.pallipadi@intel.com> |
10 | * - Added support for C3 on SMP | |
1da177e4 LT |
11 | * |
12 | * ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ | |
13 | * | |
14 | * This program is free software; you can redistribute it and/or modify | |
15 | * it under the terms of the GNU General Public License as published by | |
16 | * the Free Software Foundation; either version 2 of the License, or (at | |
17 | * your option) any later version. | |
18 | * | |
19 | * This program is distributed in the hope that it will be useful, but | |
20 | * WITHOUT ANY WARRANTY; without even the implied warranty of | |
21 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU | |
22 | * General Public License for more details. | |
23 | * | |
24 | * You should have received a copy of the GNU General Public License along | |
25 | * with this program; if not, write to the Free Software Foundation, Inc., | |
26 | * 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA. | |
27 | * | |
28 | * ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ | |
29 | */ | |
30 | ||
31 | #include <linux/kernel.h> | |
32 | #include <linux/module.h> | |
33 | #include <linux/init.h> | |
34 | #include <linux/cpufreq.h> | |
35 | #include <linux/proc_fs.h> | |
36 | #include <linux/seq_file.h> | |
37 | #include <linux/acpi.h> | |
38 | #include <linux/dmi.h> | |
39 | #include <linux/moduleparam.h> | |
4e57b681 | 40 | #include <linux/sched.h> /* need_resched() */ |
f011e2e2 | 41 | #include <linux/pm_qos_params.h> |
e9e2cdb4 | 42 | #include <linux/clockchips.h> |
4f86d3a8 | 43 | #include <linux/cpuidle.h> |
ba84be23 | 44 | #include <linux/irqflags.h> |
1da177e4 | 45 | |
3434933b TG |
46 | /* |
47 | * Include the apic definitions for x86 to have the APIC timer related defines | |
48 | * available also for UP (on SMP it gets magically included via linux/smp.h). | |
49 | * asm/acpi.h is not an option, as it would require more include magic. Also | |
50 | * creating an empty asm-ia64/apic.h would just trade pest vs. cholera. | |
51 | */ | |
52 | #ifdef CONFIG_X86 | |
53 | #include <asm/apic.h> | |
54 | #endif | |
55 | ||
1da177e4 LT |
56 | #include <asm/io.h> |
57 | #include <asm/uaccess.h> | |
58 | ||
59 | #include <acpi/acpi_bus.h> | |
60 | #include <acpi/processor.h> | |
c1e3b377 | 61 | #include <asm/processor.h> |
1da177e4 | 62 | |
1da177e4 | 63 | #define ACPI_PROCESSOR_CLASS "processor" |
1da177e4 | 64 | #define _COMPONENT ACPI_PROCESSOR_COMPONENT |
f52fd66d | 65 | ACPI_MODULE_NAME("processor_idle"); |
1da177e4 | 66 | #define ACPI_PROCESSOR_FILE_POWER "power" |
2aa44d05 | 67 | #define PM_TIMER_TICK_NS (1000000000ULL/PM_TIMER_FREQUENCY) |
4f86d3a8 LB |
68 | #define C2_OVERHEAD 1 /* 1us */ |
69 | #define C3_OVERHEAD 1 /* 1us */ | |
4f86d3a8 | 70 | #define PM_TIMER_TICKS_TO_US(p) (((p) * 1000)/(PM_TIMER_FREQUENCY/1000)) |
1da177e4 | 71 | |
4f86d3a8 LB |
72 | static unsigned int max_cstate __read_mostly = ACPI_PROCESSOR_MAX_POWER; |
73 | module_param(max_cstate, uint, 0000); | |
b6835052 | 74 | static unsigned int nocst __read_mostly; |
1da177e4 LT |
75 | module_param(nocst, uint, 0000); |
76 | ||
25de5718 | 77 | static unsigned int latency_factor __read_mostly = 2; |
4963f620 | 78 | module_param(latency_factor, uint, 0644); |
1da177e4 | 79 | |
ff69f2bb AS |
80 | static s64 us_to_pm_timer_ticks(s64 t) |
81 | { | |
82 | return div64_u64(t * PM_TIMER_FREQUENCY, 1000000); | |
83 | } | |
1da177e4 LT |
84 | /* |
85 | * IBM ThinkPad R40e crashes mysteriously when going into C2 or C3. | |
86 | * For now disable this. Probably a bug somewhere else. | |
87 | * | |
88 | * To skip this limit, boot/load with a large max_cstate limit. | |
89 | */ | |
1855256c | 90 | static int set_max_cstate(const struct dmi_system_id *id) |
1da177e4 LT |
91 | { |
92 | if (max_cstate > ACPI_PROCESSOR_MAX_POWER) | |
93 | return 0; | |
94 | ||
3d35600a | 95 | printk(KERN_NOTICE PREFIX "%s detected - limiting to C%ld max_cstate." |
4be44fcd LB |
96 | " Override with \"processor.max_cstate=%d\"\n", id->ident, |
97 | (long)id->driver_data, ACPI_PROCESSOR_MAX_POWER + 1); | |
1da177e4 | 98 | |
3d35600a | 99 | max_cstate = (long)id->driver_data; |
1da177e4 LT |
100 | |
101 | return 0; | |
102 | } | |
103 | ||
7ded5689 AR |
104 | /* Actually this shouldn't be __cpuinitdata, would be better to fix the |
105 | callers to only run once -AK */ | |
106 | static struct dmi_system_id __cpuinitdata processor_power_dmi_table[] = { | |
876c184b TR |
107 | { set_max_cstate, "Clevo 5600D", { |
108 | DMI_MATCH(DMI_BIOS_VENDOR,"Phoenix Technologies LTD"), | |
109 | DMI_MATCH(DMI_BIOS_VERSION,"SHE845M0.86C.0013.D.0302131307")}, | |
4be44fcd | 110 | (void *)2}, |
1da177e4 LT |
111 | {}, |
112 | }; | |
113 | ||
4f86d3a8 | 114 | |
2e906655 | 115 | /* |
116 | * Callers should disable interrupts before the call and enable | |
117 | * interrupts after return. | |
118 | */ | |
ddc081a1 VP |
119 | static void acpi_safe_halt(void) |
120 | { | |
121 | current_thread_info()->status &= ~TS_POLLING; | |
122 | /* | |
123 | * TS_POLLING-cleared state must be visible before we | |
124 | * test NEED_RESCHED: | |
125 | */ | |
126 | smp_mb(); | |
71e93d15 | 127 | if (!need_resched()) { |
ddc081a1 | 128 | safe_halt(); |
71e93d15 VP |
129 | local_irq_disable(); |
130 | } | |
ddc081a1 VP |
131 | current_thread_info()->status |= TS_POLLING; |
132 | } | |
133 | ||
169a0abb TG |
134 | #ifdef ARCH_APICTIMER_STOPS_ON_C3 |
135 | ||
136 | /* | |
137 | * Some BIOS implementations switch to C3 in the published C2 state. | |
296d93cd LT |
138 | * This seems to be a common problem on AMD boxen, but other vendors |
139 | * are affected too. We pick the most conservative approach: we assume | |
140 | * that the local APIC stops in both C2 and C3. | |
169a0abb TG |
141 | */ |
142 | static void acpi_timer_check_state(int state, struct acpi_processor *pr, | |
143 | struct acpi_processor_cx *cx) | |
144 | { | |
145 | struct acpi_processor_power *pwr = &pr->power; | |
e585bef8 | 146 | u8 type = local_apic_timer_c2_ok ? ACPI_STATE_C3 : ACPI_STATE_C2; |
169a0abb | 147 | |
db954b58 VP |
148 | if (cpu_has(&cpu_data(pr->id), X86_FEATURE_ARAT)) |
149 | return; | |
150 | ||
169a0abb TG |
151 | /* |
152 | * Check, if one of the previous states already marked the lapic | |
153 | * unstable | |
154 | */ | |
155 | if (pwr->timer_broadcast_on_state < state) | |
156 | return; | |
157 | ||
e585bef8 | 158 | if (cx->type >= type) |
296d93cd | 159 | pr->power.timer_broadcast_on_state = state; |
169a0abb TG |
160 | } |
161 | ||
162 | static void acpi_propagate_timer_broadcast(struct acpi_processor *pr) | |
163 | { | |
e9e2cdb4 TG |
164 | unsigned long reason; |
165 | ||
166 | reason = pr->power.timer_broadcast_on_state < INT_MAX ? | |
167 | CLOCK_EVT_NOTIFY_BROADCAST_ON : CLOCK_EVT_NOTIFY_BROADCAST_OFF; | |
168 | ||
169 | clockevents_notify(reason, &pr->id); | |
e9e2cdb4 TG |
170 | } |
171 | ||
172 | /* Power(C) State timer broadcast control */ | |
173 | static void acpi_state_timer_broadcast(struct acpi_processor *pr, | |
174 | struct acpi_processor_cx *cx, | |
175 | int broadcast) | |
176 | { | |
e9e2cdb4 TG |
177 | int state = cx - pr->power.states; |
178 | ||
179 | if (state >= pr->power.timer_broadcast_on_state) { | |
180 | unsigned long reason; | |
181 | ||
182 | reason = broadcast ? CLOCK_EVT_NOTIFY_BROADCAST_ENTER : | |
183 | CLOCK_EVT_NOTIFY_BROADCAST_EXIT; | |
184 | clockevents_notify(reason, &pr->id); | |
185 | } | |
169a0abb TG |
186 | } |
187 | ||
188 | #else | |
189 | ||
190 | static void acpi_timer_check_state(int state, struct acpi_processor *pr, | |
191 | struct acpi_processor_cx *cstate) { } | |
192 | static void acpi_propagate_timer_broadcast(struct acpi_processor *pr) { } | |
e9e2cdb4 TG |
193 | static void acpi_state_timer_broadcast(struct acpi_processor *pr, |
194 | struct acpi_processor_cx *cx, | |
195 | int broadcast) | |
196 | { | |
197 | } | |
169a0abb TG |
198 | |
199 | #endif | |
200 | ||
b04e7bdb TG |
201 | /* |
202 | * Suspend / resume control | |
203 | */ | |
204 | static int acpi_idle_suspend; | |
205 | ||
206 | int acpi_processor_suspend(struct acpi_device * device, pm_message_t state) | |
207 | { | |
208 | acpi_idle_suspend = 1; | |
209 | return 0; | |
210 | } | |
211 | ||
212 | int acpi_processor_resume(struct acpi_device * device) | |
213 | { | |
214 | acpi_idle_suspend = 0; | |
215 | return 0; | |
216 | } | |
217 | ||
61331168 | 218 | #if defined (CONFIG_GENERIC_TIME) && defined (CONFIG_X86) |
ddb25f9a AK |
219 | static int tsc_halts_in_c(int state) |
220 | { | |
221 | switch (boot_cpu_data.x86_vendor) { | |
222 | case X86_VENDOR_AMD: | |
40fb1715 | 223 | case X86_VENDOR_INTEL: |
ddb25f9a AK |
224 | /* |
225 | * AMD Fam10h TSC will tick in all | |
226 | * C/P/S0/S1 states when this bit is set. | |
227 | */ | |
40fb1715 | 228 | if (boot_cpu_has(X86_FEATURE_NONSTOP_TSC)) |
ddb25f9a | 229 | return 0; |
40fb1715 | 230 | |
ddb25f9a | 231 | /*FALL THROUGH*/ |
ddb25f9a AK |
232 | default: |
233 | return state > ACPI_STATE_C1; | |
234 | } | |
235 | } | |
236 | #endif | |
237 | ||
4be44fcd | 238 | static int acpi_processor_get_power_info_fadt(struct acpi_processor *pr) |
1da177e4 | 239 | { |
1da177e4 LT |
240 | |
241 | if (!pr) | |
d550d98d | 242 | return -EINVAL; |
1da177e4 LT |
243 | |
244 | if (!pr->pblk) | |
d550d98d | 245 | return -ENODEV; |
1da177e4 | 246 | |
1da177e4 | 247 | /* if info is obtained from pblk/fadt, type equals state */ |
1da177e4 LT |
248 | pr->power.states[ACPI_STATE_C2].type = ACPI_STATE_C2; |
249 | pr->power.states[ACPI_STATE_C3].type = ACPI_STATE_C3; | |
250 | ||
4c033552 VP |
251 | #ifndef CONFIG_HOTPLUG_CPU |
252 | /* | |
253 | * Check for P_LVL2_UP flag before entering C2 and above on | |
4f86d3a8 | 254 | * an SMP system. |
4c033552 | 255 | */ |
ad71860a | 256 | if ((num_online_cpus() > 1) && |
cee324b1 | 257 | !(acpi_gbl_FADT.flags & ACPI_FADT_C2_MP_SUPPORTED)) |
d550d98d | 258 | return -ENODEV; |
4c033552 VP |
259 | #endif |
260 | ||
1da177e4 LT |
261 | /* determine C2 and C3 address from pblk */ |
262 | pr->power.states[ACPI_STATE_C2].address = pr->pblk + 4; | |
263 | pr->power.states[ACPI_STATE_C3].address = pr->pblk + 5; | |
264 | ||
265 | /* determine latencies from FADT */ | |
cee324b1 AS |
266 | pr->power.states[ACPI_STATE_C2].latency = acpi_gbl_FADT.C2latency; |
267 | pr->power.states[ACPI_STATE_C3].latency = acpi_gbl_FADT.C3latency; | |
1da177e4 LT |
268 | |
269 | ACPI_DEBUG_PRINT((ACPI_DB_INFO, | |
270 | "lvl2[0x%08x] lvl3[0x%08x]\n", | |
271 | pr->power.states[ACPI_STATE_C2].address, | |
272 | pr->power.states[ACPI_STATE_C3].address)); | |
273 | ||
d550d98d | 274 | return 0; |
1da177e4 LT |
275 | } |
276 | ||
991528d7 | 277 | static int acpi_processor_get_power_info_default(struct acpi_processor *pr) |
acf05f4b | 278 | { |
991528d7 VP |
279 | if (!pr->power.states[ACPI_STATE_C1].valid) { |
280 | /* set the first C-State to C1 */ | |
281 | /* all processors need to support C1 */ | |
282 | pr->power.states[ACPI_STATE_C1].type = ACPI_STATE_C1; | |
283 | pr->power.states[ACPI_STATE_C1].valid = 1; | |
0fda6b40 | 284 | pr->power.states[ACPI_STATE_C1].entry_method = ACPI_CSTATE_HALT; |
991528d7 VP |
285 | } |
286 | /* the C0 state only exists as a filler in our array */ | |
acf05f4b | 287 | pr->power.states[ACPI_STATE_C0].valid = 1; |
d550d98d | 288 | return 0; |
acf05f4b VP |
289 | } |
290 | ||
4be44fcd | 291 | static int acpi_processor_get_power_info_cst(struct acpi_processor *pr) |
1da177e4 | 292 | { |
4be44fcd LB |
293 | acpi_status status = 0; |
294 | acpi_integer count; | |
cf824788 | 295 | int current_count; |
4be44fcd LB |
296 | int i; |
297 | struct acpi_buffer buffer = { ACPI_ALLOCATE_BUFFER, NULL }; | |
298 | union acpi_object *cst; | |
1da177e4 | 299 | |
1da177e4 | 300 | |
1da177e4 | 301 | if (nocst) |
d550d98d | 302 | return -ENODEV; |
1da177e4 | 303 | |
991528d7 | 304 | current_count = 0; |
1da177e4 LT |
305 | |
306 | status = acpi_evaluate_object(pr->handle, "_CST", NULL, &buffer); | |
307 | if (ACPI_FAILURE(status)) { | |
308 | ACPI_DEBUG_PRINT((ACPI_DB_INFO, "No _CST, giving up\n")); | |
d550d98d | 309 | return -ENODEV; |
4be44fcd | 310 | } |
1da177e4 | 311 | |
50dd0969 | 312 | cst = buffer.pointer; |
1da177e4 LT |
313 | |
314 | /* There must be at least 2 elements */ | |
315 | if (!cst || (cst->type != ACPI_TYPE_PACKAGE) || cst->package.count < 2) { | |
6468463a | 316 | printk(KERN_ERR PREFIX "not enough elements in _CST\n"); |
1da177e4 LT |
317 | status = -EFAULT; |
318 | goto end; | |
319 | } | |
320 | ||
321 | count = cst->package.elements[0].integer.value; | |
322 | ||
323 | /* Validate number of power states. */ | |
324 | if (count < 1 || count != cst->package.count - 1) { | |
6468463a | 325 | printk(KERN_ERR PREFIX "count given by _CST is not valid\n"); |
1da177e4 LT |
326 | status = -EFAULT; |
327 | goto end; | |
328 | } | |
329 | ||
1da177e4 LT |
330 | /* Tell driver that at least _CST is supported. */ |
331 | pr->flags.has_cst = 1; | |
332 | ||
333 | for (i = 1; i <= count; i++) { | |
334 | union acpi_object *element; | |
335 | union acpi_object *obj; | |
336 | struct acpi_power_register *reg; | |
337 | struct acpi_processor_cx cx; | |
338 | ||
339 | memset(&cx, 0, sizeof(cx)); | |
340 | ||
50dd0969 | 341 | element = &(cst->package.elements[i]); |
1da177e4 LT |
342 | if (element->type != ACPI_TYPE_PACKAGE) |
343 | continue; | |
344 | ||
345 | if (element->package.count != 4) | |
346 | continue; | |
347 | ||
50dd0969 | 348 | obj = &(element->package.elements[0]); |
1da177e4 LT |
349 | |
350 | if (obj->type != ACPI_TYPE_BUFFER) | |
351 | continue; | |
352 | ||
4be44fcd | 353 | reg = (struct acpi_power_register *)obj->buffer.pointer; |
1da177e4 LT |
354 | |
355 | if (reg->space_id != ACPI_ADR_SPACE_SYSTEM_IO && | |
4be44fcd | 356 | (reg->space_id != ACPI_ADR_SPACE_FIXED_HARDWARE)) |
1da177e4 LT |
357 | continue; |
358 | ||
1da177e4 | 359 | /* There should be an easy way to extract an integer... */ |
50dd0969 | 360 | obj = &(element->package.elements[1]); |
1da177e4 LT |
361 | if (obj->type != ACPI_TYPE_INTEGER) |
362 | continue; | |
363 | ||
364 | cx.type = obj->integer.value; | |
991528d7 VP |
365 | /* |
366 | * Some buggy BIOSes won't list C1 in _CST - | |
367 | * Let acpi_processor_get_power_info_default() handle them later | |
368 | */ | |
369 | if (i == 1 && cx.type != ACPI_STATE_C1) | |
370 | current_count++; | |
371 | ||
372 | cx.address = reg->address; | |
373 | cx.index = current_count + 1; | |
374 | ||
bc71bec9 | 375 | cx.entry_method = ACPI_CSTATE_SYSTEMIO; |
991528d7 VP |
376 | if (reg->space_id == ACPI_ADR_SPACE_FIXED_HARDWARE) { |
377 | if (acpi_processor_ffh_cstate_probe | |
378 | (pr->id, &cx, reg) == 0) { | |
bc71bec9 | 379 | cx.entry_method = ACPI_CSTATE_FFH; |
380 | } else if (cx.type == ACPI_STATE_C1) { | |
991528d7 VP |
381 | /* |
382 | * C1 is a special case where FIXED_HARDWARE | |
383 | * can be handled in non-MWAIT way as well. | |
384 | * In that case, save this _CST entry info. | |
991528d7 VP |
385 | * Otherwise, ignore this info and continue. |
386 | */ | |
bc71bec9 | 387 | cx.entry_method = ACPI_CSTATE_HALT; |
4fcb2fcd | 388 | snprintf(cx.desc, ACPI_CX_DESC_LEN, "ACPI HLT"); |
bc71bec9 | 389 | } else { |
991528d7 VP |
390 | continue; |
391 | } | |
da5e09a1 ZY |
392 | if (cx.type == ACPI_STATE_C1 && |
393 | (idle_halt || idle_nomwait)) { | |
c1e3b377 ZY |
394 | /* |
395 | * In most cases the C1 space_id obtained from | |
396 | * _CST object is FIXED_HARDWARE access mode. | |
397 | * But when the option of idle=halt is added, | |
398 | * the entry_method type should be changed from | |
399 | * CSTATE_FFH to CSTATE_HALT. | |
da5e09a1 ZY |
400 | * When the option of idle=nomwait is added, |
401 | * the C1 entry_method type should be | |
402 | * CSTATE_HALT. | |
c1e3b377 ZY |
403 | */ |
404 | cx.entry_method = ACPI_CSTATE_HALT; | |
405 | snprintf(cx.desc, ACPI_CX_DESC_LEN, "ACPI HLT"); | |
406 | } | |
4fcb2fcd VP |
407 | } else { |
408 | snprintf(cx.desc, ACPI_CX_DESC_LEN, "ACPI IOPORT 0x%x", | |
409 | cx.address); | |
991528d7 | 410 | } |
1da177e4 | 411 | |
0fda6b40 VP |
412 | if (cx.type == ACPI_STATE_C1) { |
413 | cx.valid = 1; | |
414 | } | |
4fcb2fcd | 415 | |
50dd0969 | 416 | obj = &(element->package.elements[2]); |
1da177e4 LT |
417 | if (obj->type != ACPI_TYPE_INTEGER) |
418 | continue; | |
419 | ||
420 | cx.latency = obj->integer.value; | |
421 | ||
50dd0969 | 422 | obj = &(element->package.elements[3]); |
1da177e4 LT |
423 | if (obj->type != ACPI_TYPE_INTEGER) |
424 | continue; | |
425 | ||
426 | cx.power = obj->integer.value; | |
427 | ||
cf824788 JM |
428 | current_count++; |
429 | memcpy(&(pr->power.states[current_count]), &cx, sizeof(cx)); | |
430 | ||
431 | /* | |
432 | * We support total ACPI_PROCESSOR_MAX_POWER - 1 | |
433 | * (From 1 through ACPI_PROCESSOR_MAX_POWER - 1) | |
434 | */ | |
435 | if (current_count >= (ACPI_PROCESSOR_MAX_POWER - 1)) { | |
436 | printk(KERN_WARNING | |
437 | "Limiting number of power states to max (%d)\n", | |
438 | ACPI_PROCESSOR_MAX_POWER); | |
439 | printk(KERN_WARNING | |
440 | "Please increase ACPI_PROCESSOR_MAX_POWER if needed.\n"); | |
441 | break; | |
442 | } | |
1da177e4 LT |
443 | } |
444 | ||
4be44fcd | 445 | ACPI_DEBUG_PRINT((ACPI_DB_INFO, "Found %d power states\n", |
cf824788 | 446 | current_count)); |
1da177e4 LT |
447 | |
448 | /* Validate number of power states discovered */ | |
cf824788 | 449 | if (current_count < 2) |
6d93c648 | 450 | status = -EFAULT; |
1da177e4 | 451 | |
4be44fcd | 452 | end: |
02438d87 | 453 | kfree(buffer.pointer); |
1da177e4 | 454 | |
d550d98d | 455 | return status; |
1da177e4 LT |
456 | } |
457 | ||
1da177e4 LT |
458 | static void acpi_processor_power_verify_c2(struct acpi_processor_cx *cx) |
459 | { | |
1da177e4 LT |
460 | |
461 | if (!cx->address) | |
d550d98d | 462 | return; |
1da177e4 LT |
463 | |
464 | /* | |
465 | * C2 latency must be less than or equal to 100 | |
466 | * microseconds. | |
467 | */ | |
468 | else if (cx->latency > ACPI_PROCESSOR_MAX_C2_LATENCY) { | |
469 | ACPI_DEBUG_PRINT((ACPI_DB_INFO, | |
4be44fcd | 470 | "latency too large [%d]\n", cx->latency)); |
d550d98d | 471 | return; |
1da177e4 LT |
472 | } |
473 | ||
1da177e4 LT |
474 | /* |
475 | * Otherwise we've met all of our C2 requirements. | |
476 | * Normalize the C2 latency to expidite policy | |
477 | */ | |
478 | cx->valid = 1; | |
4f86d3a8 | 479 | |
4f86d3a8 | 480 | cx->latency_ticks = cx->latency; |
1da177e4 | 481 | |
d550d98d | 482 | return; |
1da177e4 LT |
483 | } |
484 | ||
4be44fcd LB |
485 | static void acpi_processor_power_verify_c3(struct acpi_processor *pr, |
486 | struct acpi_processor_cx *cx) | |
1da177e4 | 487 | { |
02df8b93 VP |
488 | static int bm_check_flag; |
489 | ||
1da177e4 LT |
490 | |
491 | if (!cx->address) | |
d550d98d | 492 | return; |
1da177e4 LT |
493 | |
494 | /* | |
495 | * C3 latency must be less than or equal to 1000 | |
496 | * microseconds. | |
497 | */ | |
498 | else if (cx->latency > ACPI_PROCESSOR_MAX_C3_LATENCY) { | |
499 | ACPI_DEBUG_PRINT((ACPI_DB_INFO, | |
4be44fcd | 500 | "latency too large [%d]\n", cx->latency)); |
d550d98d | 501 | return; |
1da177e4 LT |
502 | } |
503 | ||
1da177e4 LT |
504 | /* |
505 | * PIIX4 Erratum #18: We don't support C3 when Type-F (fast) | |
506 | * DMA transfers are used by any ISA device to avoid livelock. | |
507 | * Note that we could disable Type-F DMA (as recommended by | |
508 | * the erratum), but this is known to disrupt certain ISA | |
509 | * devices thus we take the conservative approach. | |
510 | */ | |
511 | else if (errata.piix4.fdma) { | |
512 | ACPI_DEBUG_PRINT((ACPI_DB_INFO, | |
4be44fcd | 513 | "C3 not supported on PIIX4 with Type-F DMA\n")); |
d550d98d | 514 | return; |
1da177e4 LT |
515 | } |
516 | ||
02df8b93 VP |
517 | /* All the logic here assumes flags.bm_check is same across all CPUs */ |
518 | if (!bm_check_flag) { | |
519 | /* Determine whether bm_check is needed based on CPU */ | |
520 | acpi_processor_power_init_bm_check(&(pr->flags), pr->id); | |
521 | bm_check_flag = pr->flags.bm_check; | |
522 | } else { | |
523 | pr->flags.bm_check = bm_check_flag; | |
524 | } | |
525 | ||
526 | if (pr->flags.bm_check) { | |
02df8b93 | 527 | if (!pr->flags.bm_control) { |
ed3110ef VP |
528 | if (pr->flags.has_cst != 1) { |
529 | /* bus mastering control is necessary */ | |
530 | ACPI_DEBUG_PRINT((ACPI_DB_INFO, | |
531 | "C3 support requires BM control\n")); | |
532 | return; | |
533 | } else { | |
534 | /* Here we enter C3 without bus mastering */ | |
535 | ACPI_DEBUG_PRINT((ACPI_DB_INFO, | |
536 | "C3 support without BM control\n")); | |
537 | } | |
02df8b93 VP |
538 | } |
539 | } else { | |
02df8b93 VP |
540 | /* |
541 | * WBINVD should be set in fadt, for C3 state to be | |
542 | * supported on when bm_check is not required. | |
543 | */ | |
cee324b1 | 544 | if (!(acpi_gbl_FADT.flags & ACPI_FADT_WBINVD)) { |
02df8b93 | 545 | ACPI_DEBUG_PRINT((ACPI_DB_INFO, |
4be44fcd LB |
546 | "Cache invalidation should work properly" |
547 | " for C3 to be enabled on SMP systems\n")); | |
d550d98d | 548 | return; |
02df8b93 | 549 | } |
02df8b93 VP |
550 | } |
551 | ||
1da177e4 LT |
552 | /* |
553 | * Otherwise we've met all of our C3 requirements. | |
554 | * Normalize the C3 latency to expidite policy. Enable | |
555 | * checking of bus mastering status (bm_check) so we can | |
556 | * use this in our C3 policy | |
557 | */ | |
558 | cx->valid = 1; | |
4f86d3a8 | 559 | |
4f86d3a8 | 560 | cx->latency_ticks = cx->latency; |
31878dd8 LB |
561 | /* |
562 | * On older chipsets, BM_RLD needs to be set | |
563 | * in order for Bus Master activity to wake the | |
564 | * system from C3. Newer chipsets handle DMA | |
565 | * during C3 automatically and BM_RLD is a NOP. | |
566 | * In either case, the proper way to | |
567 | * handle BM_RLD is to set it and leave it set. | |
568 | */ | |
50ffba1b | 569 | acpi_write_bit_register(ACPI_BITREG_BUS_MASTER_RLD, 1); |
1da177e4 | 570 | |
d550d98d | 571 | return; |
1da177e4 LT |
572 | } |
573 | ||
1da177e4 LT |
574 | static int acpi_processor_power_verify(struct acpi_processor *pr) |
575 | { | |
576 | unsigned int i; | |
577 | unsigned int working = 0; | |
6eb0a0fd | 578 | |
169a0abb | 579 | pr->power.timer_broadcast_on_state = INT_MAX; |
6eb0a0fd | 580 | |
4be44fcd | 581 | for (i = 1; i < ACPI_PROCESSOR_MAX_POWER; i++) { |
1da177e4 LT |
582 | struct acpi_processor_cx *cx = &pr->power.states[i]; |
583 | ||
a71e4917 LB |
584 | #if defined (CONFIG_GENERIC_TIME) && defined (CONFIG_X86) |
585 | /* TSC could halt in idle, so notify users */ | |
586 | if (tsc_halts_in_c(cx->type)) | |
587 | mark_tsc_unstable("TSC halts in idle");; | |
588 | #endif | |
1da177e4 LT |
589 | switch (cx->type) { |
590 | case ACPI_STATE_C1: | |
591 | cx->valid = 1; | |
592 | break; | |
593 | ||
594 | case ACPI_STATE_C2: | |
595 | acpi_processor_power_verify_c2(cx); | |
296d93cd | 596 | if (cx->valid) |
169a0abb | 597 | acpi_timer_check_state(i, pr, cx); |
1da177e4 LT |
598 | break; |
599 | ||
600 | case ACPI_STATE_C3: | |
601 | acpi_processor_power_verify_c3(pr, cx); | |
296d93cd | 602 | if (cx->valid) |
169a0abb | 603 | acpi_timer_check_state(i, pr, cx); |
1da177e4 LT |
604 | break; |
605 | } | |
606 | ||
607 | if (cx->valid) | |
608 | working++; | |
609 | } | |
bd663347 | 610 | |
169a0abb | 611 | acpi_propagate_timer_broadcast(pr); |
1da177e4 LT |
612 | |
613 | return (working); | |
614 | } | |
615 | ||
4be44fcd | 616 | static int acpi_processor_get_power_info(struct acpi_processor *pr) |
1da177e4 LT |
617 | { |
618 | unsigned int i; | |
619 | int result; | |
620 | ||
1da177e4 LT |
621 | |
622 | /* NOTE: the idle thread may not be running while calling | |
623 | * this function */ | |
624 | ||
991528d7 VP |
625 | /* Zero initialize all the C-states info. */ |
626 | memset(pr->power.states, 0, sizeof(pr->power.states)); | |
627 | ||
1da177e4 | 628 | result = acpi_processor_get_power_info_cst(pr); |
6d93c648 | 629 | if (result == -ENODEV) |
c5a114f1 | 630 | result = acpi_processor_get_power_info_fadt(pr); |
6d93c648 | 631 | |
991528d7 VP |
632 | if (result) |
633 | return result; | |
634 | ||
635 | acpi_processor_get_power_info_default(pr); | |
636 | ||
cf824788 | 637 | pr->power.count = acpi_processor_power_verify(pr); |
1da177e4 | 638 | |
1da177e4 LT |
639 | /* |
640 | * if one state of type C2 or C3 is available, mark this | |
641 | * CPU as being "idle manageable" | |
642 | */ | |
643 | for (i = 1; i < ACPI_PROCESSOR_MAX_POWER; i++) { | |
acf05f4b | 644 | if (pr->power.states[i].valid) { |
1da177e4 | 645 | pr->power.count = i; |
2203d6ed LT |
646 | if (pr->power.states[i].type >= ACPI_STATE_C2) |
647 | pr->flags.power = 1; | |
acf05f4b | 648 | } |
1da177e4 LT |
649 | } |
650 | ||
d550d98d | 651 | return 0; |
1da177e4 LT |
652 | } |
653 | ||
1da177e4 LT |
654 | static int acpi_processor_power_seq_show(struct seq_file *seq, void *offset) |
655 | { | |
50dd0969 | 656 | struct acpi_processor *pr = seq->private; |
4be44fcd | 657 | unsigned int i; |
1da177e4 | 658 | |
1da177e4 LT |
659 | |
660 | if (!pr) | |
661 | goto end; | |
662 | ||
663 | seq_printf(seq, "active state: C%zd\n" | |
4be44fcd | 664 | "max_cstate: C%d\n" |
5c87579e | 665 | "maximum allowed latency: %d usec\n", |
4be44fcd | 666 | pr->power.state ? pr->power.state - pr->power.states : 0, |
92614610 | 667 | max_cstate, pm_qos_requirement(PM_QOS_CPU_DMA_LATENCY)); |
1da177e4 LT |
668 | |
669 | seq_puts(seq, "states:\n"); | |
670 | ||
671 | for (i = 1; i <= pr->power.count; i++) { | |
672 | seq_printf(seq, " %cC%d: ", | |
4be44fcd LB |
673 | (&pr->power.states[i] == |
674 | pr->power.state ? '*' : ' '), i); | |
1da177e4 LT |
675 | |
676 | if (!pr->power.states[i].valid) { | |
677 | seq_puts(seq, "<not supported>\n"); | |
678 | continue; | |
679 | } | |
680 | ||
681 | switch (pr->power.states[i].type) { | |
682 | case ACPI_STATE_C1: | |
683 | seq_printf(seq, "type[C1] "); | |
684 | break; | |
685 | case ACPI_STATE_C2: | |
686 | seq_printf(seq, "type[C2] "); | |
687 | break; | |
688 | case ACPI_STATE_C3: | |
689 | seq_printf(seq, "type[C3] "); | |
690 | break; | |
691 | default: | |
692 | seq_printf(seq, "type[--] "); | |
693 | break; | |
694 | } | |
695 | ||
696 | if (pr->power.states[i].promotion.state) | |
697 | seq_printf(seq, "promotion[C%zd] ", | |
4be44fcd LB |
698 | (pr->power.states[i].promotion.state - |
699 | pr->power.states)); | |
1da177e4 LT |
700 | else |
701 | seq_puts(seq, "promotion[--] "); | |
702 | ||
703 | if (pr->power.states[i].demotion.state) | |
704 | seq_printf(seq, "demotion[C%zd] ", | |
4be44fcd LB |
705 | (pr->power.states[i].demotion.state - |
706 | pr->power.states)); | |
1da177e4 LT |
707 | else |
708 | seq_puts(seq, "demotion[--] "); | |
709 | ||
a3c6598f | 710 | seq_printf(seq, "latency[%03d] usage[%08d] duration[%020llu]\n", |
4be44fcd | 711 | pr->power.states[i].latency, |
a3c6598f | 712 | pr->power.states[i].usage, |
b0b7eaaf | 713 | (unsigned long long)pr->power.states[i].time); |
1da177e4 LT |
714 | } |
715 | ||
4be44fcd | 716 | end: |
d550d98d | 717 | return 0; |
1da177e4 LT |
718 | } |
719 | ||
720 | static int acpi_processor_power_open_fs(struct inode *inode, struct file *file) | |
721 | { | |
722 | return single_open(file, acpi_processor_power_seq_show, | |
4be44fcd | 723 | PDE(inode)->data); |
1da177e4 LT |
724 | } |
725 | ||
d7508032 | 726 | static const struct file_operations acpi_processor_power_fops = { |
cf7acfab | 727 | .owner = THIS_MODULE, |
4be44fcd LB |
728 | .open = acpi_processor_power_open_fs, |
729 | .read = seq_read, | |
730 | .llseek = seq_lseek, | |
731 | .release = single_release, | |
1da177e4 LT |
732 | }; |
733 | ||
4f86d3a8 LB |
734 | |
735 | /** | |
736 | * acpi_idle_bm_check - checks if bus master activity was detected | |
737 | */ | |
738 | static int acpi_idle_bm_check(void) | |
739 | { | |
740 | u32 bm_status = 0; | |
741 | ||
50ffba1b | 742 | acpi_read_bit_register(ACPI_BITREG_BUS_MASTER_STATUS, &bm_status); |
4f86d3a8 | 743 | if (bm_status) |
50ffba1b | 744 | acpi_write_bit_register(ACPI_BITREG_BUS_MASTER_STATUS, 1); |
4f86d3a8 LB |
745 | /* |
746 | * PIIX4 Erratum #18: Note that BM_STS doesn't always reflect | |
747 | * the true state of bus mastering activity; forcing us to | |
748 | * manually check the BMIDEA bit of each IDE channel. | |
749 | */ | |
750 | else if (errata.piix4.bmisx) { | |
751 | if ((inb_p(errata.piix4.bmisx + 0x02) & 0x01) | |
752 | || (inb_p(errata.piix4.bmisx + 0x0A) & 0x01)) | |
753 | bm_status = 1; | |
754 | } | |
755 | return bm_status; | |
756 | } | |
757 | ||
4f86d3a8 LB |
758 | /** |
759 | * acpi_idle_do_entry - a helper function that does C2 and C3 type entry | |
760 | * @cx: cstate data | |
bc71bec9 | 761 | * |
762 | * Caller disables interrupt before call and enables interrupt after return. | |
4f86d3a8 LB |
763 | */ |
764 | static inline void acpi_idle_do_entry(struct acpi_processor_cx *cx) | |
765 | { | |
dcf30997 SR |
766 | /* Don't trace irqs off for idle */ |
767 | stop_critical_timings(); | |
bc71bec9 | 768 | if (cx->entry_method == ACPI_CSTATE_FFH) { |
4f86d3a8 LB |
769 | /* Call into architectural FFH based C-state */ |
770 | acpi_processor_ffh_cstate_enter(cx); | |
bc71bec9 | 771 | } else if (cx->entry_method == ACPI_CSTATE_HALT) { |
772 | acpi_safe_halt(); | |
4f86d3a8 LB |
773 | } else { |
774 | int unused; | |
775 | /* IO port based C-state */ | |
776 | inb(cx->address); | |
777 | /* Dummy wait op - must do something useless after P_LVL2 read | |
778 | because chipsets cannot guarantee that STPCLK# signal | |
779 | gets asserted in time to freeze execution properly. */ | |
780 | unused = inl(acpi_gbl_FADT.xpm_timer_block.address); | |
781 | } | |
dcf30997 | 782 | start_critical_timings(); |
4f86d3a8 LB |
783 | } |
784 | ||
785 | /** | |
786 | * acpi_idle_enter_c1 - enters an ACPI C1 state-type | |
787 | * @dev: the target CPU | |
788 | * @state: the state data | |
789 | * | |
790 | * This is equivalent to the HALT instruction. | |
791 | */ | |
792 | static int acpi_idle_enter_c1(struct cpuidle_device *dev, | |
793 | struct cpuidle_state *state) | |
794 | { | |
ff69f2bb AS |
795 | ktime_t kt1, kt2; |
796 | s64 idle_time; | |
4f86d3a8 LB |
797 | struct acpi_processor *pr; |
798 | struct acpi_processor_cx *cx = cpuidle_get_statedata(state); | |
9b12e18c | 799 | |
706546d0 | 800 | pr = __get_cpu_var(processors); |
4f86d3a8 LB |
801 | |
802 | if (unlikely(!pr)) | |
803 | return 0; | |
804 | ||
2e906655 | 805 | local_irq_disable(); |
b077fbad VP |
806 | |
807 | /* Do not access any ACPI IO ports in suspend path */ | |
808 | if (acpi_idle_suspend) { | |
809 | acpi_safe_halt(); | |
810 | local_irq_enable(); | |
811 | return 0; | |
812 | } | |
813 | ||
ff69f2bb | 814 | kt1 = ktime_get_real(); |
bc71bec9 | 815 | acpi_idle_do_entry(cx); |
ff69f2bb AS |
816 | kt2 = ktime_get_real(); |
817 | idle_time = ktime_to_us(ktime_sub(kt2, kt1)); | |
4f86d3a8 | 818 | |
2e906655 | 819 | local_irq_enable(); |
4f86d3a8 LB |
820 | cx->usage++; |
821 | ||
ff69f2bb | 822 | return idle_time; |
4f86d3a8 LB |
823 | } |
824 | ||
825 | /** | |
826 | * acpi_idle_enter_simple - enters an ACPI state without BM handling | |
827 | * @dev: the target CPU | |
828 | * @state: the state data | |
829 | */ | |
830 | static int acpi_idle_enter_simple(struct cpuidle_device *dev, | |
831 | struct cpuidle_state *state) | |
832 | { | |
833 | struct acpi_processor *pr; | |
834 | struct acpi_processor_cx *cx = cpuidle_get_statedata(state); | |
ff69f2bb AS |
835 | ktime_t kt1, kt2; |
836 | s64 idle_time; | |
837 | s64 sleep_ticks = 0; | |
50629118 | 838 | |
706546d0 | 839 | pr = __get_cpu_var(processors); |
4f86d3a8 LB |
840 | |
841 | if (unlikely(!pr)) | |
842 | return 0; | |
843 | ||
e196441b LB |
844 | if (acpi_idle_suspend) |
845 | return(acpi_idle_enter_c1(dev, state)); | |
846 | ||
4f86d3a8 LB |
847 | local_irq_disable(); |
848 | current_thread_info()->status &= ~TS_POLLING; | |
849 | /* | |
850 | * TS_POLLING-cleared state must be visible before we test | |
851 | * NEED_RESCHED: | |
852 | */ | |
853 | smp_mb(); | |
854 | ||
855 | if (unlikely(need_resched())) { | |
856 | current_thread_info()->status |= TS_POLLING; | |
857 | local_irq_enable(); | |
858 | return 0; | |
859 | } | |
860 | ||
e17bcb43 TG |
861 | /* |
862 | * Must be done before busmaster disable as we might need to | |
863 | * access HPET ! | |
864 | */ | |
865 | acpi_state_timer_broadcast(pr, cx, 1); | |
866 | ||
4f86d3a8 LB |
867 | if (cx->type == ACPI_STATE_C3) |
868 | ACPI_FLUSH_CPU_CACHE(); | |
869 | ||
ff69f2bb | 870 | kt1 = ktime_get_real(); |
50629118 VP |
871 | /* Tell the scheduler that we are going deep-idle: */ |
872 | sched_clock_idle_sleep_event(); | |
4f86d3a8 | 873 | acpi_idle_do_entry(cx); |
ff69f2bb AS |
874 | kt2 = ktime_get_real(); |
875 | idle_time = ktime_to_us(ktime_sub(kt2, kt1)); | |
4f86d3a8 | 876 | |
ff69f2bb | 877 | sleep_ticks = us_to_pm_timer_ticks(idle_time); |
50629118 VP |
878 | |
879 | /* Tell the scheduler how much we idled: */ | |
880 | sched_clock_idle_wakeup_event(sleep_ticks*PM_TIMER_TICK_NS); | |
4f86d3a8 LB |
881 | |
882 | local_irq_enable(); | |
883 | current_thread_info()->status |= TS_POLLING; | |
884 | ||
885 | cx->usage++; | |
886 | ||
887 | acpi_state_timer_broadcast(pr, cx, 0); | |
50629118 | 888 | cx->time += sleep_ticks; |
ff69f2bb | 889 | return idle_time; |
4f86d3a8 LB |
890 | } |
891 | ||
892 | static int c3_cpu_count; | |
893 | static DEFINE_SPINLOCK(c3_lock); | |
894 | ||
895 | /** | |
896 | * acpi_idle_enter_bm - enters C3 with proper BM handling | |
897 | * @dev: the target CPU | |
898 | * @state: the state data | |
899 | * | |
900 | * If BM is detected, the deepest non-C3 idle state is entered instead. | |
901 | */ | |
902 | static int acpi_idle_enter_bm(struct cpuidle_device *dev, | |
903 | struct cpuidle_state *state) | |
904 | { | |
905 | struct acpi_processor *pr; | |
906 | struct acpi_processor_cx *cx = cpuidle_get_statedata(state); | |
ff69f2bb AS |
907 | ktime_t kt1, kt2; |
908 | s64 idle_time; | |
909 | s64 sleep_ticks = 0; | |
910 | ||
50629118 | 911 | |
706546d0 | 912 | pr = __get_cpu_var(processors); |
4f86d3a8 LB |
913 | |
914 | if (unlikely(!pr)) | |
915 | return 0; | |
916 | ||
e196441b LB |
917 | if (acpi_idle_suspend) |
918 | return(acpi_idle_enter_c1(dev, state)); | |
919 | ||
ddc081a1 VP |
920 | if (acpi_idle_bm_check()) { |
921 | if (dev->safe_state) { | |
addbad46 | 922 | dev->last_state = dev->safe_state; |
ddc081a1 VP |
923 | return dev->safe_state->enter(dev, dev->safe_state); |
924 | } else { | |
2e906655 | 925 | local_irq_disable(); |
ddc081a1 | 926 | acpi_safe_halt(); |
2e906655 | 927 | local_irq_enable(); |
ddc081a1 VP |
928 | return 0; |
929 | } | |
930 | } | |
931 | ||
4f86d3a8 LB |
932 | local_irq_disable(); |
933 | current_thread_info()->status &= ~TS_POLLING; | |
934 | /* | |
935 | * TS_POLLING-cleared state must be visible before we test | |
936 | * NEED_RESCHED: | |
937 | */ | |
938 | smp_mb(); | |
939 | ||
940 | if (unlikely(need_resched())) { | |
941 | current_thread_info()->status |= TS_POLLING; | |
942 | local_irq_enable(); | |
943 | return 0; | |
944 | } | |
945 | ||
996520c1 VP |
946 | acpi_unlazy_tlb(smp_processor_id()); |
947 | ||
50629118 VP |
948 | /* Tell the scheduler that we are going deep-idle: */ |
949 | sched_clock_idle_sleep_event(); | |
4f86d3a8 LB |
950 | /* |
951 | * Must be done before busmaster disable as we might need to | |
952 | * access HPET ! | |
953 | */ | |
954 | acpi_state_timer_broadcast(pr, cx, 1); | |
955 | ||
f461ddea | 956 | kt1 = ktime_get_real(); |
ddc081a1 VP |
957 | /* |
958 | * disable bus master | |
959 | * bm_check implies we need ARB_DIS | |
960 | * !bm_check implies we need cache flush | |
961 | * bm_control implies whether we can do ARB_DIS | |
962 | * | |
963 | * That leaves a case where bm_check is set and bm_control is | |
964 | * not set. In that case we cannot do much, we enter C3 | |
965 | * without doing anything. | |
966 | */ | |
967 | if (pr->flags.bm_check && pr->flags.bm_control) { | |
4f86d3a8 LB |
968 | spin_lock(&c3_lock); |
969 | c3_cpu_count++; | |
970 | /* Disable bus master arbitration when all CPUs are in C3 */ | |
971 | if (c3_cpu_count == num_online_cpus()) | |
50ffba1b | 972 | acpi_write_bit_register(ACPI_BITREG_ARB_DISABLE, 1); |
4f86d3a8 | 973 | spin_unlock(&c3_lock); |
ddc081a1 VP |
974 | } else if (!pr->flags.bm_check) { |
975 | ACPI_FLUSH_CPU_CACHE(); | |
976 | } | |
4f86d3a8 | 977 | |
ddc081a1 | 978 | acpi_idle_do_entry(cx); |
4f86d3a8 | 979 | |
ddc081a1 VP |
980 | /* Re-enable bus master arbitration */ |
981 | if (pr->flags.bm_check && pr->flags.bm_control) { | |
4f86d3a8 | 982 | spin_lock(&c3_lock); |
50ffba1b | 983 | acpi_write_bit_register(ACPI_BITREG_ARB_DISABLE, 0); |
4f86d3a8 LB |
984 | c3_cpu_count--; |
985 | spin_unlock(&c3_lock); | |
986 | } | |
f461ddea LB |
987 | kt2 = ktime_get_real(); |
988 | idle_time = ktime_to_us(ktime_sub(kt2, kt1)); | |
4f86d3a8 | 989 | |
ff69f2bb | 990 | sleep_ticks = us_to_pm_timer_ticks(idle_time); |
50629118 VP |
991 | /* Tell the scheduler how much we idled: */ |
992 | sched_clock_idle_wakeup_event(sleep_ticks*PM_TIMER_TICK_NS); | |
4f86d3a8 LB |
993 | |
994 | local_irq_enable(); | |
995 | current_thread_info()->status |= TS_POLLING; | |
996 | ||
997 | cx->usage++; | |
998 | ||
999 | acpi_state_timer_broadcast(pr, cx, 0); | |
50629118 | 1000 | cx->time += sleep_ticks; |
ff69f2bb | 1001 | return idle_time; |
4f86d3a8 LB |
1002 | } |
1003 | ||
1004 | struct cpuidle_driver acpi_idle_driver = { | |
1005 | .name = "acpi_idle", | |
1006 | .owner = THIS_MODULE, | |
1007 | }; | |
1008 | ||
1009 | /** | |
1010 | * acpi_processor_setup_cpuidle - prepares and configures CPUIDLE | |
1011 | * @pr: the ACPI processor | |
1012 | */ | |
1013 | static int acpi_processor_setup_cpuidle(struct acpi_processor *pr) | |
1014 | { | |
9a0b8415 | 1015 | int i, count = CPUIDLE_DRIVER_STATE_START; |
4f86d3a8 LB |
1016 | struct acpi_processor_cx *cx; |
1017 | struct cpuidle_state *state; | |
1018 | struct cpuidle_device *dev = &pr->power.dev; | |
1019 | ||
1020 | if (!pr->flags.power_setup_done) | |
1021 | return -EINVAL; | |
1022 | ||
1023 | if (pr->flags.power == 0) { | |
1024 | return -EINVAL; | |
1025 | } | |
1026 | ||
dcb84f33 | 1027 | dev->cpu = pr->id; |
4fcb2fcd VP |
1028 | for (i = 0; i < CPUIDLE_STATE_MAX; i++) { |
1029 | dev->states[i].name[0] = '\0'; | |
1030 | dev->states[i].desc[0] = '\0'; | |
1031 | } | |
1032 | ||
615dfd93 LB |
1033 | if (max_cstate == 0) |
1034 | max_cstate = 1; | |
1035 | ||
4f86d3a8 LB |
1036 | for (i = 1; i < ACPI_PROCESSOR_MAX_POWER && i <= max_cstate; i++) { |
1037 | cx = &pr->power.states[i]; | |
1038 | state = &dev->states[count]; | |
1039 | ||
1040 | if (!cx->valid) | |
1041 | continue; | |
1042 | ||
1043 | #ifdef CONFIG_HOTPLUG_CPU | |
1044 | if ((cx->type != ACPI_STATE_C1) && (num_online_cpus() > 1) && | |
1045 | !pr->flags.has_cst && | |
1046 | !(acpi_gbl_FADT.flags & ACPI_FADT_C2_MP_SUPPORTED)) | |
1047 | continue; | |
1fec74a9 | 1048 | #endif |
4f86d3a8 LB |
1049 | cpuidle_set_statedata(state, cx); |
1050 | ||
1051 | snprintf(state->name, CPUIDLE_NAME_LEN, "C%d", i); | |
4fcb2fcd | 1052 | strncpy(state->desc, cx->desc, CPUIDLE_DESC_LEN); |
4f86d3a8 | 1053 | state->exit_latency = cx->latency; |
4963f620 | 1054 | state->target_residency = cx->latency * latency_factor; |
4f86d3a8 LB |
1055 | state->power_usage = cx->power; |
1056 | ||
1057 | state->flags = 0; | |
1058 | switch (cx->type) { | |
1059 | case ACPI_STATE_C1: | |
1060 | state->flags |= CPUIDLE_FLAG_SHALLOW; | |
8e92b660 VP |
1061 | if (cx->entry_method == ACPI_CSTATE_FFH) |
1062 | state->flags |= CPUIDLE_FLAG_TIME_VALID; | |
1063 | ||
4f86d3a8 | 1064 | state->enter = acpi_idle_enter_c1; |
ddc081a1 | 1065 | dev->safe_state = state; |
4f86d3a8 LB |
1066 | break; |
1067 | ||
1068 | case ACPI_STATE_C2: | |
1069 | state->flags |= CPUIDLE_FLAG_BALANCED; | |
1070 | state->flags |= CPUIDLE_FLAG_TIME_VALID; | |
1071 | state->enter = acpi_idle_enter_simple; | |
ddc081a1 | 1072 | dev->safe_state = state; |
4f86d3a8 LB |
1073 | break; |
1074 | ||
1075 | case ACPI_STATE_C3: | |
1076 | state->flags |= CPUIDLE_FLAG_DEEP; | |
1077 | state->flags |= CPUIDLE_FLAG_TIME_VALID; | |
1078 | state->flags |= CPUIDLE_FLAG_CHECK_BM; | |
1079 | state->enter = pr->flags.bm_check ? | |
1080 | acpi_idle_enter_bm : | |
1081 | acpi_idle_enter_simple; | |
1082 | break; | |
1083 | } | |
1084 | ||
1085 | count++; | |
9a0b8415 | 1086 | if (count == CPUIDLE_STATE_MAX) |
1087 | break; | |
4f86d3a8 LB |
1088 | } |
1089 | ||
1090 | dev->state_count = count; | |
1091 | ||
1092 | if (!count) | |
1093 | return -EINVAL; | |
1094 | ||
4f86d3a8 LB |
1095 | return 0; |
1096 | } | |
1097 | ||
1098 | int acpi_processor_cst_has_changed(struct acpi_processor *pr) | |
1099 | { | |
dcb84f33 | 1100 | int ret = 0; |
4f86d3a8 | 1101 | |
36a91358 VP |
1102 | if (boot_option_idle_override) |
1103 | return 0; | |
1104 | ||
4f86d3a8 LB |
1105 | if (!pr) |
1106 | return -EINVAL; | |
1107 | ||
1108 | if (nocst) { | |
1109 | return -ENODEV; | |
1110 | } | |
1111 | ||
1112 | if (!pr->flags.power_setup_done) | |
1113 | return -ENODEV; | |
1114 | ||
1115 | cpuidle_pause_and_lock(); | |
1116 | cpuidle_disable_device(&pr->power.dev); | |
1117 | acpi_processor_get_power_info(pr); | |
dcb84f33 VP |
1118 | if (pr->flags.power) { |
1119 | acpi_processor_setup_cpuidle(pr); | |
1120 | ret = cpuidle_enable_device(&pr->power.dev); | |
1121 | } | |
4f86d3a8 LB |
1122 | cpuidle_resume_and_unlock(); |
1123 | ||
1124 | return ret; | |
1125 | } | |
1126 | ||
7af8b660 | 1127 | int __cpuinit acpi_processor_power_init(struct acpi_processor *pr, |
4be44fcd | 1128 | struct acpi_device *device) |
1da177e4 | 1129 | { |
4be44fcd | 1130 | acpi_status status = 0; |
b6835052 | 1131 | static int first_run; |
4be44fcd | 1132 | struct proc_dir_entry *entry = NULL; |
1da177e4 LT |
1133 | unsigned int i; |
1134 | ||
36a91358 VP |
1135 | if (boot_option_idle_override) |
1136 | return 0; | |
1da177e4 LT |
1137 | |
1138 | if (!first_run) { | |
c1e3b377 ZY |
1139 | if (idle_halt) { |
1140 | /* | |
1141 | * When the boot option of "idle=halt" is added, halt | |
1142 | * is used for CPU IDLE. | |
1143 | * In such case C2/C3 is meaningless. So the max_cstate | |
1144 | * is set to one. | |
1145 | */ | |
1146 | max_cstate = 1; | |
1147 | } | |
1da177e4 | 1148 | dmi_check_system(processor_power_dmi_table); |
c1c30634 | 1149 | max_cstate = acpi_processor_cstate_check(max_cstate); |
1da177e4 | 1150 | if (max_cstate < ACPI_C_STATES_MAX) |
4be44fcd LB |
1151 | printk(KERN_NOTICE |
1152 | "ACPI: processor limited to max C-state %d\n", | |
1153 | max_cstate); | |
1da177e4 LT |
1154 | first_run++; |
1155 | } | |
1156 | ||
02df8b93 | 1157 | if (!pr) |
d550d98d | 1158 | return -EINVAL; |
02df8b93 | 1159 | |
cee324b1 | 1160 | if (acpi_gbl_FADT.cst_control && !nocst) { |
4be44fcd | 1161 | status = |
cee324b1 | 1162 | acpi_os_write_port(acpi_gbl_FADT.smi_command, acpi_gbl_FADT.cst_control, 8); |
1da177e4 | 1163 | if (ACPI_FAILURE(status)) { |
a6fc6720 TR |
1164 | ACPI_EXCEPTION((AE_INFO, status, |
1165 | "Notifying BIOS of _CST ability failed")); | |
1da177e4 LT |
1166 | } |
1167 | } | |
1168 | ||
1169 | acpi_processor_get_power_info(pr); | |
4f86d3a8 | 1170 | pr->flags.power_setup_done = 1; |
1da177e4 LT |
1171 | |
1172 | /* | |
1173 | * Install the idle handler if processor power management is supported. | |
1174 | * Note that we use previously set idle handler will be used on | |
1175 | * platforms that only support C1. | |
1176 | */ | |
36a91358 | 1177 | if (pr->flags.power) { |
4f86d3a8 | 1178 | acpi_processor_setup_cpuidle(pr); |
4f86d3a8 LB |
1179 | if (cpuidle_register_device(&pr->power.dev)) |
1180 | return -EIO; | |
4f86d3a8 | 1181 | |
1da177e4 LT |
1182 | printk(KERN_INFO PREFIX "CPU%d (power states:", pr->id); |
1183 | for (i = 1; i <= pr->power.count; i++) | |
1184 | if (pr->power.states[i].valid) | |
4be44fcd LB |
1185 | printk(" C%d[C%d]", i, |
1186 | pr->power.states[i].type); | |
1da177e4 | 1187 | printk(")\n"); |
1da177e4 LT |
1188 | } |
1189 | ||
1190 | /* 'power' [R] */ | |
cf7acfab DL |
1191 | entry = proc_create_data(ACPI_PROCESSOR_FILE_POWER, |
1192 | S_IRUGO, acpi_device_dir(device), | |
1193 | &acpi_processor_power_fops, | |
1194 | acpi_driver_data(device)); | |
1da177e4 | 1195 | if (!entry) |
a6fc6720 | 1196 | return -EIO; |
d550d98d | 1197 | return 0; |
1da177e4 LT |
1198 | } |
1199 | ||
4be44fcd LB |
1200 | int acpi_processor_power_exit(struct acpi_processor *pr, |
1201 | struct acpi_device *device) | |
1da177e4 | 1202 | { |
36a91358 VP |
1203 | if (boot_option_idle_override) |
1204 | return 0; | |
1205 | ||
dcb84f33 | 1206 | cpuidle_unregister_device(&pr->power.dev); |
1da177e4 LT |
1207 | pr->flags.power_setup_done = 0; |
1208 | ||
1209 | if (acpi_device_dir(device)) | |
4be44fcd LB |
1210 | remove_proc_entry(ACPI_PROCESSOR_FILE_POWER, |
1211 | acpi_device_dir(device)); | |
1da177e4 | 1212 | |
d550d98d | 1213 | return 0; |
1da177e4 | 1214 | } |