]>
Commit | Line | Data |
---|---|---|
669a5db4 JG |
1 | /* |
2 | * Libata driver for the highpoint 37x and 30x UDMA66 ATA controllers. | |
3 | * | |
4 | * This driver is heavily based upon: | |
5 | * | |
6 | * linux/drivers/ide/pci/hpt366.c Version 0.36 April 25, 2003 | |
7 | * | |
8 | * Copyright (C) 1999-2003 Andre Hedrick <andre@linux-ide.org> | |
9 | * Portions Copyright (C) 2001 Sun Microsystems, Inc. | |
10 | * Portions Copyright (C) 2003 Red Hat Inc | |
d44a65f7 | 11 | * Portions Copyright (C) 2005-2007 MontaVista Software, Inc. |
669a5db4 JG |
12 | * |
13 | * TODO | |
d44a65f7 | 14 | * Look into engine reset on timeout errors. Should not be required. |
669a5db4 JG |
15 | */ |
16 | ||
17 | #include <linux/kernel.h> | |
18 | #include <linux/module.h> | |
19 | #include <linux/pci.h> | |
20 | #include <linux/init.h> | |
21 | #include <linux/blkdev.h> | |
22 | #include <linux/delay.h> | |
23 | #include <scsi/scsi_host.h> | |
24 | #include <linux/libata.h> | |
25 | ||
26 | #define DRV_NAME "pata_hpt37x" | |
80b8987c | 27 | #define DRV_VERSION "0.6.9" |
669a5db4 JG |
28 | |
29 | struct hpt_clock { | |
30 | u8 xfer_speed; | |
31 | u32 timing; | |
32 | }; | |
33 | ||
34 | struct hpt_chip { | |
35 | const char *name; | |
36 | unsigned int base; | |
37 | struct hpt_clock const *clocks[4]; | |
38 | }; | |
39 | ||
40 | /* key for bus clock timings | |
41 | * bit | |
42 | * 0:3 data_high_time. inactive time of DIOW_/DIOR_ for PIO and MW | |
43 | * DMA. cycles = value + 1 | |
44 | * 4:8 data_low_time. active time of DIOW_/DIOR_ for PIO and MW | |
45 | * DMA. cycles = value + 1 | |
46 | * 9:12 cmd_high_time. inactive time of DIOW_/DIOR_ during task file | |
47 | * register access. | |
48 | * 13:17 cmd_low_time. active time of DIOW_/DIOR_ during task file | |
49 | * register access. | |
50 | * 18:21 udma_cycle_time. clock freq and clock cycles for UDMA xfer. | |
51 | * during task file register access. | |
52 | * 22:24 pre_high_time. time to initialize 1st cycle for PIO and MW DMA | |
53 | * xfer. | |
54 | * 25:27 cmd_pre_high_time. time to initialize 1st PIO cycle for task | |
55 | * register access. | |
56 | * 28 UDMA enable | |
57 | * 29 DMA enable | |
58 | * 30 PIO_MST enable. if set, the chip is in bus master mode during | |
59 | * PIO. | |
60 | * 31 FIFO enable. | |
61 | */ | |
62 | ||
fcc2f69a AC |
63 | static struct hpt_clock hpt37x_timings_33[] = { |
64 | { XFER_UDMA_6, 0x12446231 }, /* 0x12646231 ?? */ | |
65 | { XFER_UDMA_5, 0x12446231 }, | |
66 | { XFER_UDMA_4, 0x12446231 }, | |
67 | { XFER_UDMA_3, 0x126c6231 }, | |
68 | { XFER_UDMA_2, 0x12486231 }, | |
69 | { XFER_UDMA_1, 0x124c6233 }, | |
70 | { XFER_UDMA_0, 0x12506297 }, | |
71 | ||
72 | { XFER_MW_DMA_2, 0x22406c31 }, | |
73 | { XFER_MW_DMA_1, 0x22406c33 }, | |
74 | { XFER_MW_DMA_0, 0x22406c97 }, | |
75 | ||
76 | { XFER_PIO_4, 0x06414e31 }, | |
77 | { XFER_PIO_3, 0x06414e42 }, | |
78 | { XFER_PIO_2, 0x06414e53 }, | |
79 | { XFER_PIO_1, 0x06814e93 }, | |
80 | { XFER_PIO_0, 0x06814ea7 } | |
669a5db4 JG |
81 | }; |
82 | ||
fcc2f69a AC |
83 | static struct hpt_clock hpt37x_timings_50[] = { |
84 | { XFER_UDMA_6, 0x12848242 }, | |
85 | { XFER_UDMA_5, 0x12848242 }, | |
86 | { XFER_UDMA_4, 0x12ac8242 }, | |
87 | { XFER_UDMA_3, 0x128c8242 }, | |
88 | { XFER_UDMA_2, 0x120c8242 }, | |
89 | { XFER_UDMA_1, 0x12148254 }, | |
90 | { XFER_UDMA_0, 0x121882ea }, | |
91 | ||
92 | { XFER_MW_DMA_2, 0x22808242 }, | |
93 | { XFER_MW_DMA_1, 0x22808254 }, | |
94 | { XFER_MW_DMA_0, 0x228082ea }, | |
95 | ||
96 | { XFER_PIO_4, 0x0a81f442 }, | |
97 | { XFER_PIO_3, 0x0a81f443 }, | |
98 | { XFER_PIO_2, 0x0a81f454 }, | |
99 | { XFER_PIO_1, 0x0ac1f465 }, | |
100 | { XFER_PIO_0, 0x0ac1f48a } | |
669a5db4 JG |
101 | }; |
102 | ||
fcc2f69a AC |
103 | static struct hpt_clock hpt37x_timings_66[] = { |
104 | { XFER_UDMA_6, 0x1c869c62 }, | |
105 | { XFER_UDMA_5, 0x1cae9c62 }, /* 0x1c8a9c62 */ | |
106 | { XFER_UDMA_4, 0x1c8a9c62 }, | |
107 | { XFER_UDMA_3, 0x1c8e9c62 }, | |
108 | { XFER_UDMA_2, 0x1c929c62 }, | |
109 | { XFER_UDMA_1, 0x1c9a9c62 }, | |
110 | { XFER_UDMA_0, 0x1c829c62 }, | |
111 | ||
112 | { XFER_MW_DMA_2, 0x2c829c62 }, | |
113 | { XFER_MW_DMA_1, 0x2c829c66 }, | |
114 | { XFER_MW_DMA_0, 0x2c829d2e }, | |
115 | ||
116 | { XFER_PIO_4, 0x0c829c62 }, | |
117 | { XFER_PIO_3, 0x0c829c84 }, | |
118 | { XFER_PIO_2, 0x0c829ca6 }, | |
119 | { XFER_PIO_1, 0x0d029d26 }, | |
120 | { XFER_PIO_0, 0x0d029d5e } | |
669a5db4 JG |
121 | }; |
122 | ||
669a5db4 JG |
123 | |
124 | static const struct hpt_chip hpt370 = { | |
125 | "HPT370", | |
126 | 48, | |
127 | { | |
fcc2f69a | 128 | hpt37x_timings_33, |
669a5db4 JG |
129 | NULL, |
130 | NULL, | |
a4734468 | 131 | NULL |
669a5db4 JG |
132 | } |
133 | }; | |
134 | ||
135 | static const struct hpt_chip hpt370a = { | |
136 | "HPT370A", | |
137 | 48, | |
138 | { | |
fcc2f69a | 139 | hpt37x_timings_33, |
669a5db4 | 140 | NULL, |
fcc2f69a | 141 | hpt37x_timings_50, |
a4734468 | 142 | NULL |
669a5db4 JG |
143 | } |
144 | }; | |
145 | ||
146 | static const struct hpt_chip hpt372 = { | |
147 | "HPT372", | |
148 | 55, | |
149 | { | |
fcc2f69a | 150 | hpt37x_timings_33, |
669a5db4 | 151 | NULL, |
fcc2f69a AC |
152 | hpt37x_timings_50, |
153 | hpt37x_timings_66 | |
669a5db4 JG |
154 | } |
155 | }; | |
156 | ||
157 | static const struct hpt_chip hpt302 = { | |
158 | "HPT302", | |
159 | 66, | |
160 | { | |
fcc2f69a | 161 | hpt37x_timings_33, |
669a5db4 | 162 | NULL, |
fcc2f69a AC |
163 | hpt37x_timings_50, |
164 | hpt37x_timings_66 | |
669a5db4 JG |
165 | } |
166 | }; | |
167 | ||
168 | static const struct hpt_chip hpt371 = { | |
169 | "HPT371", | |
170 | 66, | |
171 | { | |
fcc2f69a | 172 | hpt37x_timings_33, |
669a5db4 | 173 | NULL, |
fcc2f69a AC |
174 | hpt37x_timings_50, |
175 | hpt37x_timings_66 | |
669a5db4 JG |
176 | } |
177 | }; | |
178 | ||
179 | static const struct hpt_chip hpt372a = { | |
180 | "HPT372A", | |
181 | 66, | |
182 | { | |
fcc2f69a | 183 | hpt37x_timings_33, |
669a5db4 | 184 | NULL, |
fcc2f69a AC |
185 | hpt37x_timings_50, |
186 | hpt37x_timings_66 | |
669a5db4 JG |
187 | } |
188 | }; | |
189 | ||
190 | static const struct hpt_chip hpt374 = { | |
191 | "HPT374", | |
192 | 48, | |
193 | { | |
fcc2f69a | 194 | hpt37x_timings_33, |
669a5db4 JG |
195 | NULL, |
196 | NULL, | |
197 | NULL | |
198 | } | |
199 | }; | |
200 | ||
201 | /** | |
202 | * hpt37x_find_mode - reset the hpt37x bus | |
203 | * @ap: ATA port | |
204 | * @speed: transfer mode | |
205 | * | |
206 | * Return the 32bit register programming information for this channel | |
207 | * that matches the speed provided. | |
208 | */ | |
85cd7251 | 209 | |
669a5db4 JG |
210 | static u32 hpt37x_find_mode(struct ata_port *ap, int speed) |
211 | { | |
212 | struct hpt_clock *clocks = ap->host->private_data; | |
85cd7251 | 213 | |
669a5db4 JG |
214 | while(clocks->xfer_speed) { |
215 | if (clocks->xfer_speed == speed) | |
216 | return clocks->timing; | |
217 | clocks++; | |
218 | } | |
219 | BUG(); | |
220 | return 0xffffffffU; /* silence compiler warning */ | |
221 | } | |
222 | ||
223 | static int hpt_dma_blacklisted(const struct ata_device *dev, char *modestr, const char *list[]) | |
224 | { | |
8bfa79fc | 225 | unsigned char model_num[ATA_ID_PROD_LEN + 1]; |
669a5db4 JG |
226 | int i = 0; |
227 | ||
8bfa79fc | 228 | ata_id_c_string(dev->id, model_num, ATA_ID_PROD, sizeof(model_num)); |
669a5db4 | 229 | |
8bfa79fc TH |
230 | while (list[i] != NULL) { |
231 | if (!strcmp(list[i], model_num)) { | |
85cd7251 | 232 | printk(KERN_WARNING DRV_NAME ": %s is not supported for %s.\n", |
669a5db4 JG |
233 | modestr, list[i]); |
234 | return 1; | |
235 | } | |
236 | i++; | |
237 | } | |
238 | return 0; | |
239 | } | |
240 | ||
241 | static const char *bad_ata33[] = { | |
242 | "Maxtor 92720U8", "Maxtor 92040U6", "Maxtor 91360U4", "Maxtor 91020U3", "Maxtor 90845U3", "Maxtor 90650U2", | |
243 | "Maxtor 91360D8", "Maxtor 91190D7", "Maxtor 91020D6", "Maxtor 90845D5", "Maxtor 90680D4", "Maxtor 90510D3", "Maxtor 90340D2", | |
244 | "Maxtor 91152D8", "Maxtor 91008D7", "Maxtor 90845D6", "Maxtor 90840D6", "Maxtor 90720D5", "Maxtor 90648D5", "Maxtor 90576D4", | |
245 | "Maxtor 90510D4", | |
246 | "Maxtor 90432D3", "Maxtor 90288D2", "Maxtor 90256D2", | |
247 | "Maxtor 91000D8", "Maxtor 90910D8", "Maxtor 90875D7", "Maxtor 90840D7", "Maxtor 90750D6", "Maxtor 90625D5", "Maxtor 90500D4", | |
248 | "Maxtor 91728D8", "Maxtor 91512D7", "Maxtor 91303D6", "Maxtor 91080D5", "Maxtor 90845D4", "Maxtor 90680D4", "Maxtor 90648D3", "Maxtor 90432D2", | |
249 | NULL | |
250 | }; | |
251 | ||
252 | static const char *bad_ata100_5[] = { | |
253 | "IBM-DTLA-307075", | |
254 | "IBM-DTLA-307060", | |
255 | "IBM-DTLA-307045", | |
256 | "IBM-DTLA-307030", | |
257 | "IBM-DTLA-307020", | |
258 | "IBM-DTLA-307015", | |
259 | "IBM-DTLA-305040", | |
260 | "IBM-DTLA-305030", | |
261 | "IBM-DTLA-305020", | |
262 | "IC35L010AVER07-0", | |
263 | "IC35L020AVER07-0", | |
264 | "IC35L030AVER07-0", | |
265 | "IC35L040AVER07-0", | |
266 | "IC35L060AVER07-0", | |
267 | "WDC AC310200R", | |
268 | NULL | |
269 | }; | |
270 | ||
271 | /** | |
272 | * hpt370_filter - mode selection filter | |
669a5db4 JG |
273 | * @adev: ATA device |
274 | * | |
275 | * Block UDMA on devices that cause trouble with this controller. | |
276 | */ | |
85cd7251 | 277 | |
a76b62ca | 278 | static unsigned long hpt370_filter(struct ata_device *adev, unsigned long mask) |
669a5db4 | 279 | { |
6929da44 | 280 | if (adev->class == ATA_DEV_ATA) { |
669a5db4 JG |
281 | if (hpt_dma_blacklisted(adev, "UDMA", bad_ata33)) |
282 | mask &= ~ATA_MASK_UDMA; | |
283 | if (hpt_dma_blacklisted(adev, "UDMA100", bad_ata100_5)) | |
284 | mask &= ~(0x1F << ATA_SHIFT_UDMA); | |
285 | } | |
a76b62ca | 286 | return ata_pci_default_filter(adev, mask); |
669a5db4 JG |
287 | } |
288 | ||
289 | /** | |
290 | * hpt370a_filter - mode selection filter | |
669a5db4 JG |
291 | * @adev: ATA device |
292 | * | |
293 | * Block UDMA on devices that cause trouble with this controller. | |
294 | */ | |
85cd7251 | 295 | |
a76b62ca | 296 | static unsigned long hpt370a_filter(struct ata_device *adev, unsigned long mask) |
669a5db4 | 297 | { |
73946f9f | 298 | if (adev->class == ATA_DEV_ATA) { |
669a5db4 JG |
299 | if (hpt_dma_blacklisted(adev, "UDMA100", bad_ata100_5)) |
300 | mask &= ~ (0x1F << ATA_SHIFT_UDMA); | |
301 | } | |
a76b62ca | 302 | return ata_pci_default_filter(adev, mask); |
669a5db4 | 303 | } |
85cd7251 | 304 | |
669a5db4 JG |
305 | /** |
306 | * hpt37x_pre_reset - reset the hpt37x bus | |
cc0680a5 | 307 | * @link: ATA link to reset |
d4b2bab4 | 308 | * @deadline: deadline jiffies for the operation |
669a5db4 JG |
309 | * |
310 | * Perform the initial reset handling for the 370/372 and 374 func 0 | |
311 | */ | |
85cd7251 | 312 | |
cc0680a5 | 313 | static int hpt37x_pre_reset(struct ata_link *link, unsigned long deadline) |
669a5db4 JG |
314 | { |
315 | u8 scr2, ata66; | |
cc0680a5 | 316 | struct ata_port *ap = link->ap; |
669a5db4 | 317 | struct pci_dev *pdev = to_pci_dev(ap->host->dev); |
b5bf24b9 AC |
318 | static const struct pci_bits hpt37x_enable_bits[] = { |
319 | { 0x50, 1, 0x04, 0x04 }, | |
320 | { 0x54, 1, 0x04, 0x04 } | |
321 | }; | |
322 | if (!pci_test_config_bits(pdev, &hpt37x_enable_bits[ap->port_no])) | |
323 | return -ENOENT; | |
f20b16ff | 324 | |
669a5db4 JG |
325 | pci_read_config_byte(pdev, 0x5B, &scr2); |
326 | pci_write_config_byte(pdev, 0x5B, scr2 & ~0x01); | |
327 | /* Cable register now active */ | |
328 | pci_read_config_byte(pdev, 0x5A, &ata66); | |
329 | /* Restore state */ | |
330 | pci_write_config_byte(pdev, 0x5B, scr2); | |
85cd7251 | 331 | |
22d5c760 | 332 | if (ata66 & (2 >> ap->port_no)) |
669a5db4 JG |
333 | ap->cbl = ATA_CBL_PATA40; |
334 | else | |
335 | ap->cbl = ATA_CBL_PATA80; | |
336 | ||
337 | /* Reset the state machine */ | |
fcc2f69a | 338 | pci_write_config_byte(pdev, 0x50 + 4 * ap->port_no, 0x37); |
669a5db4 | 339 | udelay(100); |
85cd7251 | 340 | |
cc0680a5 | 341 | return ata_std_prereset(link, deadline); |
669a5db4 JG |
342 | } |
343 | ||
344 | /** | |
345 | * hpt37x_error_handler - reset the hpt374 | |
346 | * @ap: ATA port to reset | |
347 | * | |
348 | * Perform probe for HPT37x, except for HPT374 channel 2 | |
349 | */ | |
85cd7251 | 350 | |
669a5db4 JG |
351 | static void hpt37x_error_handler(struct ata_port *ap) |
352 | { | |
353 | ata_bmdma_drive_eh(ap, hpt37x_pre_reset, ata_std_softreset, NULL, ata_std_postreset); | |
354 | } | |
355 | ||
cc0680a5 | 356 | static int hpt374_pre_reset(struct ata_link *link, unsigned long deadline) |
669a5db4 | 357 | { |
b5bf24b9 AC |
358 | static const struct pci_bits hpt37x_enable_bits[] = { |
359 | { 0x50, 1, 0x04, 0x04 }, | |
360 | { 0x54, 1, 0x04, 0x04 } | |
361 | }; | |
73946f9f | 362 | u16 mcr3; |
669a5db4 | 363 | u8 ata66; |
cc0680a5 | 364 | struct ata_port *ap = link->ap; |
669a5db4 | 365 | struct pci_dev *pdev = to_pci_dev(ap->host->dev); |
73946f9f | 366 | unsigned int mcrbase = 0x50 + 4 * ap->port_no; |
b5bf24b9 AC |
367 | |
368 | if (!pci_test_config_bits(pdev, &hpt37x_enable_bits[ap->port_no])) | |
369 | return -ENOENT; | |
f20b16ff | 370 | |
669a5db4 | 371 | /* Do the extra channel work */ |
73946f9f | 372 | pci_read_config_word(pdev, mcrbase + 2, &mcr3); |
669a5db4 | 373 | /* Set bit 15 of 0x52 to enable TCBLID as input |
669a5db4 | 374 | */ |
73946f9f | 375 | pci_write_config_word(pdev, mcrbase + 2, mcr3 | 0x8000); |
669a5db4 JG |
376 | pci_read_config_byte(pdev, 0x5A, &ata66); |
377 | /* Reset TCBLID/FCBLID to output */ | |
f941b168 | 378 | pci_write_config_word(pdev, mcrbase + 2, mcr3); |
85cd7251 | 379 | |
73946f9f | 380 | if (ata66 & (2 >> ap->port_no)) |
669a5db4 JG |
381 | ap->cbl = ATA_CBL_PATA40; |
382 | else | |
383 | ap->cbl = ATA_CBL_PATA80; | |
384 | ||
385 | /* Reset the state machine */ | |
fcc2f69a | 386 | pci_write_config_byte(pdev, 0x50 + 4 * ap->port_no, 0x37); |
669a5db4 | 387 | udelay(100); |
85cd7251 | 388 | |
cc0680a5 | 389 | return ata_std_prereset(link, deadline); |
669a5db4 JG |
390 | } |
391 | ||
392 | /** | |
393 | * hpt374_error_handler - reset the hpt374 | |
394 | * @classes: | |
395 | * | |
396 | * The 374 cable detect is a little different due to the extra | |
397 | * channels. The function 0 channels work like usual but function 1 | |
398 | * is special | |
399 | */ | |
85cd7251 | 400 | |
669a5db4 JG |
401 | static void hpt374_error_handler(struct ata_port *ap) |
402 | { | |
403 | struct pci_dev *pdev = to_pci_dev(ap->host->dev); | |
85cd7251 | 404 | |
669a5db4 JG |
405 | if (!(PCI_FUNC(pdev->devfn) & 1)) |
406 | hpt37x_error_handler(ap); | |
407 | else | |
408 | ata_bmdma_drive_eh(ap, hpt374_pre_reset, ata_std_softreset, NULL, ata_std_postreset); | |
409 | } | |
410 | ||
411 | /** | |
412 | * hpt370_set_piomode - PIO setup | |
413 | * @ap: ATA interface | |
414 | * @adev: device on the interface | |
415 | * | |
85cd7251 | 416 | * Perform PIO mode setup. |
669a5db4 | 417 | */ |
85cd7251 | 418 | |
669a5db4 JG |
419 | static void hpt370_set_piomode(struct ata_port *ap, struct ata_device *adev) |
420 | { | |
421 | struct pci_dev *pdev = to_pci_dev(ap->host->dev); | |
422 | u32 addr1, addr2; | |
423 | u32 reg; | |
424 | u32 mode; | |
425 | u8 fast; | |
426 | ||
427 | addr1 = 0x40 + 4 * (adev->devno + 2 * ap->port_no); | |
428 | addr2 = 0x51 + 4 * ap->port_no; | |
85cd7251 | 429 | |
669a5db4 JG |
430 | /* Fast interrupt prediction disable, hold off interrupt disable */ |
431 | pci_read_config_byte(pdev, addr2, &fast); | |
432 | fast &= ~0x02; | |
433 | fast |= 0x01; | |
434 | pci_write_config_byte(pdev, addr2, fast); | |
85cd7251 | 435 | |
669a5db4 JG |
436 | pci_read_config_dword(pdev, addr1, ®); |
437 | mode = hpt37x_find_mode(ap, adev->pio_mode); | |
438 | mode &= ~0x8000000; /* No FIFO in PIO */ | |
439 | mode &= ~0x30070000; /* Leave config bits alone */ | |
440 | reg &= 0x30070000; /* Strip timing bits */ | |
441 | pci_write_config_dword(pdev, addr1, reg | mode); | |
442 | } | |
443 | ||
444 | /** | |
445 | * hpt370_set_dmamode - DMA timing setup | |
446 | * @ap: ATA interface | |
447 | * @adev: Device being configured | |
448 | * | |
449 | * Set up the channel for MWDMA or UDMA modes. Much the same as with | |
450 | * PIO, load the mode number and then set MWDMA or UDMA flag. | |
451 | */ | |
85cd7251 | 452 | |
669a5db4 JG |
453 | static void hpt370_set_dmamode(struct ata_port *ap, struct ata_device *adev) |
454 | { | |
455 | struct pci_dev *pdev = to_pci_dev(ap->host->dev); | |
456 | u32 addr1, addr2; | |
457 | u32 reg; | |
458 | u32 mode; | |
459 | u8 fast; | |
460 | ||
461 | addr1 = 0x40 + 4 * (adev->devno + 2 * ap->port_no); | |
462 | addr2 = 0x51 + 4 * ap->port_no; | |
85cd7251 | 463 | |
669a5db4 JG |
464 | /* Fast interrupt prediction disable, hold off interrupt disable */ |
465 | pci_read_config_byte(pdev, addr2, &fast); | |
466 | fast &= ~0x02; | |
467 | fast |= 0x01; | |
468 | pci_write_config_byte(pdev, addr2, fast); | |
85cd7251 | 469 | |
669a5db4 JG |
470 | pci_read_config_dword(pdev, addr1, ®); |
471 | mode = hpt37x_find_mode(ap, adev->dma_mode); | |
472 | mode |= 0x8000000; /* FIFO in MWDMA or UDMA */ | |
473 | mode &= ~0xC0000000; /* Leave config bits alone */ | |
474 | reg &= 0xC0000000; /* Strip timing bits */ | |
475 | pci_write_config_dword(pdev, addr1, reg | mode); | |
476 | } | |
477 | ||
478 | /** | |
479 | * hpt370_bmdma_start - DMA engine begin | |
480 | * @qc: ATA command | |
481 | * | |
482 | * The 370 and 370A want us to reset the DMA engine each time we | |
483 | * use it. The 372 and later are fine. | |
484 | */ | |
85cd7251 | 485 | |
669a5db4 JG |
486 | static void hpt370_bmdma_start(struct ata_queued_cmd *qc) |
487 | { | |
488 | struct ata_port *ap = qc->ap; | |
489 | struct pci_dev *pdev = to_pci_dev(ap->host->dev); | |
490 | pci_write_config_byte(pdev, 0x50 + 4 * ap->port_no, 0x37); | |
491 | udelay(10); | |
492 | ata_bmdma_start(qc); | |
493 | } | |
494 | ||
495 | /** | |
496 | * hpt370_bmdma_end - DMA engine stop | |
497 | * @qc: ATA command | |
498 | * | |
499 | * Work around the HPT370 DMA engine. | |
500 | */ | |
85cd7251 | 501 | |
669a5db4 JG |
502 | static void hpt370_bmdma_stop(struct ata_queued_cmd *qc) |
503 | { | |
504 | struct ata_port *ap = qc->ap; | |
505 | struct pci_dev *pdev = to_pci_dev(ap->host->dev); | |
0d5ff566 | 506 | u8 dma_stat = ioread8(ap->ioaddr.bmdma_addr + 2); |
669a5db4 | 507 | u8 dma_cmd; |
0d5ff566 | 508 | void __iomem *bmdma = ap->ioaddr.bmdma_addr; |
85cd7251 | 509 | |
669a5db4 JG |
510 | if (dma_stat & 0x01) { |
511 | udelay(20); | |
0d5ff566 | 512 | dma_stat = ioread8(bmdma + 2); |
669a5db4 JG |
513 | } |
514 | if (dma_stat & 0x01) { | |
515 | /* Clear the engine */ | |
516 | pci_write_config_byte(pdev, 0x50 + 4 * ap->port_no, 0x37); | |
517 | udelay(10); | |
518 | /* Stop DMA */ | |
0d5ff566 TH |
519 | dma_cmd = ioread8(bmdma ); |
520 | iowrite8(dma_cmd & 0xFE, bmdma); | |
669a5db4 | 521 | /* Clear Error */ |
0d5ff566 TH |
522 | dma_stat = ioread8(bmdma + 2); |
523 | iowrite8(dma_stat | 0x06 , bmdma + 2); | |
669a5db4 JG |
524 | /* Clear the engine */ |
525 | pci_write_config_byte(pdev, 0x50 + 4 * ap->port_no, 0x37); | |
526 | udelay(10); | |
527 | } | |
528 | ata_bmdma_stop(qc); | |
529 | } | |
530 | ||
531 | /** | |
532 | * hpt372_set_piomode - PIO setup | |
533 | * @ap: ATA interface | |
534 | * @adev: device on the interface | |
535 | * | |
85cd7251 | 536 | * Perform PIO mode setup. |
669a5db4 | 537 | */ |
85cd7251 | 538 | |
669a5db4 JG |
539 | static void hpt372_set_piomode(struct ata_port *ap, struct ata_device *adev) |
540 | { | |
541 | struct pci_dev *pdev = to_pci_dev(ap->host->dev); | |
542 | u32 addr1, addr2; | |
543 | u32 reg; | |
544 | u32 mode; | |
545 | u8 fast; | |
546 | ||
547 | addr1 = 0x40 + 4 * (adev->devno + 2 * ap->port_no); | |
548 | addr2 = 0x51 + 4 * ap->port_no; | |
85cd7251 | 549 | |
669a5db4 JG |
550 | /* Fast interrupt prediction disable, hold off interrupt disable */ |
551 | pci_read_config_byte(pdev, addr2, &fast); | |
552 | fast &= ~0x07; | |
553 | pci_write_config_byte(pdev, addr2, fast); | |
85cd7251 | 554 | |
669a5db4 JG |
555 | pci_read_config_dword(pdev, addr1, ®); |
556 | mode = hpt37x_find_mode(ap, adev->pio_mode); | |
85cd7251 | 557 | |
669a5db4 JG |
558 | printk("Find mode for %d reports %X\n", adev->pio_mode, mode); |
559 | mode &= ~0x80000000; /* No FIFO in PIO */ | |
560 | mode &= ~0x30070000; /* Leave config bits alone */ | |
561 | reg &= 0x30070000; /* Strip timing bits */ | |
562 | pci_write_config_dword(pdev, addr1, reg | mode); | |
563 | } | |
564 | ||
565 | /** | |
566 | * hpt372_set_dmamode - DMA timing setup | |
567 | * @ap: ATA interface | |
568 | * @adev: Device being configured | |
569 | * | |
570 | * Set up the channel for MWDMA or UDMA modes. Much the same as with | |
571 | * PIO, load the mode number and then set MWDMA or UDMA flag. | |
572 | */ | |
85cd7251 | 573 | |
669a5db4 JG |
574 | static void hpt372_set_dmamode(struct ata_port *ap, struct ata_device *adev) |
575 | { | |
576 | struct pci_dev *pdev = to_pci_dev(ap->host->dev); | |
577 | u32 addr1, addr2; | |
578 | u32 reg; | |
579 | u32 mode; | |
580 | u8 fast; | |
581 | ||
582 | addr1 = 0x40 + 4 * (adev->devno + 2 * ap->port_no); | |
583 | addr2 = 0x51 + 4 * ap->port_no; | |
85cd7251 | 584 | |
669a5db4 JG |
585 | /* Fast interrupt prediction disable, hold off interrupt disable */ |
586 | pci_read_config_byte(pdev, addr2, &fast); | |
587 | fast &= ~0x07; | |
588 | pci_write_config_byte(pdev, addr2, fast); | |
85cd7251 | 589 | |
669a5db4 JG |
590 | pci_read_config_dword(pdev, addr1, ®); |
591 | mode = hpt37x_find_mode(ap, adev->dma_mode); | |
592 | printk("Find mode for DMA %d reports %X\n", adev->dma_mode, mode); | |
593 | mode &= ~0xC0000000; /* Leave config bits alone */ | |
594 | mode |= 0x80000000; /* FIFO in MWDMA or UDMA */ | |
595 | reg &= 0xC0000000; /* Strip timing bits */ | |
596 | pci_write_config_dword(pdev, addr1, reg | mode); | |
597 | } | |
598 | ||
599 | /** | |
600 | * hpt37x_bmdma_end - DMA engine stop | |
601 | * @qc: ATA command | |
602 | * | |
603 | * Clean up after the HPT372 and later DMA engine | |
604 | */ | |
85cd7251 | 605 | |
669a5db4 JG |
606 | static void hpt37x_bmdma_stop(struct ata_queued_cmd *qc) |
607 | { | |
608 | struct ata_port *ap = qc->ap; | |
609 | struct pci_dev *pdev = to_pci_dev(ap->host->dev); | |
6929da44 | 610 | int mscreg = 0x50 + 4 * ap->port_no; |
669a5db4 | 611 | u8 bwsr_stat, msc_stat; |
85cd7251 | 612 | |
669a5db4 JG |
613 | pci_read_config_byte(pdev, 0x6A, &bwsr_stat); |
614 | pci_read_config_byte(pdev, mscreg, &msc_stat); | |
615 | if (bwsr_stat & (1 << ap->port_no)) | |
616 | pci_write_config_byte(pdev, mscreg, msc_stat | 0x30); | |
617 | ata_bmdma_stop(qc); | |
618 | } | |
619 | ||
620 | ||
621 | static struct scsi_host_template hpt37x_sht = { | |
622 | .module = THIS_MODULE, | |
623 | .name = DRV_NAME, | |
624 | .ioctl = ata_scsi_ioctl, | |
625 | .queuecommand = ata_scsi_queuecmd, | |
626 | .can_queue = ATA_DEF_QUEUE, | |
627 | .this_id = ATA_SHT_THIS_ID, | |
628 | .sg_tablesize = LIBATA_MAX_PRD, | |
669a5db4 JG |
629 | .cmd_per_lun = ATA_SHT_CMD_PER_LUN, |
630 | .emulated = ATA_SHT_EMULATED, | |
631 | .use_clustering = ATA_SHT_USE_CLUSTERING, | |
632 | .proc_name = DRV_NAME, | |
633 | .dma_boundary = ATA_DMA_BOUNDARY, | |
634 | .slave_configure = ata_scsi_slave_config, | |
afdfe899 | 635 | .slave_destroy = ata_scsi_slave_destroy, |
669a5db4 JG |
636 | .bios_param = ata_std_bios_param, |
637 | }; | |
638 | ||
639 | /* | |
640 | * Configuration for HPT370 | |
641 | */ | |
85cd7251 | 642 | |
669a5db4 | 643 | static struct ata_port_operations hpt370_port_ops = { |
669a5db4 JG |
644 | .set_piomode = hpt370_set_piomode, |
645 | .set_dmamode = hpt370_set_dmamode, | |
646 | .mode_filter = hpt370_filter, | |
85cd7251 | 647 | |
669a5db4 JG |
648 | .tf_load = ata_tf_load, |
649 | .tf_read = ata_tf_read, | |
650 | .check_status = ata_check_status, | |
651 | .exec_command = ata_exec_command, | |
652 | .dev_select = ata_std_dev_select, | |
653 | ||
654 | .freeze = ata_bmdma_freeze, | |
655 | .thaw = ata_bmdma_thaw, | |
656 | .error_handler = hpt37x_error_handler, | |
657 | .post_internal_cmd = ata_bmdma_post_internal_cmd, | |
658 | ||
659 | .bmdma_setup = ata_bmdma_setup, | |
660 | .bmdma_start = hpt370_bmdma_start, | |
661 | .bmdma_stop = hpt370_bmdma_stop, | |
662 | .bmdma_status = ata_bmdma_status, | |
663 | ||
664 | .qc_prep = ata_qc_prep, | |
665 | .qc_issue = ata_qc_issue_prot, | |
bda30288 | 666 | |
0d5ff566 | 667 | .data_xfer = ata_data_xfer, |
669a5db4 JG |
668 | |
669 | .irq_handler = ata_interrupt, | |
670 | .irq_clear = ata_bmdma_irq_clear, | |
246ce3b6 | 671 | .irq_on = ata_irq_on, |
669a5db4 | 672 | |
81ad1837 | 673 | .port_start = ata_sff_port_start, |
85cd7251 | 674 | }; |
669a5db4 JG |
675 | |
676 | /* | |
677 | * Configuration for HPT370A. Close to 370 but less filters | |
678 | */ | |
85cd7251 | 679 | |
669a5db4 | 680 | static struct ata_port_operations hpt370a_port_ops = { |
669a5db4 JG |
681 | .set_piomode = hpt370_set_piomode, |
682 | .set_dmamode = hpt370_set_dmamode, | |
683 | .mode_filter = hpt370a_filter, | |
85cd7251 | 684 | |
669a5db4 JG |
685 | .tf_load = ata_tf_load, |
686 | .tf_read = ata_tf_read, | |
687 | .check_status = ata_check_status, | |
688 | .exec_command = ata_exec_command, | |
689 | .dev_select = ata_std_dev_select, | |
690 | ||
691 | .freeze = ata_bmdma_freeze, | |
692 | .thaw = ata_bmdma_thaw, | |
693 | .error_handler = hpt37x_error_handler, | |
694 | .post_internal_cmd = ata_bmdma_post_internal_cmd, | |
695 | ||
696 | .bmdma_setup = ata_bmdma_setup, | |
697 | .bmdma_start = hpt370_bmdma_start, | |
698 | .bmdma_stop = hpt370_bmdma_stop, | |
699 | .bmdma_status = ata_bmdma_status, | |
700 | ||
701 | .qc_prep = ata_qc_prep, | |
702 | .qc_issue = ata_qc_issue_prot, | |
bda30288 | 703 | |
0d5ff566 | 704 | .data_xfer = ata_data_xfer, |
669a5db4 JG |
705 | |
706 | .irq_handler = ata_interrupt, | |
707 | .irq_clear = ata_bmdma_irq_clear, | |
246ce3b6 | 708 | .irq_on = ata_irq_on, |
669a5db4 | 709 | |
81ad1837 | 710 | .port_start = ata_sff_port_start, |
85cd7251 | 711 | }; |
669a5db4 JG |
712 | |
713 | /* | |
714 | * Configuration for HPT372, HPT371, HPT302. Slightly different PIO | |
715 | * and DMA mode setting functionality. | |
716 | */ | |
85cd7251 | 717 | |
669a5db4 | 718 | static struct ata_port_operations hpt372_port_ops = { |
669a5db4 JG |
719 | .set_piomode = hpt372_set_piomode, |
720 | .set_dmamode = hpt372_set_dmamode, | |
721 | .mode_filter = ata_pci_default_filter, | |
85cd7251 | 722 | |
669a5db4 JG |
723 | .tf_load = ata_tf_load, |
724 | .tf_read = ata_tf_read, | |
725 | .check_status = ata_check_status, | |
726 | .exec_command = ata_exec_command, | |
727 | .dev_select = ata_std_dev_select, | |
728 | ||
729 | .freeze = ata_bmdma_freeze, | |
730 | .thaw = ata_bmdma_thaw, | |
731 | .error_handler = hpt37x_error_handler, | |
732 | .post_internal_cmd = ata_bmdma_post_internal_cmd, | |
733 | ||
734 | .bmdma_setup = ata_bmdma_setup, | |
735 | .bmdma_start = ata_bmdma_start, | |
736 | .bmdma_stop = hpt37x_bmdma_stop, | |
737 | .bmdma_status = ata_bmdma_status, | |
738 | ||
739 | .qc_prep = ata_qc_prep, | |
740 | .qc_issue = ata_qc_issue_prot, | |
bda30288 | 741 | |
0d5ff566 | 742 | .data_xfer = ata_data_xfer, |
669a5db4 JG |
743 | |
744 | .irq_handler = ata_interrupt, | |
745 | .irq_clear = ata_bmdma_irq_clear, | |
246ce3b6 | 746 | .irq_on = ata_irq_on, |
669a5db4 | 747 | |
81ad1837 | 748 | .port_start = ata_sff_port_start, |
85cd7251 | 749 | }; |
669a5db4 JG |
750 | |
751 | /* | |
752 | * Configuration for HPT374. Mode setting works like 372 and friends | |
753 | * but we have a different cable detection procedure. | |
754 | */ | |
85cd7251 | 755 | |
669a5db4 | 756 | static struct ata_port_operations hpt374_port_ops = { |
669a5db4 JG |
757 | .set_piomode = hpt372_set_piomode, |
758 | .set_dmamode = hpt372_set_dmamode, | |
759 | .mode_filter = ata_pci_default_filter, | |
85cd7251 | 760 | |
669a5db4 JG |
761 | .tf_load = ata_tf_load, |
762 | .tf_read = ata_tf_read, | |
763 | .check_status = ata_check_status, | |
764 | .exec_command = ata_exec_command, | |
765 | .dev_select = ata_std_dev_select, | |
766 | ||
767 | .freeze = ata_bmdma_freeze, | |
768 | .thaw = ata_bmdma_thaw, | |
769 | .error_handler = hpt374_error_handler, | |
770 | .post_internal_cmd = ata_bmdma_post_internal_cmd, | |
771 | ||
772 | .bmdma_setup = ata_bmdma_setup, | |
773 | .bmdma_start = ata_bmdma_start, | |
774 | .bmdma_stop = hpt37x_bmdma_stop, | |
775 | .bmdma_status = ata_bmdma_status, | |
776 | ||
777 | .qc_prep = ata_qc_prep, | |
778 | .qc_issue = ata_qc_issue_prot, | |
bda30288 | 779 | |
0d5ff566 | 780 | .data_xfer = ata_data_xfer, |
669a5db4 JG |
781 | |
782 | .irq_handler = ata_interrupt, | |
783 | .irq_clear = ata_bmdma_irq_clear, | |
246ce3b6 | 784 | .irq_on = ata_irq_on, |
669a5db4 | 785 | |
81ad1837 | 786 | .port_start = ata_sff_port_start, |
85cd7251 | 787 | }; |
669a5db4 JG |
788 | |
789 | /** | |
790 | * htp37x_clock_slot - Turn timing to PC clock entry | |
791 | * @freq: Reported frequency timing | |
792 | * @base: Base timing | |
793 | * | |
794 | * Turn the timing data intoa clock slot (0 for 33, 1 for 40, 2 for 50 | |
795 | * and 3 for 66Mhz) | |
796 | */ | |
85cd7251 | 797 | |
669a5db4 JG |
798 | static int hpt37x_clock_slot(unsigned int freq, unsigned int base) |
799 | { | |
800 | unsigned int f = (base * freq) / 192; /* Mhz */ | |
801 | if (f < 40) | |
802 | return 0; /* 33Mhz slot */ | |
803 | if (f < 45) | |
804 | return 1; /* 40Mhz slot */ | |
805 | if (f < 55) | |
806 | return 2; /* 50Mhz slot */ | |
807 | return 3; /* 60Mhz slot */ | |
808 | } | |
809 | ||
810 | /** | |
811 | * hpt37x_calibrate_dpll - Calibrate the DPLL loop | |
85cd7251 | 812 | * @dev: PCI device |
669a5db4 JG |
813 | * |
814 | * Perform a calibration cycle on the HPT37x DPLL. Returns 1 if this | |
815 | * succeeds | |
816 | */ | |
817 | ||
818 | static int hpt37x_calibrate_dpll(struct pci_dev *dev) | |
819 | { | |
820 | u8 reg5b; | |
821 | u32 reg5c; | |
822 | int tries; | |
85cd7251 | 823 | |
669a5db4 JG |
824 | for(tries = 0; tries < 0x5000; tries++) { |
825 | udelay(50); | |
826 | pci_read_config_byte(dev, 0x5b, ®5b); | |
827 | if (reg5b & 0x80) { | |
828 | /* See if it stays set */ | |
829 | for(tries = 0; tries < 0x1000; tries ++) { | |
830 | pci_read_config_byte(dev, 0x5b, ®5b); | |
831 | /* Failed ? */ | |
832 | if ((reg5b & 0x80) == 0) | |
833 | return 0; | |
834 | } | |
835 | /* Turn off tuning, we have the DPLL set */ | |
836 | pci_read_config_dword(dev, 0x5c, ®5c); | |
837 | pci_write_config_dword(dev, 0x5c, reg5c & ~ 0x100); | |
838 | return 1; | |
839 | } | |
840 | } | |
841 | /* Never went stable */ | |
842 | return 0; | |
843 | } | |
73946f9f AC |
844 | |
845 | static u32 hpt374_read_freq(struct pci_dev *pdev) | |
846 | { | |
847 | u32 freq; | |
848 | unsigned long io_base = pci_resource_start(pdev, 4); | |
849 | if (PCI_FUNC(pdev->devfn) & 1) { | |
40f46f17 AM |
850 | struct pci_dev *pdev_0; |
851 | ||
852 | pdev_0 = pci_get_slot(pdev->bus, pdev->devfn - 1); | |
73946f9f AC |
853 | /* Someone hot plugged the controller on us ? */ |
854 | if (pdev_0 == NULL) | |
855 | return 0; | |
856 | io_base = pci_resource_start(pdev_0, 4); | |
857 | freq = inl(io_base + 0x90); | |
858 | pci_dev_put(pdev_0); | |
40f46f17 | 859 | } else |
73946f9f AC |
860 | freq = inl(io_base + 0x90); |
861 | return freq; | |
862 | } | |
863 | ||
669a5db4 JG |
864 | /** |
865 | * hpt37x_init_one - Initialise an HPT37X/302 | |
866 | * @dev: PCI device | |
867 | * @id: Entry in match table | |
868 | * | |
869 | * Initialise an HPT37x device. There are some interesting complications | |
870 | * here. Firstly the chip may report 366 and be one of several variants. | |
871 | * Secondly all the timings depend on the clock for the chip which we must | |
872 | * detect and look up | |
873 | * | |
874 | * This is the known chip mappings. It may be missing a couple of later | |
875 | * releases. | |
876 | * | |
877 | * Chip version PCI Rev Notes | |
878 | * HPT366 4 (HPT366) 0 Other driver | |
879 | * HPT366 4 (HPT366) 1 Other driver | |
880 | * HPT368 4 (HPT366) 2 Other driver | |
881 | * HPT370 4 (HPT366) 3 UDMA100 | |
882 | * HPT370A 4 (HPT366) 4 UDMA100 | |
883 | * HPT372 4 (HPT366) 5 UDMA133 (1) | |
884 | * HPT372N 4 (HPT366) 6 Other driver | |
885 | * HPT372A 5 (HPT372) 1 UDMA133 (1) | |
886 | * HPT372N 5 (HPT372) 2 Other driver | |
887 | * HPT302 6 (HPT302) 1 UDMA133 | |
888 | * HPT302N 6 (HPT302) 2 Other driver | |
889 | * HPT371 7 (HPT371) * UDMA133 | |
890 | * HPT374 8 (HPT374) * UDMA133 4 channel | |
891 | * HPT372N 9 (HPT372N) * Other driver | |
892 | * | |
893 | * (1) UDMA133 support depends on the bus clock | |
894 | */ | |
85cd7251 | 895 | |
669a5db4 JG |
896 | static int hpt37x_init_one(struct pci_dev *dev, const struct pci_device_id *id) |
897 | { | |
898 | /* HPT370 - UDMA100 */ | |
1626aeb8 | 899 | static const struct ata_port_info info_hpt370 = { |
669a5db4 | 900 | .sht = &hpt37x_sht, |
1d2808fd | 901 | .flags = ATA_FLAG_SLAVE_POSS, |
669a5db4 JG |
902 | .pio_mask = 0x1f, |
903 | .mwdma_mask = 0x07, | |
bf6263a8 | 904 | .udma_mask = ATA_UDMA5, |
669a5db4 JG |
905 | .port_ops = &hpt370_port_ops |
906 | }; | |
907 | /* HPT370A - UDMA100 */ | |
1626aeb8 | 908 | static const struct ata_port_info info_hpt370a = { |
669a5db4 | 909 | .sht = &hpt37x_sht, |
1d2808fd | 910 | .flags = ATA_FLAG_SLAVE_POSS, |
669a5db4 JG |
911 | .pio_mask = 0x1f, |
912 | .mwdma_mask = 0x07, | |
bf6263a8 | 913 | .udma_mask = ATA_UDMA5, |
669a5db4 JG |
914 | .port_ops = &hpt370a_port_ops |
915 | }; | |
fcc2f69a | 916 | /* HPT370 - UDMA100 */ |
1626aeb8 | 917 | static const struct ata_port_info info_hpt370_33 = { |
fcc2f69a | 918 | .sht = &hpt37x_sht, |
1d2808fd | 919 | .flags = ATA_FLAG_SLAVE_POSS, |
fcc2f69a AC |
920 | .pio_mask = 0x1f, |
921 | .mwdma_mask = 0x07, | |
73946f9f | 922 | .udma_mask = ATA_UDMA5, |
fcc2f69a AC |
923 | .port_ops = &hpt370_port_ops |
924 | }; | |
925 | /* HPT370A - UDMA100 */ | |
1626aeb8 | 926 | static const struct ata_port_info info_hpt370a_33 = { |
fcc2f69a | 927 | .sht = &hpt37x_sht, |
1d2808fd | 928 | .flags = ATA_FLAG_SLAVE_POSS, |
fcc2f69a AC |
929 | .pio_mask = 0x1f, |
930 | .mwdma_mask = 0x07, | |
73946f9f | 931 | .udma_mask = ATA_UDMA5, |
fcc2f69a AC |
932 | .port_ops = &hpt370a_port_ops |
933 | }; | |
669a5db4 | 934 | /* HPT371, 372 and friends - UDMA133 */ |
1626aeb8 | 935 | static const struct ata_port_info info_hpt372 = { |
669a5db4 | 936 | .sht = &hpt37x_sht, |
1d2808fd | 937 | .flags = ATA_FLAG_SLAVE_POSS, |
669a5db4 JG |
938 | .pio_mask = 0x1f, |
939 | .mwdma_mask = 0x07, | |
bf6263a8 | 940 | .udma_mask = ATA_UDMA6, |
669a5db4 JG |
941 | .port_ops = &hpt372_port_ops |
942 | }; | |
62877f6b | 943 | /* HPT374 - UDMA100 */ |
1626aeb8 | 944 | static const struct ata_port_info info_hpt374 = { |
669a5db4 | 945 | .sht = &hpt37x_sht, |
1d2808fd | 946 | .flags = ATA_FLAG_SLAVE_POSS, |
669a5db4 JG |
947 | .pio_mask = 0x1f, |
948 | .mwdma_mask = 0x07, | |
bf6263a8 | 949 | .udma_mask = ATA_UDMA5, |
669a5db4 JG |
950 | .port_ops = &hpt374_port_ops |
951 | }; | |
952 | ||
953 | static const int MHz[4] = { 33, 40, 50, 66 }; | |
1626aeb8 TH |
954 | const struct ata_port_info *port; |
955 | void *private_data = NULL; | |
956 | struct ata_port_info port_info; | |
957 | const struct ata_port_info *ppi[] = { &port_info, NULL }; | |
669a5db4 JG |
958 | |
959 | u8 irqmask; | |
960 | u32 class_rev; | |
fcc2f69a | 961 | u8 mcr1; |
669a5db4 | 962 | u32 freq; |
fcc2f69a | 963 | int prefer_dpll = 1; |
a617c09f | 964 | |
fcc2f69a | 965 | unsigned long iobase = pci_resource_start(dev, 4); |
669a5db4 JG |
966 | |
967 | const struct hpt_chip *chip_table; | |
968 | int clock_slot; | |
969 | ||
970 | pci_read_config_dword(dev, PCI_CLASS_REVISION, &class_rev); | |
971 | class_rev &= 0xFF; | |
85cd7251 | 972 | |
669a5db4 JG |
973 | if (dev->device == PCI_DEVICE_ID_TTI_HPT366) { |
974 | /* May be a later chip in disguise. Check */ | |
975 | /* Older chips are in the HPT366 driver. Ignore them */ | |
976 | if (class_rev < 3) | |
977 | return -ENODEV; | |
978 | /* N series chips have their own driver. Ignore */ | |
979 | if (class_rev == 6) | |
980 | return -ENODEV; | |
981 | ||
85cd7251 | 982 | switch(class_rev) { |
669a5db4 JG |
983 | case 3: |
984 | port = &info_hpt370; | |
985 | chip_table = &hpt370; | |
fcc2f69a | 986 | prefer_dpll = 0; |
669a5db4 JG |
987 | break; |
988 | case 4: | |
989 | port = &info_hpt370a; | |
990 | chip_table = &hpt370a; | |
fcc2f69a | 991 | prefer_dpll = 0; |
669a5db4 JG |
992 | break; |
993 | case 5: | |
994 | port = &info_hpt372; | |
995 | chip_table = &hpt372; | |
996 | break; | |
997 | default: | |
998 | printk(KERN_ERR "pata_hpt37x: Unknown HPT366 subtype please report (%d).\n", class_rev); | |
999 | return -ENODEV; | |
1000 | } | |
1001 | } else { | |
1002 | switch(dev->device) { | |
1003 | case PCI_DEVICE_ID_TTI_HPT372: | |
1004 | /* 372N if rev >= 2*/ | |
1005 | if (class_rev >= 2) | |
1006 | return -ENODEV; | |
1007 | port = &info_hpt372; | |
1008 | chip_table = &hpt372a; | |
1009 | break; | |
1010 | case PCI_DEVICE_ID_TTI_HPT302: | |
1011 | /* 302N if rev > 1 */ | |
1012 | if (class_rev > 1) | |
1013 | return -ENODEV; | |
1014 | port = &info_hpt372; | |
1015 | /* Check this */ | |
1016 | chip_table = &hpt302; | |
1017 | break; | |
1018 | case PCI_DEVICE_ID_TTI_HPT371: | |
fcc2f69a AC |
1019 | if (class_rev > 1) |
1020 | return -ENODEV; | |
669a5db4 JG |
1021 | port = &info_hpt372; |
1022 | chip_table = &hpt371; | |
a4734468 AC |
1023 | /* Single channel device, master is not present |
1024 | but the BIOS (or us for non x86) must mark it | |
fcc2f69a AC |
1025 | absent */ |
1026 | pci_read_config_byte(dev, 0x50, &mcr1); | |
1027 | mcr1 &= ~0x04; | |
1028 | pci_write_config_byte(dev, 0x50, mcr1); | |
669a5db4 JG |
1029 | break; |
1030 | case PCI_DEVICE_ID_TTI_HPT374: | |
1031 | chip_table = &hpt374; | |
1032 | port = &info_hpt374; | |
1033 | break; | |
1034 | default: | |
1035 | printk(KERN_ERR "pata_hpt37x: PCI table is bogus please report (%d).\n", dev->device); | |
1036 | return -ENODEV; | |
1037 | } | |
1038 | } | |
1039 | /* Ok so this is a chip we support */ | |
1040 | ||
1041 | pci_write_config_byte(dev, PCI_CACHE_LINE_SIZE, (L1_CACHE_BYTES / 4)); | |
1042 | pci_write_config_byte(dev, PCI_LATENCY_TIMER, 0x78); | |
1043 | pci_write_config_byte(dev, PCI_MIN_GNT, 0x08); | |
1044 | pci_write_config_byte(dev, PCI_MAX_LAT, 0x08); | |
1045 | ||
1046 | pci_read_config_byte(dev, 0x5A, &irqmask); | |
1047 | irqmask &= ~0x10; | |
1048 | pci_write_config_byte(dev, 0x5a, irqmask); | |
1049 | ||
1050 | /* | |
1051 | * default to pci clock. make sure MA15/16 are set to output | |
1052 | * to prevent drives having problems with 40-pin cables. Needed | |
1053 | * for some drives such as IBM-DTLA which will not enter ready | |
1054 | * state on reset when PDIAG is a input. | |
1055 | */ | |
1056 | ||
85cd7251 | 1057 | pci_write_config_byte(dev, 0x5b, 0x23); |
a617c09f | 1058 | |
fcc2f69a AC |
1059 | /* |
1060 | * HighPoint does this for HPT372A. | |
1061 | * NOTE: This register is only writeable via I/O space. | |
1062 | */ | |
1063 | if (chip_table == &hpt372a) | |
1064 | outb(0x0e, iobase + 0x9c); | |
85cd7251 | 1065 | |
fcc2f69a | 1066 | /* Some devices do not let this value be accessed via PCI space |
73946f9f AC |
1067 | according to the old driver. In addition we must use the value |
1068 | from FN 0 on the HPT374 */ | |
1069 | ||
1070 | if (chip_table == &hpt374) { | |
1071 | freq = hpt374_read_freq(dev); | |
1072 | if (freq == 0) | |
1073 | return -ENODEV; | |
1074 | } else | |
1075 | freq = inl(iobase + 0x90); | |
fcc2f69a | 1076 | |
669a5db4 JG |
1077 | if ((freq >> 12) != 0xABCDE) { |
1078 | int i; | |
1079 | u8 sr; | |
1080 | u32 total = 0; | |
85cd7251 | 1081 | |
669a5db4 | 1082 | printk(KERN_WARNING "pata_hpt37x: BIOS has not set timing clocks.\n"); |
85cd7251 | 1083 | |
669a5db4 JG |
1084 | /* This is the process the HPT371 BIOS is reported to use */ |
1085 | for(i = 0; i < 128; i++) { | |
1086 | pci_read_config_byte(dev, 0x78, &sr); | |
fcc2f69a | 1087 | total += sr & 0x1FF; |
669a5db4 JG |
1088 | udelay(15); |
1089 | } | |
1090 | freq = total / 128; | |
1091 | } | |
1092 | freq &= 0x1FF; | |
85cd7251 | 1093 | |
669a5db4 JG |
1094 | /* |
1095 | * Turn the frequency check into a band and then find a timing | |
1096 | * table to match it. | |
1097 | */ | |
a617c09f | 1098 | |
669a5db4 | 1099 | clock_slot = hpt37x_clock_slot(freq, chip_table->base); |
fcc2f69a | 1100 | if (chip_table->clocks[clock_slot] == NULL || prefer_dpll) { |
669a5db4 JG |
1101 | /* |
1102 | * We need to try PLL mode instead | |
fcc2f69a AC |
1103 | * |
1104 | * For non UDMA133 capable devices we should | |
1105 | * use a 50MHz DPLL by choice | |
669a5db4 | 1106 | */ |
fcc2f69a | 1107 | unsigned int f_low, f_high; |
960c8a10 | 1108 | int dpll, adjust; |
a617c09f | 1109 | |
960c8a10 | 1110 | /* Compute DPLL */ |
d44a65f7 | 1111 | dpll = (port->udma_mask & 0xC0) ? 3 : 2; |
a617c09f | 1112 | |
960c8a10 | 1113 | f_low = (MHz[clock_slot] * 48) / MHz[dpll]; |
fcc2f69a | 1114 | f_high = f_low + 2; |
960c8a10 AC |
1115 | if (clock_slot > 1) |
1116 | f_high += 2; | |
fcc2f69a AC |
1117 | |
1118 | /* Select the DPLL clock. */ | |
1119 | pci_write_config_byte(dev, 0x5b, 0x21); | |
64a81709 | 1120 | pci_write_config_dword(dev, 0x5C, (f_high << 16) | f_low | 0x100); |
85cd7251 | 1121 | |
669a5db4 JG |
1122 | for(adjust = 0; adjust < 8; adjust++) { |
1123 | if (hpt37x_calibrate_dpll(dev)) | |
1124 | break; | |
1125 | /* See if it'll settle at a fractionally different clock */ | |
64a81709 AC |
1126 | if (adjust & 1) |
1127 | f_low -= adjust >> 1; | |
1128 | else | |
1129 | f_high += adjust >> 1; | |
1130 | pci_write_config_dword(dev, 0x5C, (f_high << 16) | f_low | 0x100); | |
669a5db4 JG |
1131 | } |
1132 | if (adjust == 8) { | |
80b8987c | 1133 | printk(KERN_ERR "pata_hpt37x: DPLL did not stabilize!\n"); |
669a5db4 JG |
1134 | return -ENODEV; |
1135 | } | |
960c8a10 | 1136 | if (dpll == 3) |
1626aeb8 | 1137 | private_data = (void *)hpt37x_timings_66; |
fcc2f69a | 1138 | else |
1626aeb8 | 1139 | private_data = (void *)hpt37x_timings_50; |
85cd7251 | 1140 | |
80b8987c SS |
1141 | printk(KERN_INFO "pata_hpt37x: bus clock %dMHz, using %dMHz DPLL.\n", |
1142 | MHz[clock_slot], MHz[dpll]); | |
669a5db4 | 1143 | } else { |
1626aeb8 | 1144 | private_data = (void *)chip_table->clocks[clock_slot]; |
669a5db4 | 1145 | /* |
a4734468 AC |
1146 | * Perform a final fixup. Note that we will have used the |
1147 | * DPLL on the HPT372 which means we don't have to worry | |
1148 | * about lack of UDMA133 support on lower clocks | |
1149 | */ | |
85cd7251 | 1150 | |
fcc2f69a AC |
1151 | if (clock_slot < 2 && port == &info_hpt370) |
1152 | port = &info_hpt370_33; | |
1153 | if (clock_slot < 2 && port == &info_hpt370a) | |
1154 | port = &info_hpt370a_33; | |
80b8987c SS |
1155 | printk(KERN_INFO "pata_hpt37x: %s using %dMHz bus clock.\n", |
1156 | chip_table->name, MHz[clock_slot]); | |
669a5db4 | 1157 | } |
fcc2f69a | 1158 | |
669a5db4 | 1159 | /* Now kick off ATA set up */ |
1626aeb8 TH |
1160 | port_info = *port; |
1161 | port_info.private_data = private_data; | |
1162 | ||
1163 | return ata_pci_init_one(dev, ppi); | |
669a5db4 JG |
1164 | } |
1165 | ||
2d2744fc JG |
1166 | static const struct pci_device_id hpt37x[] = { |
1167 | { PCI_VDEVICE(TTI, PCI_DEVICE_ID_TTI_HPT366), }, | |
1168 | { PCI_VDEVICE(TTI, PCI_DEVICE_ID_TTI_HPT371), }, | |
1169 | { PCI_VDEVICE(TTI, PCI_DEVICE_ID_TTI_HPT372), }, | |
1170 | { PCI_VDEVICE(TTI, PCI_DEVICE_ID_TTI_HPT374), }, | |
1171 | { PCI_VDEVICE(TTI, PCI_DEVICE_ID_TTI_HPT302), }, | |
1172 | ||
1173 | { }, | |
669a5db4 JG |
1174 | }; |
1175 | ||
1176 | static struct pci_driver hpt37x_pci_driver = { | |
2d2744fc | 1177 | .name = DRV_NAME, |
669a5db4 JG |
1178 | .id_table = hpt37x, |
1179 | .probe = hpt37x_init_one, | |
1180 | .remove = ata_pci_remove_one | |
1181 | }; | |
1182 | ||
1183 | static int __init hpt37x_init(void) | |
1184 | { | |
1185 | return pci_register_driver(&hpt37x_pci_driver); | |
1186 | } | |
1187 | ||
669a5db4 JG |
1188 | static void __exit hpt37x_exit(void) |
1189 | { | |
1190 | pci_unregister_driver(&hpt37x_pci_driver); | |
1191 | } | |
1192 | ||
669a5db4 JG |
1193 | MODULE_AUTHOR("Alan Cox"); |
1194 | MODULE_DESCRIPTION("low-level driver for the Highpoint HPT37x/30x"); | |
1195 | MODULE_LICENSE("GPL"); | |
1196 | MODULE_DEVICE_TABLE(pci, hpt37x); | |
1197 | MODULE_VERSION(DRV_VERSION); | |
1198 | ||
1199 | module_init(hpt37x_init); | |
1200 | module_exit(hpt37x_exit); |