]> git.proxmox.com Git - mirror_ubuntu-jammy-kernel.git/blame - drivers/ata/sata_mv.c
projects / mirror_ubuntu-jammy-kernel.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Merge branch 'for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/mszeredi...
[mirror_ubuntu-jammy-kernel.git] / drivers / ata / sata_mv.c
CommitLineData
20f733e7
BR		 1/*
2 * sata_mv.c - Marvell SATA support
3 *
e12bef50 4 * Copyright 2008: Marvell Corporation, all rights reserved.
8b260248 5 * Copyright 2005: EMC Corporation, all rights reserved.
e2b1be56 6 * Copyright 2005 Red Hat, Inc. All rights reserved.
20f733e7
BR		 7 *
8 * Please ALWAYS copy linux-ide@vger.kernel.org on emails.
9 *
10 * This program is free software; you can redistribute it and/or modify
11 * it under the terms of the GNU General Public License as published by
12 * the Free Software Foundation; version 2 of the License.
13 *
14 * This program is distributed in the hope that it will be useful,
15 * but WITHOUT ANY WARRANTY; without even the implied warranty of
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
17 * GNU General Public License for more details.
18 *
19 * You should have received a copy of the GNU General Public License
20 * along with this program; if not, write to the Free Software
21 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
22 *
23 */
24
4a05e209 25/*
85afb934
ML		 26 * sata_mv TODO list:
27 *
28 * --> Errata workaround for NCQ device errors.
29 *
30 * --> More errata workarounds for PCI-X.
31 *
32 * --> Complete a full errata audit for all chipsets to identify others.
33 *
34 * --> ATAPI support (Marvell claims the 60xx/70xx chips can do it).
35 *
36 * --> Investigate problems with PCI Message Signalled Interrupts (MSI).
37 *
38 * --> Cache frequently-accessed registers in mv_port_priv to reduce overhead.
39 *
40 * --> Develop a low-power-consumption strategy, and implement it.
41 *
42 * --> [Experiment, low priority] Investigate interrupt coalescing.
43 * Quite often, especially with PCI Message Signalled Interrupts (MSI),
44 * the overhead reduced by interrupt mitigation is quite often not
45 * worth the latency cost.
46 *
47 * --> [Experiment, Marvell value added] Is it possible to use target
48 * mode to cross-connect two Linux boxes with Marvell cards? If so,
49 * creating LibATA target mode support would be very interesting.
50 *
51 * Target mode, for those without docs, is the ability to directly
52 * connect two SATA ports.
53 */
4a05e209 54
20f733e7
BR		 55#include <linux/kernel.h>
56#include <linux/module.h>
57#include <linux/pci.h>
58#include <linux/init.h>
59#include <linux/blkdev.h>
60#include <linux/delay.h>
61#include <linux/interrupt.h>
8d8b6004 62#include <linux/dmapool.h>
20f733e7 63#include <linux/dma-mapping.h>
a9524a76 64#include <linux/device.h>
f351b2d6
SB		 65#include <linux/platform_device.h>
66#include <linux/ata_platform.h>
15a32632 67#include <linux/mbus.h>
c46938cc 68#include <linux/bitops.h>
20f733e7 69#include <scsi/scsi_host.h>
193515d5 70#include <scsi/scsi_cmnd.h>
6c08772e 71#include <scsi/scsi_device.h>
20f733e7 72#include <linux/libata.h>
20f733e7
BR		 73
74#define DRV_NAME "sata_mv"
0388a8c0 75#define DRV_VERSION "1.24"
20f733e7
BR		 76
77enum {
78 /* BAR's are enumerated in terms of pci_resource_start() terms */
79 MV_PRIMARY_BAR = 0, /* offset 0x10: memory space */
80 MV_IO_BAR = 2, /* offset 0x18: IO space */
81 MV_MISC_BAR = 3, /* offset 0x1c: FLASH, NVRAM, SRAM */
82
83 MV_MAJOR_REG_AREA_SZ = 0x10000, /* 64KB */
84 MV_MINOR_REG_AREA_SZ = 0x2000, /* 8KB */
85
86 MV_PCI_REG_BASE = 0,
87 MV_IRQ_COAL_REG_BASE = 0x18000, /* 6xxx part only */
615ab953
ML		 88 MV_IRQ_COAL_CAUSE = (MV_IRQ_COAL_REG_BASE + 0x08),
89 MV_IRQ_COAL_CAUSE_LO = (MV_IRQ_COAL_REG_BASE + 0x88),
90 MV_IRQ_COAL_CAUSE_HI = (MV_IRQ_COAL_REG_BASE + 0x8c),
91 MV_IRQ_COAL_THRESHOLD = (MV_IRQ_COAL_REG_BASE + 0xcc),
92 MV_IRQ_COAL_TIME_THRESHOLD = (MV_IRQ_COAL_REG_BASE + 0xd0),
93
20f733e7 94 MV_SATAHC0_REG_BASE = 0x20000,
8e7decdb
ML		 95 MV_FLASH_CTL_OFS = 0x1046c,
96 MV_GPIO_PORT_CTL_OFS = 0x104f0,
97 MV_RESET_CFG_OFS = 0x180d8,
20f733e7
BR		 98
99 MV_PCI_REG_SZ = MV_MAJOR_REG_AREA_SZ,
100 MV_SATAHC_REG_SZ = MV_MAJOR_REG_AREA_SZ,
101 MV_SATAHC_ARBTR_REG_SZ = MV_MINOR_REG_AREA_SZ, /* arbiter */
102 MV_PORT_REG_SZ = MV_MINOR_REG_AREA_SZ,
103
31961943
BR		 104 MV_MAX_Q_DEPTH = 32,
105 MV_MAX_Q_DEPTH_MASK = MV_MAX_Q_DEPTH - 1,
106
107 /* CRQB needs alignment on a 1KB boundary. Size == 1KB
108 * CRPB needs alignment on a 256B boundary. Size == 256B
31961943
BR		 109 * ePRD (SG) entries need alignment on a 16B boundary. Size == 16B
110 */
111 MV_CRQB_Q_SZ = (32 * MV_MAX_Q_DEPTH),
112 MV_CRPB_Q_SZ = (8 * MV_MAX_Q_DEPTH),
da2fa9ba 113 MV_MAX_SG_CT = 256,
31961943 114 MV_SG_TBL_SZ = (16 * MV_MAX_SG_CT),
31961943 115
352fab70 116 /* Determine hc from 0-7 port: hc = port >> MV_PORT_HC_SHIFT */
20f733e7 117 MV_PORT_HC_SHIFT = 2,
352fab70
ML		 118 MV_PORTS_PER_HC = (1 << MV_PORT_HC_SHIFT), /* 4 */
119 /* Determine hc port from 0-7 port: hardport = port & MV_PORT_MASK */
120 MV_PORT_MASK = (MV_PORTS_PER_HC - 1), /* 3 */
20f733e7
BR		 121
122 /* Host Flags */
123 MV_FLAG_DUAL_HC = (1 << 30), /* two SATA Host Controllers */
124 MV_FLAG_IRQ_COALESCE = (1 << 29), /* IRQ coalescing capability */
7bb3c529 125
c5d3e45a 126 MV_COMMON_FLAGS = ATA_FLAG_SATA | ATA_FLAG_NO_LEGACY |
bdd4ddde
JG		 127 ATA_FLAG_MMIO | ATA_FLAG_NO_ATAPI |
128 ATA_FLAG_PIO_POLLING,
ad3aef51 129
47c2b677 130 MV_6XXX_FLAGS = MV_FLAG_IRQ_COALESCE,
20f733e7 131
ad3aef51
ML		 132 MV_GENIIE_FLAGS = MV_COMMON_FLAGS | MV_6XXX_FLAGS |
133 ATA_FLAG_PMP | ATA_FLAG_ACPI_SATA |
c443c500 134 ATA_FLAG_NCQ | ATA_FLAG_AN,
ad3aef51 135
31961943
BR		 136 CRQB_FLAG_READ = (1 << 0),
137 CRQB_TAG_SHIFT = 1,
c5d3e45a 138 CRQB_IOID_SHIFT = 6, /* CRQB Gen-II/IIE IO Id shift */
e12bef50 139 CRQB_PMP_SHIFT = 12, /* CRQB Gen-II/IIE PMP shift */
c5d3e45a 140 CRQB_HOSTQ_SHIFT = 17, /* CRQB Gen-II/IIE HostQueTag shift */
31961943
BR		 141 CRQB_CMD_ADDR_SHIFT = 8,
142 CRQB_CMD_CS = (0x2 << 11),
143 CRQB_CMD_LAST = (1 << 15),
144
145 CRPB_FLAG_STATUS_SHIFT = 8,
c5d3e45a
JG		 146 CRPB_IOID_SHIFT_6 = 5, /* CRPB Gen-II IO Id shift */
147 CRPB_IOID_SHIFT_7 = 7, /* CRPB Gen-IIE IO Id shift */
31961943
BR		 148
149 EPRD_FLAG_END_OF_TBL = (1 << 31),
150
20f733e7
BR		 151 /* PCI interface registers */
152
31961943 153 PCI_COMMAND_OFS = 0xc00,
8e7decdb 154 PCI_COMMAND_MRDTRIG = (1 << 7), /* PCI Master Read Trigger */
31961943 155
20f733e7
BR		 156 PCI_MAIN_CMD_STS_OFS = 0xd30,
157 STOP_PCI_MASTER = (1 << 2),
158 PCI_MASTER_EMPTY = (1 << 3),
159 GLOB_SFT_RST = (1 << 4),
160
8e7decdb
ML		 161 MV_PCI_MODE_OFS = 0xd00,
162 MV_PCI_MODE_MASK = 0x30,
163
522479fb
JG		 164 MV_PCI_EXP_ROM_BAR_CTL = 0xd2c,
165 MV_PCI_DISC_TIMER = 0xd04,
166 MV_PCI_MSI_TRIGGER = 0xc38,
167 MV_PCI_SERR_MASK = 0xc28,
8e7decdb 168 MV_PCI_XBAR_TMOUT_OFS = 0x1d04,
522479fb
JG		 169 MV_PCI_ERR_LOW_ADDRESS = 0x1d40,
170 MV_PCI_ERR_HIGH_ADDRESS = 0x1d44,
171 MV_PCI_ERR_ATTRIBUTE = 0x1d48,
172 MV_PCI_ERR_COMMAND = 0x1d50,
173
02a121da
ML		 174 PCI_IRQ_CAUSE_OFS = 0x1d58,
175 PCI_IRQ_MASK_OFS = 0x1d5c,
20f733e7
BR		 176 PCI_UNMASK_ALL_IRQS = 0x7fffff, /* bits 22-0 */
177
02a121da
ML		 178 PCIE_IRQ_CAUSE_OFS = 0x1900,
179 PCIE_IRQ_MASK_OFS = 0x1910,
646a4da5 180 PCIE_UNMASK_ALL_IRQS = 0x40a, /* assorted bits */
02a121da 181
7368f919
ML		 182 /* Host Controller Main Interrupt Cause/Mask registers (1 per-chip) */
183 PCI_HC_MAIN_IRQ_CAUSE_OFS = 0x1d60,
184 PCI_HC_MAIN_IRQ_MASK_OFS = 0x1d64,
185 SOC_HC_MAIN_IRQ_CAUSE_OFS = 0x20020,
186 SOC_HC_MAIN_IRQ_MASK_OFS = 0x20024,
352fab70
ML		 187 ERR_IRQ = (1 << 0), /* shift by port # */
188 DONE_IRQ = (1 << 1), /* shift by port # */
20f733e7
BR		 189 HC0_IRQ_PEND = 0x1ff, /* bits 0-8 = HC0's ports */
190 HC_SHIFT = 9, /* bits 9-17 = HC1's ports */
191 PCI_ERR = (1 << 18),
192 TRAN_LO_DONE = (1 << 19), /* 6xxx: IRQ coalescing */
193 TRAN_HI_DONE = (1 << 20), /* 6xxx: IRQ coalescing */
fb621e2f
JG		 194 PORTS_0_3_COAL_DONE = (1 << 8),
195 PORTS_4_7_COAL_DONE = (1 << 17),
20f733e7
BR		 196 PORTS_0_7_COAL_DONE = (1 << 21), /* 6xxx: IRQ coalescing */
197 GPIO_INT = (1 << 22),
198 SELF_INT = (1 << 23),
199 TWSI_INT = (1 << 24),
200 HC_MAIN_RSVD = (0x7f << 25), /* bits 31-25 */
fb621e2f 201 HC_MAIN_RSVD_5 = (0x1fff << 19), /* bits 31-19 */
e12bef50 202 HC_MAIN_RSVD_SOC = (0x3fffffb << 6), /* bits 31-9, 7-6 */
20f733e7
BR		 203
204 /* SATAHC registers */
205 HC_CFG_OFS = 0,
206
207 HC_IRQ_CAUSE_OFS = 0x14,
352fab70
ML		 208 DMA_IRQ = (1 << 0), /* shift by port # */
209 HC_COAL_IRQ = (1 << 4), /* IRQ coalescing */
20f733e7
BR		 210 DEV_IRQ = (1 << 8), /* shift by port # */
211
212 /* Shadow block registers */
31961943
BR		 213 SHD_BLK_OFS = 0x100,
214 SHD_CTL_AST_OFS = 0x20, /* ofs from SHD_BLK_OFS */
20f733e7
BR		 215
216 /* SATA registers */
217 SATA_STATUS_OFS = 0x300, /* ctrl, err regs follow status */
218 SATA_ACTIVE_OFS = 0x350,
0c58912e 219 SATA_FIS_IRQ_CAUSE_OFS = 0x364,
c443c500 220 SATA_FIS_IRQ_AN = (1 << 9), /* async notification */
17c5aab5 221
e12bef50 222 LTMODE_OFS = 0x30c,
17c5aab5
ML		 223 LTMODE_BIT8 = (1 << 8), /* unknown, but necessary */
224
47c2b677 225 PHY_MODE3 = 0x310,
bca1c4eb 226 PHY_MODE4 = 0x314,
ba069e37
ML		 227 PHY_MODE4_CFG_MASK = 0x00000003, /* phy internal config field */
228 PHY_MODE4_CFG_VALUE = 0x00000001, /* phy internal config field */
229 PHY_MODE4_RSVD_ZEROS = 0x5de3fffa, /* Gen2e always write zeros */
230 PHY_MODE4_RSVD_ONES = 0x00000005, /* Gen2e always write ones */
231
bca1c4eb 232 PHY_MODE2 = 0x330,
e12bef50 233 SATA_IFCTL_OFS = 0x344,
8e7decdb 234 SATA_TESTCTL_OFS = 0x348,
e12bef50
ML		 235 SATA_IFSTAT_OFS = 0x34c,
236 VENDOR_UNIQUE_FIS_OFS = 0x35c,
17c5aab5 237
8e7decdb
ML		 238 FISCFG_OFS = 0x360,
239 FISCFG_WAIT_DEV_ERR = (1 << 8), /* wait for host on DevErr */
240 FISCFG_SINGLE_SYNC = (1 << 16), /* SYNC on DMA activation */
17c5aab5 241
c9d39130 242 MV5_PHY_MODE = 0x74,
8e7decdb
ML		 243 MV5_LTMODE_OFS = 0x30,
244 MV5_PHY_CTL_OFS = 0x0C,
245 SATA_INTERFACE_CFG_OFS = 0x050,
bca1c4eb
JG		 246
247 MV_M2_PREAMP_MASK = 0x7e0,
20f733e7
BR		 248
249 /* Port registers */
250 EDMA_CFG_OFS = 0,
0c58912e
ML		 251 EDMA_CFG_Q_DEPTH = 0x1f, /* max device queue depth */
252 EDMA_CFG_NCQ = (1 << 5), /* for R/W FPDMA queued */
253 EDMA_CFG_NCQ_GO_ON_ERR = (1 << 14), /* continue on error */
254 EDMA_CFG_RD_BRST_EXT = (1 << 11), /* read burst 512B */
255 EDMA_CFG_WR_BUFF_LEN = (1 << 13), /* write buffer 512B */
e12bef50
ML		 256 EDMA_CFG_EDMA_FBS = (1 << 16), /* EDMA FIS-Based Switching */
257 EDMA_CFG_FBS = (1 << 26), /* FIS-Based Switching */
20f733e7
BR		 258
259 EDMA_ERR_IRQ_CAUSE_OFS = 0x8,
260 EDMA_ERR_IRQ_MASK_OFS = 0xc,
6c1153e0
JG		 261 EDMA_ERR_D_PAR = (1 << 0), /* UDMA data parity err */
262 EDMA_ERR_PRD_PAR = (1 << 1), /* UDMA PRD parity err */
263 EDMA_ERR_DEV = (1 << 2), /* device error */
264 EDMA_ERR_DEV_DCON = (1 << 3), /* device disconnect */
265 EDMA_ERR_DEV_CON = (1 << 4), /* device connected */
266 EDMA_ERR_SERR = (1 << 5), /* SError bits [WBDST] raised */
c5d3e45a
JG		 267 EDMA_ERR_SELF_DIS = (1 << 7), /* Gen II/IIE self-disable */
268 EDMA_ERR_SELF_DIS_5 = (1 << 8), /* Gen I self-disable */
6c1153e0 269 EDMA_ERR_BIST_ASYNC = (1 << 8), /* BIST FIS or Async Notify */
c5d3e45a 270 EDMA_ERR_TRANS_IRQ_7 = (1 << 8), /* Gen IIE transprt layer irq */
6c1153e0
JG		 271 EDMA_ERR_CRQB_PAR = (1 << 9), /* CRQB parity error */
272 EDMA_ERR_CRPB_PAR = (1 << 10), /* CRPB parity error */
273 EDMA_ERR_INTRL_PAR = (1 << 11), /* internal parity error */
274 EDMA_ERR_IORDY = (1 << 12), /* IORdy timeout */
646a4da5 275
6c1153e0 276 EDMA_ERR_LNK_CTRL_RX = (0xf << 13), /* link ctrl rx error */
646a4da5
ML		 277 EDMA_ERR_LNK_CTRL_RX_0 = (1 << 13), /* transient: CRC err */
278 EDMA_ERR_LNK_CTRL_RX_1 = (1 << 14), /* transient: FIFO err */
279 EDMA_ERR_LNK_CTRL_RX_2 = (1 << 15), /* fatal: caught SYNC */
280 EDMA_ERR_LNK_CTRL_RX_3 = (1 << 16), /* transient: FIS rx err */
281
6c1153e0 282 EDMA_ERR_LNK_DATA_RX = (0xf << 17), /* link data rx error */
646a4da5 283
6c1153e0 284 EDMA_ERR_LNK_CTRL_TX = (0x1f << 21), /* link ctrl tx error */
646a4da5
ML		 285 EDMA_ERR_LNK_CTRL_TX_0 = (1 << 21), /* transient: CRC err */
286 EDMA_ERR_LNK_CTRL_TX_1 = (1 << 22), /* transient: FIFO err */
287 EDMA_ERR_LNK_CTRL_TX_2 = (1 << 23), /* transient: caught SYNC */
288 EDMA_ERR_LNK_CTRL_TX_3 = (1 << 24), /* transient: caught DMAT */
289 EDMA_ERR_LNK_CTRL_TX_4 = (1 << 25), /* transient: FIS collision */
290
6c1153e0 291 EDMA_ERR_LNK_DATA_TX = (0x1f << 26), /* link data tx error */
646a4da5 292
6c1153e0 293 EDMA_ERR_TRANS_PROTO = (1 << 31), /* transport protocol error */
c5d3e45a
JG		 294 EDMA_ERR_OVERRUN_5 = (1 << 5),
295 EDMA_ERR_UNDERRUN_5 = (1 << 6),
646a4da5
ML		 296
297 EDMA_ERR_IRQ_TRANSIENT = EDMA_ERR_LNK_CTRL_RX_0 |
298 EDMA_ERR_LNK_CTRL_RX_1 |
299 EDMA_ERR_LNK_CTRL_RX_3 |
85afb934 300 EDMA_ERR_LNK_CTRL_TX,
646a4da5 301
bdd4ddde
JG		 302 EDMA_EH_FREEZE = EDMA_ERR_D_PAR |
303 EDMA_ERR_PRD_PAR |
304 EDMA_ERR_DEV_DCON |
305 EDMA_ERR_DEV_CON |
306 EDMA_ERR_SERR |
307 EDMA_ERR_SELF_DIS |
6c1153e0 308 EDMA_ERR_CRQB_PAR |
bdd4ddde
JG		 309 EDMA_ERR_CRPB_PAR |
310 EDMA_ERR_INTRL_PAR |
311 EDMA_ERR_IORDY |
312 EDMA_ERR_LNK_CTRL_RX_2 |
313 EDMA_ERR_LNK_DATA_RX |
314 EDMA_ERR_LNK_DATA_TX |
315 EDMA_ERR_TRANS_PROTO,
e12bef50 316
bdd4ddde
JG		 317 EDMA_EH_FREEZE_5 = EDMA_ERR_D_PAR |
318 EDMA_ERR_PRD_PAR |
319 EDMA_ERR_DEV_DCON |
320 EDMA_ERR_DEV_CON |
321 EDMA_ERR_OVERRUN_5 |
322 EDMA_ERR_UNDERRUN_5 |
323 EDMA_ERR_SELF_DIS_5 |
6c1153e0 324 EDMA_ERR_CRQB_PAR |
bdd4ddde
JG		 325 EDMA_ERR_CRPB_PAR |
326 EDMA_ERR_INTRL_PAR |
327 EDMA_ERR_IORDY,
20f733e7 328
31961943
BR		 329 EDMA_REQ_Q_BASE_HI_OFS = 0x10,
330 EDMA_REQ_Q_IN_PTR_OFS = 0x14, /* also contains BASE_LO */
31961943
BR		 331
332 EDMA_REQ_Q_OUT_PTR_OFS = 0x18,
333 EDMA_REQ_Q_PTR_SHIFT = 5,
334
335 EDMA_RSP_Q_BASE_HI_OFS = 0x1c,
336 EDMA_RSP_Q_IN_PTR_OFS = 0x20,
337 EDMA_RSP_Q_OUT_PTR_OFS = 0x24, /* also contains BASE_LO */
31961943
BR		 338 EDMA_RSP_Q_PTR_SHIFT = 3,
339
0ea9e179
JG		 340 EDMA_CMD_OFS = 0x28, /* EDMA command register */
341 EDMA_EN = (1 << 0), /* enable EDMA */
342 EDMA_DS = (1 << 1), /* disable EDMA; self-negated */
8e7decdb
ML		 343 EDMA_RESET = (1 << 2), /* reset eng/trans/link/phy */
344
345 EDMA_STATUS_OFS = 0x30, /* EDMA engine status */
346 EDMA_STATUS_CACHE_EMPTY = (1 << 6), /* GenIIe command cache empty */
347 EDMA_STATUS_IDLE = (1 << 7), /* GenIIe EDMA enabled/idle */
20f733e7 348
8e7decdb
ML		 349 EDMA_IORDY_TMOUT_OFS = 0x34,
350 EDMA_ARB_CFG_OFS = 0x38,
351
352 EDMA_HALTCOND_OFS = 0x60, /* GenIIe halt conditions */
bca1c4eb 353
352fab70
ML		 354 GEN_II_NCQ_MAX_SECTORS = 256, /* max sects/io on Gen2 w/NCQ */
355
31961943
BR		 356 /* Host private flags (hp_flags) */
357 MV_HP_FLAG_MSI = (1 << 0),
47c2b677
JG		 358 MV_HP_ERRATA_50XXB0 = (1 << 1),
359 MV_HP_ERRATA_50XXB2 = (1 << 2),
360 MV_HP_ERRATA_60X1B2 = (1 << 3),
361 MV_HP_ERRATA_60X1C0 = (1 << 4),
0ea9e179
JG		 362 MV_HP_GEN_I = (1 << 6), /* Generation I: 50xx */
363 MV_HP_GEN_II = (1 << 7), /* Generation II: 60xx */
364 MV_HP_GEN_IIE = (1 << 8), /* Generation IIE: 6042/7042 */
02a121da 365 MV_HP_PCIE = (1 << 9), /* PCIe bus/regs: 7042 */
616d4a98 366 MV_HP_CUT_THROUGH = (1 << 10), /* can use EDMA cut-through */
1f398472 367 MV_HP_FLAG_SOC = (1 << 11), /* SystemOnChip, no PCI */
20f733e7 368
31961943 369 /* Port private flags (pp_flags) */
0ea9e179 370 MV_PP_FLAG_EDMA_EN = (1 << 0), /* is EDMA engine enabled? */
72109168 371 MV_PP_FLAG_NCQ_EN = (1 << 1), /* is EDMA set up for NCQ? */
00f42eab 372 MV_PP_FLAG_FBS_EN = (1 << 2), /* is EDMA set up for FBS? */
29d187bb 373 MV_PP_FLAG_DELAYED_EH = (1 << 3), /* delayed dev err handling */
20f733e7
BR		 374};
375
ee9ccdf7
JG		 376#define IS_GEN_I(hpriv) ((hpriv)->hp_flags & MV_HP_GEN_I)
377#define IS_GEN_II(hpriv) ((hpriv)->hp_flags & MV_HP_GEN_II)
e4e7b892 378#define IS_GEN_IIE(hpriv) ((hpriv)->hp_flags & MV_HP_GEN_IIE)
8e7decdb 379#define IS_PCIE(hpriv) ((hpriv)->hp_flags & MV_HP_PCIE)
1f398472 380#define IS_SOC(hpriv) ((hpriv)->hp_flags & MV_HP_FLAG_SOC)
bca1c4eb 381
15a32632
LB		 382#define WINDOW_CTRL(i) (0x20030 + ((i) << 4))
383#define WINDOW_BASE(i) (0x20034 + ((i) << 4))
384
095fec88 385enum {
baf14aa1
JG		 386 /* DMA boundary 0xffff is required by the s/g splitting
387 * we need on /length/ in mv_fill-sg().
388 */
389 MV_DMA_BOUNDARY = 0xffffU,
095fec88 390
0ea9e179
JG		 391 /* mask of register bits containing lower 32 bits
392 * of EDMA request queue DMA address
393 */
095fec88
JG		 394 EDMA_REQ_Q_BASE_LO_MASK = 0xfffffc00U,
395
0ea9e179 396 /* ditto, for response queue */
095fec88
JG		 397 EDMA_RSP_Q_BASE_LO_MASK = 0xffffff00U,
398};
399
522479fb
JG		 400enum chip_type {
401 chip_504x,
402 chip_508x,
403 chip_5080,
404 chip_604x,
405 chip_608x,
e4e7b892
JG		 406 chip_6042,
407 chip_7042,
f351b2d6 408 chip_soc,
522479fb
JG		 409};
410
31961943
BR		 411/* Command ReQuest Block: 32B */
412struct mv_crqb {
e1469874
ML		 413 __le32 sg_addr;
414 __le32 sg_addr_hi;
415 __le16 ctrl_flags;
416 __le16 ata_cmd[11];
31961943 417};
20f733e7 418
e4e7b892 419struct mv_crqb_iie {
e1469874
ML		 420 __le32 addr;
421 __le32 addr_hi;
422 __le32 flags;
423 __le32 len;
424 __le32 ata_cmd[4];
e4e7b892
JG		 425};
426
31961943
BR		 427/* Command ResPonse Block: 8B */
428struct mv_crpb {
e1469874
ML		 429 __le16 id;
430 __le16 flags;
431 __le32 tmstmp;
20f733e7
BR		 432};
433
31961943
BR		 434/* EDMA Physical Region Descriptor (ePRD); A.K.A. SG */
435struct mv_sg {
e1469874
ML		 436 __le32 addr;
437 __le32 flags_size;
438 __le32 addr_hi;
439 __le32 reserved;
31961943 440};
20f733e7 441
31961943
BR		 442struct mv_port_priv {
443 struct mv_crqb *crqb;
444 dma_addr_t crqb_dma;
445 struct mv_crpb *crpb;
446 dma_addr_t crpb_dma;
eb73d558
ML		 447 struct mv_sg *sg_tbl[MV_MAX_Q_DEPTH];
448 dma_addr_t sg_tbl_dma[MV_MAX_Q_DEPTH];
bdd4ddde
JG		 449
450 unsigned int req_idx;
451 unsigned int resp_idx;
452
31961943 453 u32 pp_flags;
29d187bb 454 unsigned int delayed_eh_pmp_map;
31961943
BR		 455};
456
bca1c4eb
JG		 457struct mv_port_signal {
458 u32 amps;
459 u32 pre;
460};
461
02a121da
ML		 462struct mv_host_priv {
463 u32 hp_flags;
96e2c487 464 u32 main_irq_mask;
02a121da
ML		 465 struct mv_port_signal signal[8];
466 const struct mv_hw_ops *ops;
f351b2d6
SB		 467 int n_ports;
468 void __iomem *base;
7368f919
ML		 469 void __iomem *main_irq_cause_addr;
470 void __iomem *main_irq_mask_addr;
02a121da
ML		 471 u32 irq_cause_ofs;
472 u32 irq_mask_ofs;
473 u32 unmask_all_irqs;
da2fa9ba
ML		 474 /*
475 * These consistent DMA memory pools give us guaranteed
476 * alignment for hardware-accessed data structures,
477 * and less memory waste in accomplishing the alignment.
478 */
479 struct dma_pool *crqb_pool;
480 struct dma_pool *crpb_pool;
481 struct dma_pool *sg_tbl_pool;
02a121da
ML		 482};
483
47c2b677 484struct mv_hw_ops {
2a47ce06
JG		 485 void (*phy_errata)(struct mv_host_priv *hpriv, void __iomem *mmio,
486 unsigned int port);
47c2b677
JG		 487 void (*enable_leds)(struct mv_host_priv *hpriv, void __iomem *mmio);
488 void (*read_preamp)(struct mv_host_priv *hpriv, int idx,
489 void __iomem *mmio);
c9d39130
JG		 490 int (*reset_hc)(struct mv_host_priv *hpriv, void __iomem *mmio,
491 unsigned int n_hc);
522479fb 492 void (*reset_flash)(struct mv_host_priv *hpriv, void __iomem *mmio);
7bb3c529 493 void (*reset_bus)(struct ata_host *host, void __iomem *mmio);
47c2b677
JG		 494};
495
82ef04fb
TH		 496static int mv_scr_read(struct ata_link *link, unsigned int sc_reg_in, u32 *val);
497static int mv_scr_write(struct ata_link *link, unsigned int sc_reg_in, u32 val);
498static int mv5_scr_read(struct ata_link *link, unsigned int sc_reg_in, u32 *val);
499static int mv5_scr_write(struct ata_link *link, unsigned int sc_reg_in, u32 val);
31961943
BR		 500static int mv_port_start(struct ata_port *ap);
501static void mv_port_stop(struct ata_port *ap);
3e4a1391 502static int mv_qc_defer(struct ata_queued_cmd *qc);
31961943 503static void mv_qc_prep(struct ata_queued_cmd *qc);
e4e7b892 504static void mv_qc_prep_iie(struct ata_queued_cmd *qc);
9a3d9eb0 505static unsigned int mv_qc_issue(struct ata_queued_cmd *qc);
a1efdaba
TH		 506static int mv_hardreset(struct ata_link *link, unsigned int *class,
507 unsigned long deadline);
bdd4ddde
JG		 508static void mv_eh_freeze(struct ata_port *ap);
509static void mv_eh_thaw(struct ata_port *ap);
f273827e 510static void mv6_dev_config(struct ata_device *dev);
20f733e7 511
2a47ce06
JG		 512static void mv5_phy_errata(struct mv_host_priv *hpriv, void __iomem *mmio,
513 unsigned int port);
47c2b677
JG		 514static void mv5_enable_leds(struct mv_host_priv *hpriv, void __iomem *mmio);
515static void mv5_read_preamp(struct mv_host_priv *hpriv, int idx,
516 void __iomem *mmio);
c9d39130
JG		 517static int mv5_reset_hc(struct mv_host_priv *hpriv, void __iomem *mmio,
518 unsigned int n_hc);
522479fb 519static void mv5_reset_flash(struct mv_host_priv *hpriv, void __iomem *mmio);
7bb3c529 520static void mv5_reset_bus(struct ata_host *host, void __iomem *mmio);
47c2b677 521
2a47ce06
JG		 522static void mv6_phy_errata(struct mv_host_priv *hpriv, void __iomem *mmio,
523 unsigned int port);
47c2b677
JG		 524static void mv6_enable_leds(struct mv_host_priv *hpriv, void __iomem *mmio);
525static void mv6_read_preamp(struct mv_host_priv *hpriv, int idx,
526 void __iomem *mmio);
c9d39130
JG		 527static int mv6_reset_hc(struct mv_host_priv *hpriv, void __iomem *mmio,
528 unsigned int n_hc);
522479fb 529static void mv6_reset_flash(struct mv_host_priv *hpriv, void __iomem *mmio);
f351b2d6
SB		 530static void mv_soc_enable_leds(struct mv_host_priv *hpriv,
531 void __iomem *mmio);
532static void mv_soc_read_preamp(struct mv_host_priv *hpriv, int idx,
533 void __iomem *mmio);
534static int mv_soc_reset_hc(struct mv_host_priv *hpriv,
535 void __iomem *mmio, unsigned int n_hc);
536static void mv_soc_reset_flash(struct mv_host_priv *hpriv,
537 void __iomem *mmio);
538static void mv_soc_reset_bus(struct ata_host *host, void __iomem *mmio);
7bb3c529 539static void mv_reset_pci_bus(struct ata_host *host, void __iomem *mmio);
e12bef50 540static void mv_reset_channel(struct mv_host_priv *hpriv, void __iomem *mmio,
c9d39130 541 unsigned int port_no);
e12bef50 542static int mv_stop_edma(struct ata_port *ap);
b562468c 543static int mv_stop_edma_engine(void __iomem *port_mmio);
e12bef50 544static void mv_edma_cfg(struct ata_port *ap, int want_ncq);
47c2b677 545
e49856d8
ML		 546static void mv_pmp_select(struct ata_port *ap, int pmp);
547static int mv_pmp_hardreset(struct ata_link *link, unsigned int *class,
548 unsigned long deadline);
549static int mv_softreset(struct ata_link *link, unsigned int *class,
550 unsigned long deadline);
29d187bb 551static void mv_pmp_error_handler(struct ata_port *ap);
4c299ca3
ML		 552static void mv_process_crpb_entries(struct ata_port *ap,
553 struct mv_port_priv *pp);
47c2b677 554
eb73d558
ML		 555/* .sg_tablesize is (MV_MAX_SG_CT / 2) in the structures below
556 * because we have to allow room for worst case splitting of
557 * PRDs for 64K boundaries in mv_fill_sg().
558 */
c5d3e45a 559static struct scsi_host_template mv5_sht = {
68d1d07b 560 ATA_BASE_SHT(DRV_NAME),
baf14aa1 561 .sg_tablesize = MV_MAX_SG_CT / 2,
c5d3e45a 562 .dma_boundary = MV_DMA_BOUNDARY,
c5d3e45a
JG		 563};
564
565static struct scsi_host_template mv6_sht = {
68d1d07b 566 ATA_NCQ_SHT(DRV_NAME),
138bfdd0 567 .can_queue = MV_MAX_Q_DEPTH - 1,
baf14aa1 568 .sg_tablesize = MV_MAX_SG_CT / 2,
20f733e7 569 .dma_boundary = MV_DMA_BOUNDARY,
20f733e7
BR		 570};
571
029cfd6b
TH		 572static struct ata_port_operations mv5_ops = {
573 .inherits = &ata_sff_port_ops,
c9d39130 574
3e4a1391 575 .qc_defer = mv_qc_defer,
c9d39130
JG		 576 .qc_prep = mv_qc_prep,
577 .qc_issue = mv_qc_issue,
c9d39130 578
bdd4ddde
JG		 579 .freeze = mv_eh_freeze,
580 .thaw = mv_eh_thaw,
a1efdaba 581 .hardreset = mv_hardreset,
a1efdaba 582 .error_handler = ata_std_error_handler, /* avoid SFF EH */
029cfd6b 583 .post_internal_cmd = ATA_OP_NULL,
bdd4ddde 584
c9d39130
JG		 585 .scr_read = mv5_scr_read,
586 .scr_write = mv5_scr_write,
587
588 .port_start = mv_port_start,
589 .port_stop = mv_port_stop,
c9d39130
JG		 590};
591
029cfd6b
TH		 592static struct ata_port_operations mv6_ops = {
593 .inherits = &mv5_ops,
f273827e 594 .dev_config = mv6_dev_config,
20f733e7
BR		 595 .scr_read = mv_scr_read,
596 .scr_write = mv_scr_write,
597
e49856d8
ML		 598 .pmp_hardreset = mv_pmp_hardreset,
599 .pmp_softreset = mv_softreset,
600 .softreset = mv_softreset,
29d187bb 601 .error_handler = mv_pmp_error_handler,
20f733e7
BR		 602};
603
029cfd6b
TH		 604static struct ata_port_operations mv_iie_ops = {
605 .inherits = &mv6_ops,
606 .dev_config = ATA_OP_NULL,
e4e7b892 607 .qc_prep = mv_qc_prep_iie,
e4e7b892
JG		 608};
609
98ac62de 610static const struct ata_port_info mv_port_info[] = {
20f733e7 611 { /* chip_504x */
cca3974e 612 .flags = MV_COMMON_FLAGS,
31961943 613 .pio_mask = 0x1f, /* pio0-4 */
bf6263a8 614 .udma_mask = ATA_UDMA6,
c9d39130 615 .port_ops = &mv5_ops,
20f733e7
BR		 616 },
617 { /* chip_508x */
c5d3e45a 618 .flags = MV_COMMON_FLAGS | MV_FLAG_DUAL_HC,
31961943 619 .pio_mask = 0x1f, /* pio0-4 */
bf6263a8 620 .udma_mask = ATA_UDMA6,
c9d39130 621 .port_ops = &mv5_ops,
20f733e7 622 },
47c2b677 623 { /* chip_5080 */
c5d3e45a 624 .flags = MV_COMMON_FLAGS | MV_FLAG_DUAL_HC,
47c2b677 625 .pio_mask = 0x1f, /* pio0-4 */
bf6263a8 626 .udma_mask = ATA_UDMA6,
c9d39130 627 .port_ops = &mv5_ops,
47c2b677 628 },
20f733e7 629 { /* chip_604x */
138bfdd0 630 .flags = MV_COMMON_FLAGS | MV_6XXX_FLAGS |
e49856d8 631 ATA_FLAG_PMP | ATA_FLAG_ACPI_SATA |
138bfdd0 632 ATA_FLAG_NCQ,
31961943 633 .pio_mask = 0x1f, /* pio0-4 */
bf6263a8 634 .udma_mask = ATA_UDMA6,
c9d39130 635 .port_ops = &mv6_ops,
20f733e7
BR		 636 },
637 { /* chip_608x */
c5d3e45a 638 .flags = MV_COMMON_FLAGS | MV_6XXX_FLAGS |
e49856d8 639 ATA_FLAG_PMP | ATA_FLAG_ACPI_SATA |
138bfdd0 640 ATA_FLAG_NCQ | MV_FLAG_DUAL_HC,
31961943 641 .pio_mask = 0x1f, /* pio0-4 */
bf6263a8 642 .udma_mask = ATA_UDMA6,
c9d39130 643 .port_ops = &mv6_ops,
20f733e7 644 },
e4e7b892 645 { /* chip_6042 */
ad3aef51 646 .flags = MV_GENIIE_FLAGS,
e4e7b892 647 .pio_mask = 0x1f, /* pio0-4 */
bf6263a8 648 .udma_mask = ATA_UDMA6,
e4e7b892
JG		 649 .port_ops = &mv_iie_ops,
650 },
651 { /* chip_7042 */
ad3aef51 652 .flags = MV_GENIIE_FLAGS,
e4e7b892 653 .pio_mask = 0x1f, /* pio0-4 */
bf6263a8 654 .udma_mask = ATA_UDMA6,
e4e7b892
JG		 655 .port_ops = &mv_iie_ops,
656 },
f351b2d6 657 { /* chip_soc */
1f398472 658 .flags = MV_GENIIE_FLAGS,
17c5aab5
ML		 659 .pio_mask = 0x1f, /* pio0-4 */
660 .udma_mask = ATA_UDMA6,
661 .port_ops = &mv_iie_ops,
f351b2d6 662 },
20f733e7
BR		 663};
664
3b7d697d 665static const struct pci_device_id mv_pci_tbl[] = {
2d2744fc
JG		 666 { PCI_VDEVICE(MARVELL, 0x5040), chip_504x },
667 { PCI_VDEVICE(MARVELL, 0x5041), chip_504x },
668 { PCI_VDEVICE(MARVELL, 0x5080), chip_5080 },
669 { PCI_VDEVICE(MARVELL, 0x5081), chip_508x },
46c5784c
ML		 670 /* RocketRAID 1720/174x have different identifiers */
671 { PCI_VDEVICE(TTI, 0x1720), chip_6042 },
cfbf723e
AC		 672 { PCI_VDEVICE(TTI, 0x1740), chip_508x },
673 { PCI_VDEVICE(TTI, 0x1742), chip_508x },
2d2744fc
JG		 674
675 { PCI_VDEVICE(MARVELL, 0x6040), chip_604x },
676 { PCI_VDEVICE(MARVELL, 0x6041), chip_604x },
677 { PCI_VDEVICE(MARVELL, 0x6042), chip_6042 },
678 { PCI_VDEVICE(MARVELL, 0x6080), chip_608x },
679 { PCI_VDEVICE(MARVELL, 0x6081), chip_608x },
680
681 { PCI_VDEVICE(ADAPTEC2, 0x0241), chip_604x },
682
d9f9c6bc
FA		 683 /* Adaptec 1430SA */
684 { PCI_VDEVICE(ADAPTEC2, 0x0243), chip_7042 },
685
02a121da 686 /* Marvell 7042 support */
6a3d586d
MT		 687 { PCI_VDEVICE(MARVELL, 0x7042), chip_7042 },
688
02a121da
ML		 689 /* Highpoint RocketRAID PCIe series */
690 { PCI_VDEVICE(TTI, 0x2300), chip_7042 },
691 { PCI_VDEVICE(TTI, 0x2310), chip_7042 },
692
2d2744fc 693 { } /* terminate list */
20f733e7
BR		 694};
695
47c2b677
JG		 696static const struct mv_hw_ops mv5xxx_ops = {
697 .phy_errata = mv5_phy_errata,
698 .enable_leds = mv5_enable_leds,
699 .read_preamp = mv5_read_preamp,
700 .reset_hc = mv5_reset_hc,
522479fb
JG		 701 .reset_flash = mv5_reset_flash,
702 .reset_bus = mv5_reset_bus,
47c2b677
JG		 703};
704
705static const struct mv_hw_ops mv6xxx_ops = {
706 .phy_errata = mv6_phy_errata,
707 .enable_leds = mv6_enable_leds,
708 .read_preamp = mv6_read_preamp,
709 .reset_hc = mv6_reset_hc,
522479fb
JG		 710 .reset_flash = mv6_reset_flash,
711 .reset_bus = mv_reset_pci_bus,
47c2b677
JG		 712};
713
f351b2d6
SB		 714static const struct mv_hw_ops mv_soc_ops = {
715 .phy_errata = mv6_phy_errata,
716 .enable_leds = mv_soc_enable_leds,
717 .read_preamp = mv_soc_read_preamp,
718 .reset_hc = mv_soc_reset_hc,
719 .reset_flash = mv_soc_reset_flash,
720 .reset_bus = mv_soc_reset_bus,
721};
722
20f733e7
BR		 723/*
724 * Functions
725 */
726
727static inline void writelfl(unsigned long data, void __iomem *addr)
728{
729 writel(data, addr);
730 (void) readl(addr); /* flush to avoid PCI posted write */
731}
732
c9d39130
JG		 733static inline unsigned int mv_hc_from_port(unsigned int port)
734{
735 return port >> MV_PORT_HC_SHIFT;
736}
737
738static inline unsigned int mv_hardport_from_port(unsigned int port)
739{
740 return port & MV_PORT_MASK;
741}
742
1cfd19ae
ML		 743/*
744 * Consolidate some rather tricky bit shift calculations.
745 * This is hot-path stuff, so not a function.
746 * Simple code, with two return values, so macro rather than inline.
747 *
748 * port is the sole input, in range 0..7.
7368f919
ML		 749 * shift is one output, for use with main_irq_cause / main_irq_mask registers.
750 * hardport is the other output, in range 0..3.
1cfd19ae
ML		 751 *
752 * Note that port and hardport may be the same variable in some cases.
753 */
754#define MV_PORT_TO_SHIFT_AND_HARDPORT(port, shift, hardport) \
755{ \
756 shift = mv_hc_from_port(port) * HC_SHIFT; \
757 hardport = mv_hardport_from_port(port); \
758 shift += hardport * 2; \
759}
760
352fab70
ML		 761static inline void __iomem *mv_hc_base(void __iomem *base, unsigned int hc)
762{
763 return (base + MV_SATAHC0_REG_BASE + (hc * MV_SATAHC_REG_SZ));
764}
765
c9d39130
JG		 766static inline void __iomem *mv_hc_base_from_port(void __iomem *base,
767 unsigned int port)
768{
769 return mv_hc_base(base, mv_hc_from_port(port));
770}
771
20f733e7
BR		 772static inline void __iomem *mv_port_base(void __iomem *base, unsigned int port)
773{
c9d39130 774 return mv_hc_base_from_port(base, port) +
8b260248 775 MV_SATAHC_ARBTR_REG_SZ +
c9d39130 776 (mv_hardport_from_port(port) * MV_PORT_REG_SZ);
20f733e7
BR		 777}
778
e12bef50
ML		 779static void __iomem *mv5_phy_base(void __iomem *mmio, unsigned int port)
780{
781 void __iomem *hc_mmio = mv_hc_base_from_port(mmio, port);
782 unsigned long ofs = (mv_hardport_from_port(port) + 1) * 0x100UL;
783
784 return hc_mmio + ofs;
785}
786
f351b2d6
SB		 787static inline void __iomem *mv_host_base(struct ata_host *host)
788{
789 struct mv_host_priv *hpriv = host->private_data;
790 return hpriv->base;
791}
792
20f733e7
BR		 793static inline void __iomem *mv_ap_base(struct ata_port *ap)
794{
f351b2d6 795 return mv_port_base(mv_host_base(ap->host), ap->port_no);
20f733e7
BR		 796}
797
cca3974e 798static inline int mv_get_hc_count(unsigned long port_flags)
31961943 799{
cca3974e 800 return ((port_flags & MV_FLAG_DUAL_HC) ? 2 : 1);
31961943
BR		 801}
802
c5d3e45a
JG		 803static void mv_set_edma_ptrs(void __iomem *port_mmio,
804 struct mv_host_priv *hpriv,
805 struct mv_port_priv *pp)
806{
bdd4ddde
JG		 807 u32 index;
808
c5d3e45a
JG		 809 /*
810 * initialize request queue
811 */
fcfb1f77
ML		 812 pp->req_idx &= MV_MAX_Q_DEPTH_MASK; /* paranoia */
813 index = pp->req_idx << EDMA_REQ_Q_PTR_SHIFT;
bdd4ddde 814
c5d3e45a
JG		 815 WARN_ON(pp->crqb_dma & 0x3ff);
816 writel((pp->crqb_dma >> 16) >> 16, port_mmio + EDMA_REQ_Q_BASE_HI_OFS);
bdd4ddde 817 writelfl((pp->crqb_dma & EDMA_REQ_Q_BASE_LO_MASK) | index,
c5d3e45a 818 port_mmio + EDMA_REQ_Q_IN_PTR_OFS);
5cf73bfb 819 writelfl(index, port_mmio + EDMA_REQ_Q_OUT_PTR_OFS);
c5d3e45a
JG		 820
821 /*
822 * initialize response queue
823 */
fcfb1f77
ML		 824 pp->resp_idx &= MV_MAX_Q_DEPTH_MASK; /* paranoia */
825 index = pp->resp_idx << EDMA_RSP_Q_PTR_SHIFT;
bdd4ddde 826
c5d3e45a
JG		 827 WARN_ON(pp->crpb_dma & 0xff);
828 writel((pp->crpb_dma >> 16) >> 16, port_mmio + EDMA_RSP_Q_BASE_HI_OFS);
5cf73bfb 829 writelfl(index, port_mmio + EDMA_RSP_Q_IN_PTR_OFS);
bdd4ddde 830 writelfl((pp->crpb_dma & EDMA_RSP_Q_BASE_LO_MASK) | index,
c5d3e45a 831 port_mmio + EDMA_RSP_Q_OUT_PTR_OFS);
c5d3e45a
JG		 832}
833
c4de573b
ML		 834static void mv_set_main_irq_mask(struct ata_host *host,
835 u32 disable_bits, u32 enable_bits)
836{
837 struct mv_host_priv *hpriv = host->private_data;
838 u32 old_mask, new_mask;
839
96e2c487 840 old_mask = hpriv->main_irq_mask;
c4de573b 841 new_mask = (old_mask & ~disable_bits) | enable_bits;
96e2c487
ML		 842 if (new_mask != old_mask) {
843 hpriv->main_irq_mask = new_mask;
c4de573b 844 writelfl(new_mask, hpriv->main_irq_mask_addr);
96e2c487 845 }
c4de573b
ML		 846}
847
848static void mv_enable_port_irqs(struct ata_port *ap,
849 unsigned int port_bits)
850{
851 unsigned int shift, hardport, port = ap->port_no;
852 u32 disable_bits, enable_bits;
853
854 MV_PORT_TO_SHIFT_AND_HARDPORT(port, shift, hardport);
855
856 disable_bits = (DONE_IRQ | ERR_IRQ) << shift;
857 enable_bits = port_bits << shift;
858 mv_set_main_irq_mask(ap->host, disable_bits, enable_bits);
859}
860
05b308e1
BR		 861/**
862 * mv_start_dma - Enable eDMA engine
863 * @base: port base address
864 * @pp: port private data
865 *
beec7dbc
TH		 866 * Verify the local cache of the eDMA state is accurate with a
867 * WARN_ON.
05b308e1
BR		 868 *
869 * LOCKING:
870 * Inherited from caller.
871 */
0c58912e 872static void mv_start_dma(struct ata_port *ap, void __iomem *port_mmio,
72109168 873 struct mv_port_priv *pp, u8 protocol)
20f733e7 874{
72109168
ML		 875 int want_ncq = (protocol == ATA_PROT_NCQ);
876
877 if (pp->pp_flags & MV_PP_FLAG_EDMA_EN) {
878 int using_ncq = ((pp->pp_flags & MV_PP_FLAG_NCQ_EN) != 0);
879 if (want_ncq != using_ncq)
b562468c 880 mv_stop_edma(ap);
72109168 881 }
c5d3e45a 882 if (!(pp->pp_flags & MV_PP_FLAG_EDMA_EN)) {
0c58912e 883 struct mv_host_priv *hpriv = ap->host->private_data;
352fab70 884 int hardport = mv_hardport_from_port(ap->port_no);
0c58912e 885 void __iomem *hc_mmio = mv_hc_base_from_port(
352fab70 886 mv_host_base(ap->host), hardport);
0c58912e
ML		 887 u32 hc_irq_cause, ipending;
888
bdd4ddde 889 /* clear EDMA event indicators, if any */
f630d562 890 writelfl(0, port_mmio + EDMA_ERR_IRQ_CAUSE_OFS);
bdd4ddde 891
0c58912e
ML		 892 /* clear EDMA interrupt indicator, if any */
893 hc_irq_cause = readl(hc_mmio + HC_IRQ_CAUSE_OFS);
352fab70 894 ipending = (DEV_IRQ | DMA_IRQ) << hardport;
0c58912e
ML		 895 if (hc_irq_cause & ipending) {
896 writelfl(hc_irq_cause & ~ipending,
897 hc_mmio + HC_IRQ_CAUSE_OFS);
898 }
899
e12bef50 900 mv_edma_cfg(ap, want_ncq);
0c58912e
ML		 901
902 /* clear FIS IRQ Cause */
e4006077
ML		 903 if (IS_GEN_IIE(hpriv))
904 writelfl(0, port_mmio + SATA_FIS_IRQ_CAUSE_OFS);
0c58912e 905
f630d562 906 mv_set_edma_ptrs(port_mmio, hpriv, pp);
88e675e1 907 mv_enable_port_irqs(ap, DONE_IRQ|ERR_IRQ);
bdd4ddde 908
f630d562 909 writelfl(EDMA_EN, port_mmio + EDMA_CMD_OFS);
afb0edd9
BR		 910 pp->pp_flags |= MV_PP_FLAG_EDMA_EN;
911 }
20f733e7
BR		 912}
913
9b2c4e0b
ML		 914static void mv_wait_for_edma_empty_idle(struct ata_port *ap)
915{
916 void __iomem *port_mmio = mv_ap_base(ap);
917 const u32 empty_idle = (EDMA_STATUS_CACHE_EMPTY | EDMA_STATUS_IDLE);
918 const int per_loop = 5, timeout = (15 * 1000 / per_loop);
919 int i;
920
921 /*
922 * Wait for the EDMA engine to finish transactions in progress.
c46938cc
ML		 923 * No idea what a good "timeout" value might be, but measurements
924 * indicate that it often requires hundreds of microseconds
925 * with two drives in-use. So we use the 15msec value above
926 * as a rough guess at what even more drives might require.
9b2c4e0b
ML		 927 */
928 for (i = 0; i < timeout; ++i) {
929 u32 edma_stat = readl(port_mmio + EDMA_STATUS_OFS);
930 if ((edma_stat & empty_idle) == empty_idle)
931 break;
932 udelay(per_loop);
933 }
934 /* ata_port_printk(ap, KERN_INFO, "%s: %u+ usecs\n", __func__, i); */
935}
936
05b308e1 937/**
e12bef50 938 * mv_stop_edma_engine - Disable eDMA engine
b562468c 939 * @port_mmio: io base address
05b308e1
BR		 940 *
941 * LOCKING:
942 * Inherited from caller.
943 */
b562468c 944static int mv_stop_edma_engine(void __iomem *port_mmio)
20f733e7 945{
b562468c 946 int i;
31961943 947
b562468c
ML		 948 /* Disable eDMA. The disable bit auto clears. */
949 writelfl(EDMA_DS, port_mmio + EDMA_CMD_OFS);
8b260248 950
b562468c
ML		 951 /* Wait for the chip to confirm eDMA is off. */
952 for (i = 10000; i > 0; i--) {
953 u32 reg = readl(port_mmio + EDMA_CMD_OFS);
4537deb5 954 if (!(reg & EDMA_EN))
b562468c
ML		 955 return 0;
956 udelay(10);
31961943 957 }
b562468c 958 return -EIO;
20f733e7
BR		 959}
960
e12bef50 961static int mv_stop_edma(struct ata_port *ap)
0ea9e179 962{
b562468c
ML		 963 void __iomem *port_mmio = mv_ap_base(ap);
964 struct mv_port_priv *pp = ap->private_data;
0ea9e179 965
b562468c
ML		 966 if (!(pp->pp_flags & MV_PP_FLAG_EDMA_EN))
967 return 0;
968 pp->pp_flags &= ~MV_PP_FLAG_EDMA_EN;
9b2c4e0b 969 mv_wait_for_edma_empty_idle(ap);
b562468c
ML		 970 if (mv_stop_edma_engine(port_mmio)) {
971 ata_port_printk(ap, KERN_ERR, "Unable to stop eDMA\n");
972 return -EIO;
973 }
974 return 0;
0ea9e179
JG		 975}
976
8a70f8dc 977#ifdef ATA_DEBUG
31961943 978static void mv_dump_mem(void __iomem *start, unsigned bytes)
20f733e7 979{
31961943
BR		 980 int b, w;
981 for (b = 0; b < bytes; ) {
982 DPRINTK("%p: ", start + b);
983 for (w = 0; b < bytes && w < 4; w++) {
2dcb407e 984 printk("%08x ", readl(start + b));
31961943
BR		 985 b += sizeof(u32);
986 }
987 printk("\n");
988 }
31961943 989}
8a70f8dc
JG		 990#endif
991
31961943
BR		 992static void mv_dump_pci_cfg(struct pci_dev *pdev, unsigned bytes)
993{
994#ifdef ATA_DEBUG
995 int b, w;
996 u32 dw;
997 for (b = 0; b < bytes; ) {
998 DPRINTK("%02x: ", b);
999 for (w = 0; b < bytes && w < 4; w++) {
2dcb407e
JG		 1000 (void) pci_read_config_dword(pdev, b, &dw);
1001 printk("%08x ", dw);
31961943
BR		 1002 b += sizeof(u32);
1003 }
1004 printk("\n");
1005 }
1006#endif
1007}
1008static void mv_dump_all_regs(void __iomem *mmio_base, int port,
1009 struct pci_dev *pdev)
1010{
1011#ifdef ATA_DEBUG
8b260248 1012 void __iomem *hc_base = mv_hc_base(mmio_base,
31961943
BR		 1013 port >> MV_PORT_HC_SHIFT);
1014 void __iomem *port_base;
1015 int start_port, num_ports, p, start_hc, num_hcs, hc;
1016
1017 if (0 > port) {
1018 start_hc = start_port = 0;
1019 num_ports = 8; /* shld be benign for 4 port devs */
1020 num_hcs = 2;
1021 } else {
1022 start_hc = port >> MV_PORT_HC_SHIFT;
1023 start_port = port;
1024 num_ports = num_hcs = 1;
1025 }
8b260248 1026 DPRINTK("All registers for port(s) %u-%u:\n", start_port,
31961943
BR		 1027 num_ports > 1 ? num_ports - 1 : start_port);
1028
1029 if (NULL != pdev) {
1030 DPRINTK("PCI config space regs:\n");
1031 mv_dump_pci_cfg(pdev, 0x68);
1032 }
1033 DPRINTK("PCI regs:\n");
1034 mv_dump_mem(mmio_base+0xc00, 0x3c);
1035 mv_dump_mem(mmio_base+0xd00, 0x34);
1036 mv_dump_mem(mmio_base+0xf00, 0x4);
1037 mv_dump_mem(mmio_base+0x1d00, 0x6c);
1038 for (hc = start_hc; hc < start_hc + num_hcs; hc++) {
d220c37e 1039 hc_base = mv_hc_base(mmio_base, hc);
31961943
BR		 1040 DPRINTK("HC regs (HC %i):\n", hc);
1041 mv_dump_mem(hc_base, 0x1c);
1042 }
1043 for (p = start_port; p < start_port + num_ports; p++) {
1044 port_base = mv_port_base(mmio_base, p);
2dcb407e 1045 DPRINTK("EDMA regs (port %i):\n", p);
31961943 1046 mv_dump_mem(port_base, 0x54);
2dcb407e 1047 DPRINTK("SATA regs (port %i):\n", p);
31961943
BR		 1048 mv_dump_mem(port_base+0x300, 0x60);
1049 }
1050#endif
20f733e7
BR		 1051}
1052
1053static unsigned int mv_scr_offset(unsigned int sc_reg_in)
1054{
1055 unsigned int ofs;
1056
1057 switch (sc_reg_in) {
1058 case SCR_STATUS:
1059 case SCR_CONTROL:
1060 case SCR_ERROR:
1061 ofs = SATA_STATUS_OFS + (sc_reg_in * sizeof(u32));
1062 break;
1063 case SCR_ACTIVE:
1064 ofs = SATA_ACTIVE_OFS; /* active is not with the others */
1065 break;
1066 default:
1067 ofs = 0xffffffffU;
1068 break;
1069 }
1070 return ofs;
1071}
1072
82ef04fb 1073static int mv_scr_read(struct ata_link *link, unsigned int sc_reg_in, u32 *val)
20f733e7
BR		 1074{
1075 unsigned int ofs = mv_scr_offset(sc_reg_in);
1076
da3dbb17 1077 if (ofs != 0xffffffffU) {
82ef04fb 1078 *val = readl(mv_ap_base(link->ap) + ofs);
da3dbb17
TH		 1079 return 0;
1080 } else
1081 return -EINVAL;
20f733e7
BR		 1082}
1083
82ef04fb 1084static int mv_scr_write(struct ata_link *link, unsigned int sc_reg_in, u32 val)
20f733e7
BR		 1085{
1086 unsigned int ofs = mv_scr_offset(sc_reg_in);
1087
da3dbb17 1088 if (ofs != 0xffffffffU) {
82ef04fb 1089 writelfl(val, mv_ap_base(link->ap) + ofs);
da3dbb17
TH		 1090 return 0;
1091 } else
1092 return -EINVAL;
20f733e7
BR		 1093}
1094
f273827e
ML		 1095static void mv6_dev_config(struct ata_device *adev)
1096{
1097 /*
e49856d8
ML		 1098 * Deal with Gen-II ("mv6") hardware quirks/restrictions:
1099 *
1100 * Gen-II does not support NCQ over a port multiplier
1101 * (no FIS-based switching).
1102 *
f273827e
ML		 1103 * We don't have hob_nsect when doing NCQ commands on Gen-II.
1104 * See mv_qc_prep() for more info.
1105 */
e49856d8 1106 if (adev->flags & ATA_DFLAG_NCQ) {
352fab70 1107 if (sata_pmp_attached(adev->link->ap)) {
e49856d8 1108 adev->flags &= ~ATA_DFLAG_NCQ;
352fab70
ML		 1109 ata_dev_printk(adev, KERN_INFO,
1110 "NCQ disabled for command-based switching\n");
1111 } else if (adev->max_sectors > GEN_II_NCQ_MAX_SECTORS) {
1112 adev->max_sectors = GEN_II_NCQ_MAX_SECTORS;
1113 ata_dev_printk(adev, KERN_INFO,
1114 "max_sectors limited to %u for NCQ\n",
1115 adev->max_sectors);
1116 }
e49856d8 1117 }
f273827e
ML		 1118}
1119
3e4a1391
ML		 1120static int mv_qc_defer(struct ata_queued_cmd *qc)
1121{
1122 struct ata_link *link = qc->dev->link;
1123 struct ata_port *ap = link->ap;
1124 struct mv_port_priv *pp = ap->private_data;
1125
29d187bb
ML		 1126 /*
1127 * Don't allow new commands if we're in a delayed EH state
1128 * for NCQ and/or FIS-based switching.
1129 */
1130 if (pp->pp_flags & MV_PP_FLAG_DELAYED_EH)
1131 return ATA_DEFER_PORT;
3e4a1391
ML		 1132 /*
1133 * If the port is completely idle, then allow the new qc.
1134 */
1135 if (ap->nr_active_links == 0)
1136 return 0;
1137
4bdee6c5
TH		 1138 /*
1139 * The port is operating in host queuing mode (EDMA) with NCQ
1140 * enabled, allow multiple NCQ commands. EDMA also allows
1141 * queueing multiple DMA commands but libata core currently
1142 * doesn't allow it.
1143 */
1144 if ((pp->pp_flags & MV_PP_FLAG_EDMA_EN) &&
1145 (pp->pp_flags & MV_PP_FLAG_NCQ_EN) && ata_is_ncq(qc->tf.protocol))
1146 return 0;
1147
3e4a1391
ML		 1148 return ATA_DEFER_PORT;
1149}
1150
00f42eab 1151static void mv_config_fbs(void __iomem *port_mmio, int want_ncq, int want_fbs)
e49856d8 1152{
00f42eab
ML		 1153 u32 new_fiscfg, old_fiscfg;
1154 u32 new_ltmode, old_ltmode;
1155 u32 new_haltcond, old_haltcond;
1156
1157 old_fiscfg = readl(port_mmio + FISCFG_OFS);
1158 old_ltmode = readl(port_mmio + LTMODE_OFS);
1159 old_haltcond = readl(port_mmio + EDMA_HALTCOND_OFS);
1160
1161 new_fiscfg = old_fiscfg & ~(FISCFG_SINGLE_SYNC | FISCFG_WAIT_DEV_ERR);
1162 new_ltmode = old_ltmode & ~LTMODE_BIT8;
1163 new_haltcond = old_haltcond | EDMA_ERR_DEV;
1164
1165 if (want_fbs) {
1166 new_fiscfg = old_fiscfg | FISCFG_SINGLE_SYNC;
1167 new_ltmode = old_ltmode | LTMODE_BIT8;
4c299ca3
ML		 1168 if (want_ncq)
1169 new_haltcond &= ~EDMA_ERR_DEV;
1170 else
1171 new_fiscfg |= FISCFG_WAIT_DEV_ERR;
e49856d8 1172 }
00f42eab 1173
8e7decdb
ML		 1174 if (new_fiscfg != old_fiscfg)
1175 writelfl(new_fiscfg, port_mmio + FISCFG_OFS);
e49856d8
ML		 1176 if (new_ltmode != old_ltmode)
1177 writelfl(new_ltmode, port_mmio + LTMODE_OFS);
00f42eab
ML		 1178 if (new_haltcond != old_haltcond)
1179 writelfl(new_haltcond, port_mmio + EDMA_HALTCOND_OFS);
f273827e
ML		 1180}
1181
dd2890f6
ML		 1182static void mv_60x1_errata_sata25(struct ata_port *ap, int want_ncq)
1183{
1184 struct mv_host_priv *hpriv = ap->host->private_data;
1185 u32 old, new;
1186
1187 /* workaround for 88SX60x1 FEr SATA#25 (part 1) */
1188 old = readl(hpriv->base + MV_GPIO_PORT_CTL_OFS);
1189 if (want_ncq)
1190 new = old | (1 << 22);
1191 else
1192 new = old & ~(1 << 22);
1193 if (new != old)
1194 writel(new, hpriv->base + MV_GPIO_PORT_CTL_OFS);
1195}
1196
e12bef50 1197static void mv_edma_cfg(struct ata_port *ap, int want_ncq)
e4e7b892 1198{
0c58912e 1199 u32 cfg;
e12bef50
ML		 1200 struct mv_port_priv *pp = ap->private_data;
1201 struct mv_host_priv *hpriv = ap->host->private_data;
1202 void __iomem *port_mmio = mv_ap_base(ap);
e4e7b892
JG		 1203
1204 /* set up non-NCQ EDMA configuration */
0c58912e 1205 cfg = EDMA_CFG_Q_DEPTH; /* always 0x1f for *all* chips */
00f42eab 1206 pp->pp_flags &= ~MV_PP_FLAG_FBS_EN;
e4e7b892 1207
0c58912e 1208 if (IS_GEN_I(hpriv))
e4e7b892
JG		 1209 cfg |= (1 << 8); /* enab config burst size mask */
1210
dd2890f6 1211 else if (IS_GEN_II(hpriv)) {
e4e7b892 1212 cfg |= EDMA_CFG_RD_BRST_EXT | EDMA_CFG_WR_BUFF_LEN;
dd2890f6 1213 mv_60x1_errata_sata25(ap, want_ncq);
e4e7b892 1214
dd2890f6 1215 } else if (IS_GEN_IIE(hpriv)) {
00f42eab
ML		 1216 int want_fbs = sata_pmp_attached(ap);
1217 /*
1218 * Possible future enhancement:
1219 *
1220 * The chip can use FBS with non-NCQ, if we allow it,
1221 * But first we need to have the error handling in place
1222 * for this mode (datasheet section 7.3.15.4.2.3).
1223 * So disallow non-NCQ FBS for now.
1224 */
1225 want_fbs &= want_ncq;
1226
1227 mv_config_fbs(port_mmio, want_ncq, want_fbs);
1228
1229 if (want_fbs) {
1230 pp->pp_flags |= MV_PP_FLAG_FBS_EN;
1231 cfg |= EDMA_CFG_EDMA_FBS; /* FIS-based switching */
1232 }
1233
e728eabe
JG		 1234 cfg |= (1 << 23); /* do not mask PM field in rx'd FIS */
1235 cfg |= (1 << 22); /* enab 4-entry host queue cache */
1f398472 1236 if (!IS_SOC(hpriv))
616d4a98
ML		 1237 cfg |= (1 << 18); /* enab early completion */
1238 if (hpriv->hp_flags & MV_HP_CUT_THROUGH)
1239 cfg |= (1 << 17); /* enab cut-thru (dis stor&forwrd) */
e4e7b892
JG		 1240 }
1241
72109168
ML		 1242 if (want_ncq) {
1243 cfg |= EDMA_CFG_NCQ;
1244 pp->pp_flags |= MV_PP_FLAG_NCQ_EN;
1245 } else
1246 pp->pp_flags &= ~MV_PP_FLAG_NCQ_EN;
1247
e4e7b892
JG		 1248 writelfl(cfg, port_mmio + EDMA_CFG_OFS);
1249}
1250
da2fa9ba
ML		 1251static void mv_port_free_dma_mem(struct ata_port *ap)
1252{
1253 struct mv_host_priv *hpriv = ap->host->private_data;
1254 struct mv_port_priv *pp = ap->private_data;
eb73d558 1255 int tag;
da2fa9ba
ML		 1256
1257 if (pp->crqb) {
1258 dma_pool_free(hpriv->crqb_pool, pp->crqb, pp->crqb_dma);
1259 pp->crqb = NULL;
1260 }
1261 if (pp->crpb) {
1262 dma_pool_free(hpriv->crpb_pool, pp->crpb, pp->crpb_dma);
1263 pp->crpb = NULL;
1264 }
eb73d558
ML		 1265 /*
1266 * For GEN_I, there's no NCQ, so we have only a single sg_tbl.
1267 * For later hardware, we have one unique sg_tbl per NCQ tag.
1268 */
1269 for (tag = 0; tag < MV_MAX_Q_DEPTH; ++tag) {
1270 if (pp->sg_tbl[tag]) {
1271 if (tag == 0 || !IS_GEN_I(hpriv))
1272 dma_pool_free(hpriv->sg_tbl_pool,
1273 pp->sg_tbl[tag],
1274 pp->sg_tbl_dma[tag]);
1275 pp->sg_tbl[tag] = NULL;
1276 }
da2fa9ba
ML		 1277 }
1278}
1279
05b308e1
BR		 1280/**
1281 * mv_port_start - Port specific init/start routine.
1282 * @ap: ATA channel to manipulate
1283 *
1284 * Allocate and point to DMA memory, init port private memory,
1285 * zero indices.
1286 *
1287 * LOCKING:
1288 * Inherited from caller.
1289 */
31961943
BR		 1290static int mv_port_start(struct ata_port *ap)
1291{
cca3974e
JG		 1292 struct device *dev = ap->host->dev;
1293 struct mv_host_priv *hpriv = ap->host->private_data;
31961943 1294 struct mv_port_priv *pp;
dde20207 1295 int tag;
31961943 1296
24dc5f33 1297 pp = devm_kzalloc(dev, sizeof(*pp), GFP_KERNEL);
6037d6bb 1298 if (!pp)
24dc5f33 1299 return -ENOMEM;
da2fa9ba 1300 ap->private_data = pp;
31961943 1301
da2fa9ba
ML		 1302 pp->crqb = dma_pool_alloc(hpriv->crqb_pool, GFP_KERNEL, &pp->crqb_dma);
1303 if (!pp->crqb)
1304 return -ENOMEM;
1305 memset(pp->crqb, 0, MV_CRQB_Q_SZ);
31961943 1306
da2fa9ba
ML		 1307 pp->crpb = dma_pool_alloc(hpriv->crpb_pool, GFP_KERNEL, &pp->crpb_dma);
1308 if (!pp->crpb)
1309 goto out_port_free_dma_mem;
1310 memset(pp->crpb, 0, MV_CRPB_Q_SZ);
31961943 1311
3bd0a70e
ML		 1312 /* 6041/6081 Rev. "C0" (and newer) are okay with async notify */
1313 if (hpriv->hp_flags & MV_HP_ERRATA_60X1C0)
1314 ap->flags |= ATA_FLAG_AN;
eb73d558
ML		 1315 /*
1316 * For GEN_I, there's no NCQ, so we only allocate a single sg_tbl.
1317 * For later hardware, we need one unique sg_tbl per NCQ tag.
1318 */
1319 for (tag = 0; tag < MV_MAX_Q_DEPTH; ++tag) {
1320 if (tag == 0 || !IS_GEN_I(hpriv)) {
1321 pp->sg_tbl[tag] = dma_pool_alloc(hpriv->sg_tbl_pool,
1322 GFP_KERNEL, &pp->sg_tbl_dma[tag]);
1323 if (!pp->sg_tbl[tag])
1324 goto out_port_free_dma_mem;
1325 } else {
1326 pp->sg_tbl[tag] = pp->sg_tbl[0];
1327 pp->sg_tbl_dma[tag] = pp->sg_tbl_dma[0];
1328 }
1329 }
31961943 1330 return 0;
da2fa9ba
ML		 1331
1332out_port_free_dma_mem:
1333 mv_port_free_dma_mem(ap);
1334 return -ENOMEM;
31961943
BR		 1335}
1336
05b308e1
BR		 1337/**
1338 * mv_port_stop - Port specific cleanup/stop routine.
1339 * @ap: ATA channel to manipulate
1340 *
1341 * Stop DMA, cleanup port memory.
1342 *
1343 * LOCKING:
cca3974e 1344 * This routine uses the host lock to protect the DMA stop.
05b308e1 1345 */
31961943
BR		 1346static void mv_port_stop(struct ata_port *ap)
1347{
e12bef50 1348 mv_stop_edma(ap);
88e675e1 1349 mv_enable_port_irqs(ap, 0);
da2fa9ba 1350 mv_port_free_dma_mem(ap);
31961943
BR		 1351}
1352
05b308e1
BR		 1353/**
1354 * mv_fill_sg - Fill out the Marvell ePRD (scatter gather) entries
1355 * @qc: queued command whose SG list to source from
1356 *
1357 * Populate the SG list and mark the last entry.
1358 *
1359 * LOCKING:
1360 * Inherited from caller.
1361 */
6c08772e 1362static void mv_fill_sg(struct ata_queued_cmd *qc)
31961943
BR		 1363{
1364 struct mv_port_priv *pp = qc->ap->private_data;
972c26bd 1365 struct scatterlist *sg;
3be6cbd7 1366 struct mv_sg *mv_sg, *last_sg = NULL;
ff2aeb1e 1367 unsigned int si;
31961943 1368
eb73d558 1369 mv_sg = pp->sg_tbl[qc->tag];
ff2aeb1e 1370 for_each_sg(qc->sg, sg, qc->n_elem, si) {
d88184fb
JG		 1371 dma_addr_t addr = sg_dma_address(sg);
1372 u32 sg_len = sg_dma_len(sg);
22374677 1373
4007b493
OJ		 1374 while (sg_len) {
1375 u32 offset = addr & 0xffff;
1376 u32 len = sg_len;
22374677 1377
4007b493
OJ		 1378 if ((offset + sg_len > 0x10000))
1379 len = 0x10000 - offset;
1380
1381 mv_sg->addr = cpu_to_le32(addr & 0xffffffff);
1382 mv_sg->addr_hi = cpu_to_le32((addr >> 16) >> 16);
6c08772e 1383 mv_sg->flags_size = cpu_to_le32(len & 0xffff);
4007b493
OJ		 1384
1385 sg_len -= len;
1386 addr += len;
1387
3be6cbd7 1388 last_sg = mv_sg;
4007b493 1389 mv_sg++;
4007b493 1390 }
31961943 1391 }
3be6cbd7
JG		 1392
1393 if (likely(last_sg))
1394 last_sg->flags_size |= cpu_to_le32(EPRD_FLAG_END_OF_TBL);
31961943
BR		 1395}
1396
5796d1c4 1397static void mv_crqb_pack_cmd(__le16 *cmdw, u8 data, u8 addr, unsigned last)
31961943 1398{
559eedad 1399 u16 tmp = data | (addr << CRQB_CMD_ADDR_SHIFT) | CRQB_CMD_CS |
31961943 1400 (last ? CRQB_CMD_LAST : 0);
559eedad 1401 *cmdw = cpu_to_le16(tmp);
31961943
BR		 1402}
1403
05b308e1
BR		 1404/**
1405 * mv_qc_prep - Host specific command preparation.
1406 * @qc: queued command to prepare
1407 *
1408 * This routine simply redirects to the general purpose routine
1409 * if command is not DMA. Else, it handles prep of the CRQB
1410 * (command request block), does some sanity checking, and calls
1411 * the SG load routine.
1412 *
1413 * LOCKING:
1414 * Inherited from caller.
1415 */
31961943
BR		 1416static void mv_qc_prep(struct ata_queued_cmd *qc)
1417{
1418 struct ata_port *ap = qc->ap;
1419 struct mv_port_priv *pp = ap->private_data;
e1469874 1420 __le16 *cw;
31961943
BR		 1421 struct ata_taskfile *tf;
1422 u16 flags = 0;
a6432436 1423 unsigned in_index;
31961943 1424
138bfdd0
ML		 1425 if ((qc->tf.protocol != ATA_PROT_DMA) &&
1426 (qc->tf.protocol != ATA_PROT_NCQ))
31961943 1427 return;
20f733e7 1428
31961943
BR		 1429 /* Fill in command request block
1430 */
e4e7b892 1431 if (!(qc->tf.flags & ATA_TFLAG_WRITE))
31961943 1432 flags |= CRQB_FLAG_READ;
beec7dbc 1433 WARN_ON(MV_MAX_Q_DEPTH <= qc->tag);
31961943 1434 flags |= qc->tag << CRQB_TAG_SHIFT;
e49856d8 1435 flags |= (qc->dev->link->pmp & 0xf) << CRQB_PMP_SHIFT;
31961943 1436
bdd4ddde 1437 /* get current queue index from software */
fcfb1f77 1438 in_index = pp->req_idx;
a6432436
ML		 1439
1440 pp->crqb[in_index].sg_addr =
eb73d558 1441 cpu_to_le32(pp->sg_tbl_dma[qc->tag] & 0xffffffff);
a6432436 1442 pp->crqb[in_index].sg_addr_hi =
eb73d558 1443 cpu_to_le32((pp->sg_tbl_dma[qc->tag] >> 16) >> 16);
a6432436 1444 pp->crqb[in_index].ctrl_flags = cpu_to_le16(flags);
31961943 1445
a6432436 1446 cw = &pp->crqb[in_index].ata_cmd[0];
31961943
BR		 1447 tf = &qc->tf;
1448
1449 /* Sadly, the CRQB cannot accomodate all registers--there are
1450 * only 11 bytes...so we must pick and choose required
1451 * registers based on the command. So, we drop feature and
1452 * hob_feature for [RW] DMA commands, but they are needed for
1453 * NCQ. NCQ will drop hob_nsect.
20f733e7 1454 */
31961943
BR		 1455 switch (tf->command) {
1456 case ATA_CMD_READ:
1457 case ATA_CMD_READ_EXT:
1458 case ATA_CMD_WRITE:
1459 case ATA_CMD_WRITE_EXT:
c15d85c8 1460 case ATA_CMD_WRITE_FUA_EXT:
31961943
BR		 1461 mv_crqb_pack_cmd(cw++, tf->hob_nsect, ATA_REG_NSECT, 0);
1462 break;
31961943
BR		 1463 case ATA_CMD_FPDMA_READ:
1464 case ATA_CMD_FPDMA_WRITE:
8b260248 1465 mv_crqb_pack_cmd(cw++, tf->hob_feature, ATA_REG_FEATURE, 0);
31961943
BR		 1466 mv_crqb_pack_cmd(cw++, tf->feature, ATA_REG_FEATURE, 0);
1467 break;
31961943
BR		 1468 default:
1469 /* The only other commands EDMA supports in non-queued and
1470 * non-NCQ mode are: [RW] STREAM DMA and W DMA FUA EXT, none
1471 * of which are defined/used by Linux. If we get here, this
1472 * driver needs work.
1473 *
1474 * FIXME: modify libata to give qc_prep a return value and
1475 * return error here.
1476 */
1477 BUG_ON(tf->command);
1478 break;
1479 }
1480 mv_crqb_pack_cmd(cw++, tf->nsect, ATA_REG_NSECT, 0);
1481 mv_crqb_pack_cmd(cw++, tf->hob_lbal, ATA_REG_LBAL, 0);
1482 mv_crqb_pack_cmd(cw++, tf->lbal, ATA_REG_LBAL, 0);
1483 mv_crqb_pack_cmd(cw++, tf->hob_lbam, ATA_REG_LBAM, 0);
1484 mv_crqb_pack_cmd(cw++, tf->lbam, ATA_REG_LBAM, 0);
1485 mv_crqb_pack_cmd(cw++, tf->hob_lbah, ATA_REG_LBAH, 0);
1486 mv_crqb_pack_cmd(cw++, tf->lbah, ATA_REG_LBAH, 0);
1487 mv_crqb_pack_cmd(cw++, tf->device, ATA_REG_DEVICE, 0);
1488 mv_crqb_pack_cmd(cw++, tf->command, ATA_REG_CMD, 1); /* last */
1489
e4e7b892
JG		 1490 if (!(qc->flags & ATA_QCFLAG_DMAMAP))
1491 return;
1492 mv_fill_sg(qc);
1493}
1494
1495/**
1496 * mv_qc_prep_iie - Host specific command preparation.
1497 * @qc: queued command to prepare
1498 *
1499 * This routine simply redirects to the general purpose routine
1500 * if command is not DMA. Else, it handles prep of the CRQB
1501 * (command request block), does some sanity checking, and calls
1502 * the SG load routine.
1503 *
1504 * LOCKING:
1505 * Inherited from caller.
1506 */
1507static void mv_qc_prep_iie(struct ata_queued_cmd *qc)
1508{
1509 struct ata_port *ap = qc->ap;
1510 struct mv_port_priv *pp = ap->private_data;
1511 struct mv_crqb_iie *crqb;
1512 struct ata_taskfile *tf;
a6432436 1513 unsigned in_index;
e4e7b892
JG		 1514 u32 flags = 0;
1515
138bfdd0
ML		 1516 if ((qc->tf.protocol != ATA_PROT_DMA) &&
1517 (qc->tf.protocol != ATA_PROT_NCQ))
e4e7b892
JG		 1518 return;
1519
e12bef50 1520 /* Fill in Gen IIE command request block */
e4e7b892
JG		 1521 if (!(qc->tf.flags & ATA_TFLAG_WRITE))
1522 flags |= CRQB_FLAG_READ;
1523
beec7dbc 1524 WARN_ON(MV_MAX_Q_DEPTH <= qc->tag);
e4e7b892 1525 flags |= qc->tag << CRQB_TAG_SHIFT;
8c0aeb4a 1526 flags |= qc->tag << CRQB_HOSTQ_SHIFT;
e49856d8 1527 flags |= (qc->dev->link->pmp & 0xf) << CRQB_PMP_SHIFT;
e4e7b892 1528
bdd4ddde 1529 /* get current queue index from software */
fcfb1f77 1530 in_index = pp->req_idx;
a6432436
ML		 1531
1532 crqb = (struct mv_crqb_iie *) &pp->crqb[in_index];
eb73d558
ML		 1533 crqb->addr = cpu_to_le32(pp->sg_tbl_dma[qc->tag] & 0xffffffff);
1534 crqb->addr_hi = cpu_to_le32((pp->sg_tbl_dma[qc->tag] >> 16) >> 16);
e4e7b892
JG		 1535 crqb->flags = cpu_to_le32(flags);
1536
1537 tf = &qc->tf;
1538 crqb->ata_cmd[0] = cpu_to_le32(
1539 (tf->command << 16) |
1540 (tf->feature << 24)
1541 );
1542 crqb->ata_cmd[1] = cpu_to_le32(
1543 (tf->lbal << 0) |
1544 (tf->lbam << 8) |
1545 (tf->lbah << 16) |
1546 (tf->device << 24)
1547 );
1548 crqb->ata_cmd[2] = cpu_to_le32(
1549 (tf->hob_lbal << 0) |
1550 (tf->hob_lbam << 8) |
1551 (tf->hob_lbah << 16) |
1552 (tf->hob_feature << 24)
1553 );
1554 crqb->ata_cmd[3] = cpu_to_le32(
1555 (tf->nsect << 0) |
1556 (tf->hob_nsect << 8)
1557 );
1558
1559 if (!(qc->flags & ATA_QCFLAG_DMAMAP))
31961943 1560 return;
31961943
BR		 1561 mv_fill_sg(qc);
1562}
1563
05b308e1
BR		 1564/**
1565 * mv_qc_issue - Initiate a command to the host
1566 * @qc: queued command to start
1567 *
1568 * This routine simply redirects to the general purpose routine
1569 * if command is not DMA. Else, it sanity checks our local
1570 * caches of the request producer/consumer indices then enables
1571 * DMA and bumps the request producer index.
1572 *
1573 * LOCKING:
1574 * Inherited from caller.
1575 */
9a3d9eb0 1576static unsigned int mv_qc_issue(struct ata_queued_cmd *qc)
31961943 1577{
c5d3e45a
JG		 1578 struct ata_port *ap = qc->ap;
1579 void __iomem *port_mmio = mv_ap_base(ap);
1580 struct mv_port_priv *pp = ap->private_data;
bdd4ddde 1581 u32 in_index;
31961943 1582
138bfdd0
ML		 1583 if ((qc->tf.protocol != ATA_PROT_DMA) &&
1584 (qc->tf.protocol != ATA_PROT_NCQ)) {
c6112bd8
ML		 1585 static int limit_warnings = 10;
1586 /*
1587 * Errata SATA#16, SATA#24: warn if multiple DRQs expected.
1588 *
1589 * Someday, we might implement special polling workarounds
1590 * for these, but it all seems rather unnecessary since we
1591 * normally use only DMA for commands which transfer more
1592 * than a single block of data.
1593 *
1594 * Much of the time, this could just work regardless.
1595 * So for now, just log the incident, and allow the attempt.
1596 */
c7843e8f 1597 if (limit_warnings > 0 && (qc->nbytes / qc->sect_size) > 1) {
c6112bd8
ML		 1598 --limit_warnings;
1599 ata_link_printk(qc->dev->link, KERN_WARNING, DRV_NAME
1600 ": attempting PIO w/multiple DRQ: "
1601 "this may fail due to h/w errata\n");
1602 }
17c5aab5
ML		 1603 /*
1604 * We're about to send a non-EDMA capable command to the
31961943
BR		 1605 * port. Turn off EDMA so there won't be problems accessing
1606 * shadow block, etc registers.
1607 */
b562468c 1608 mv_stop_edma(ap);
88e675e1 1609 mv_enable_port_irqs(ap, ERR_IRQ);
e49856d8 1610 mv_pmp_select(ap, qc->dev->link->pmp);
9363c382 1611 return ata_sff_qc_issue(qc);
31961943
BR		 1612 }
1613
72109168 1614 mv_start_dma(ap, port_mmio, pp, qc->tf.protocol);
bdd4ddde 1615
fcfb1f77
ML		 1616 pp->req_idx = (pp->req_idx + 1) & MV_MAX_Q_DEPTH_MASK;
1617 in_index = pp->req_idx << EDMA_REQ_Q_PTR_SHIFT;
31961943
BR		 1618
1619 /* and write the request in pointer to kick the EDMA to life */
bdd4ddde
JG		 1620 writelfl((pp->crqb_dma & EDMA_REQ_Q_BASE_LO_MASK) | in_index,
1621 port_mmio + EDMA_REQ_Q_IN_PTR_OFS);
31961943
BR		 1622
1623 return 0;
1624}
1625
8f767f8a
ML		 1626static struct ata_queued_cmd *mv_get_active_qc(struct ata_port *ap)
1627{
1628 struct mv_port_priv *pp = ap->private_data;
1629 struct ata_queued_cmd *qc;
1630
1631 if (pp->pp_flags & MV_PP_FLAG_NCQ_EN)
1632 return NULL;
1633 qc = ata_qc_from_tag(ap, ap->link.active_tag);
1634 if (qc && (qc->tf.flags & ATA_TFLAG_POLLING))
1635 qc = NULL;
1636 return qc;
1637}
1638
29d187bb
ML		 1639static void mv_pmp_error_handler(struct ata_port *ap)
1640{
1641 unsigned int pmp, pmp_map;
1642 struct mv_port_priv *pp = ap->private_data;
1643
1644 if (pp->pp_flags & MV_PP_FLAG_DELAYED_EH) {
1645 /*
1646 * Perform NCQ error analysis on failed PMPs
1647 * before we freeze the port entirely.
1648 *
1649 * The failed PMPs are marked earlier by mv_pmp_eh_prep().
1650 */
1651 pmp_map = pp->delayed_eh_pmp_map;
1652 pp->pp_flags &= ~MV_PP_FLAG_DELAYED_EH;
1653 for (pmp = 0; pmp_map != 0; pmp++) {
1654 unsigned int this_pmp = (1 << pmp);
1655 if (pmp_map & this_pmp) {
1656 struct ata_link *link = &ap->pmp_link[pmp];
1657 pmp_map &= ~this_pmp;
1658 ata_eh_analyze_ncq_error(link);
1659 }
1660 }
1661 ata_port_freeze(ap);
1662 }
1663 sata_pmp_error_handler(ap);
1664}
1665
4c299ca3
ML		 1666static unsigned int mv_get_err_pmp_map(struct ata_port *ap)
1667{
1668 void __iomem *port_mmio = mv_ap_base(ap);
1669
1670 return readl(port_mmio + SATA_TESTCTL_OFS) >> 16;
1671}
1672
4c299ca3
ML		 1673static void mv_pmp_eh_prep(struct ata_port *ap, unsigned int pmp_map)
1674{
1675 struct ata_eh_info *ehi;
1676 unsigned int pmp;
1677
1678 /*
1679 * Initialize EH info for PMPs which saw device errors
1680 */
1681 ehi = &ap->link.eh_info;
1682 for (pmp = 0; pmp_map != 0; pmp++) {
1683 unsigned int this_pmp = (1 << pmp);
1684 if (pmp_map & this_pmp) {
1685 struct ata_link *link = &ap->pmp_link[pmp];
1686
1687 pmp_map &= ~this_pmp;
1688 ehi = &link->eh_info;
1689 ata_ehi_clear_desc(ehi);
1690 ata_ehi_push_desc(ehi, "dev err");
1691 ehi->err_mask |= AC_ERR_DEV;
1692 ehi->action |= ATA_EH_RESET;
1693 ata_link_abort(link);
1694 }
1695 }
1696}
1697
06aaca3f
ML		 1698static int mv_req_q_empty(struct ata_port *ap)
1699{
1700 void __iomem *port_mmio = mv_ap_base(ap);
1701 u32 in_ptr, out_ptr;
1702
1703 in_ptr = (readl(port_mmio + EDMA_REQ_Q_IN_PTR_OFS)
1704 >> EDMA_REQ_Q_PTR_SHIFT) & MV_MAX_Q_DEPTH_MASK;
1705 out_ptr = (readl(port_mmio + EDMA_REQ_Q_OUT_PTR_OFS)
1706 >> EDMA_REQ_Q_PTR_SHIFT) & MV_MAX_Q_DEPTH_MASK;
1707 return (in_ptr == out_ptr); /* 1 == queue_is_empty */
1708}
1709
4c299ca3
ML		 1710static int mv_handle_fbs_ncq_dev_err(struct ata_port *ap)
1711{
1712 struct mv_port_priv *pp = ap->private_data;
1713 int failed_links;
1714 unsigned int old_map, new_map;
1715
1716 /*
1717 * Device error during FBS+NCQ operation:
1718 *
1719 * Set a port flag to prevent further I/O being enqueued.
1720 * Leave the EDMA running to drain outstanding commands from this port.
1721 * Perform the post-mortem/EH only when all responses are complete.
1722 * Follow recovery sequence from 6042/7042 datasheet (7.3.15.4.2.2).
1723 */
1724 if (!(pp->pp_flags & MV_PP_FLAG_DELAYED_EH)) {
1725 pp->pp_flags |= MV_PP_FLAG_DELAYED_EH;
1726 pp->delayed_eh_pmp_map = 0;
1727 }
1728 old_map = pp->delayed_eh_pmp_map;
1729 new_map = old_map | mv_get_err_pmp_map(ap);
1730
1731 if (old_map != new_map) {
1732 pp->delayed_eh_pmp_map = new_map;
1733 mv_pmp_eh_prep(ap, new_map & ~old_map);
1734 }
c46938cc 1735 failed_links = hweight16(new_map);
4c299ca3
ML		 1736
1737 ata_port_printk(ap, KERN_INFO, "%s: pmp_map=%04x qc_map=%04x "
1738 "failed_links=%d nr_active_links=%d\n",
1739 __func__, pp->delayed_eh_pmp_map,
1740 ap->qc_active, failed_links,
1741 ap->nr_active_links);
1742
06aaca3f 1743 if (ap->nr_active_links <= failed_links && mv_req_q_empty(ap)) {
4c299ca3
ML		 1744 mv_process_crpb_entries(ap, pp);
1745 mv_stop_edma(ap);
1746 mv_eh_freeze(ap);
1747 ata_port_printk(ap, KERN_INFO, "%s: done\n", __func__);
1748 return 1; /* handled */
1749 }
1750 ata_port_printk(ap, KERN_INFO, "%s: waiting\n", __func__);
1751 return 1; /* handled */
1752}
1753
1754static int mv_handle_fbs_non_ncq_dev_err(struct ata_port *ap)
1755{
1756 /*
1757 * Possible future enhancement:
1758 *
1759 * FBS+non-NCQ operation is not yet implemented.
1760 * See related notes in mv_edma_cfg().
1761 *
1762 * Device error during FBS+non-NCQ operation:
1763 *
1764 * We need to snapshot the shadow registers for each failed command.
1765 * Follow recovery sequence from 6042/7042 datasheet (7.3.15.4.2.3).
1766 */
1767 return 0; /* not handled */
1768}
1769
1770static int mv_handle_dev_err(struct ata_port *ap, u32 edma_err_cause)
1771{
1772 struct mv_port_priv *pp = ap->private_data;
1773
1774 if (!(pp->pp_flags & MV_PP_FLAG_EDMA_EN))
1775 return 0; /* EDMA was not active: not handled */
1776 if (!(pp->pp_flags & MV_PP_FLAG_FBS_EN))
1777 return 0; /* FBS was not active: not handled */
1778
1779 if (!(edma_err_cause & EDMA_ERR_DEV))
1780 return 0; /* non DEV error: not handled */
1781 edma_err_cause &= ~EDMA_ERR_IRQ_TRANSIENT;
1782 if (edma_err_cause & ~(EDMA_ERR_DEV | EDMA_ERR_SELF_DIS))
1783 return 0; /* other problems: not handled */
1784
1785 if (pp->pp_flags & MV_PP_FLAG_NCQ_EN) {
1786 /*
1787 * EDMA should NOT have self-disabled for this case.
1788 * If it did, then something is wrong elsewhere,
1789 * and we cannot handle it here.
1790 */
1791 if (edma_err_cause & EDMA_ERR_SELF_DIS) {
1792 ata_port_printk(ap, KERN_WARNING,
1793 "%s: err_cause=0x%x pp_flags=0x%x\n",
1794 __func__, edma_err_cause, pp->pp_flags);
1795 return 0; /* not handled */
1796 }
1797 return mv_handle_fbs_ncq_dev_err(ap);
1798 } else {
1799 /*
1800 * EDMA should have self-disabled for this case.
1801 * If it did not, then something is wrong elsewhere,
1802 * and we cannot handle it here.
1803 */
1804 if (!(edma_err_cause & EDMA_ERR_SELF_DIS)) {
1805 ata_port_printk(ap, KERN_WARNING,
1806 "%s: err_cause=0x%x pp_flags=0x%x\n",
1807 __func__, edma_err_cause, pp->pp_flags);
1808 return 0; /* not handled */
1809 }
1810 return mv_handle_fbs_non_ncq_dev_err(ap);
1811 }
1812 return 0; /* not handled */
1813}
1814
a9010329 1815static void mv_unexpected_intr(struct ata_port *ap, int edma_was_enabled)
8f767f8a 1816{
8f767f8a 1817 struct ata_eh_info *ehi = &ap->link.eh_info;
a9010329 1818 char *when = "idle";
8f767f8a 1819
8f767f8a 1820 ata_ehi_clear_desc(ehi);
a9010329
ML		 1821 if (!ap || (ap->flags & ATA_FLAG_DISABLED)) {
1822 when = "disabled";
1823 } else if (edma_was_enabled) {
1824 when = "EDMA enabled";
8f767f8a
ML		 1825 } else {
1826 struct ata_queued_cmd *qc = ata_qc_from_tag(ap, ap->link.active_tag);
1827 if (qc && (qc->tf.flags & ATA_TFLAG_POLLING))
a9010329 1828 when = "polling";
8f767f8a 1829 }
a9010329 1830 ata_ehi_push_desc(ehi, "unexpected device interrupt while %s", when);
8f767f8a
ML		 1831 ehi->err_mask |= AC_ERR_OTHER;
1832 ehi->action |= ATA_EH_RESET;
1833 ata_port_freeze(ap);
1834}
1835
05b308e1
BR		 1836/**
1837 * mv_err_intr - Handle error interrupts on the port
1838 * @ap: ATA channel to manipulate
1839 *
8d07379d
ML		 1840 * Most cases require a full reset of the chip's state machine,
1841 * which also performs a COMRESET.
1842 * Also, if the port disabled DMA, update our cached copy to match.
05b308e1
BR		 1843 *
1844 * LOCKING:
1845 * Inherited from caller.
1846 */
37b9046a 1847static void mv_err_intr(struct ata_port *ap)
31961943
BR		 1848{
1849 void __iomem *port_mmio = mv_ap_base(ap);
bdd4ddde 1850 u32 edma_err_cause, eh_freeze_mask, serr = 0;
e4006077 1851 u32 fis_cause = 0;
bdd4ddde
JG		 1852 struct mv_port_priv *pp = ap->private_data;
1853 struct mv_host_priv *hpriv = ap->host->private_data;
bdd4ddde 1854 unsigned int action = 0, err_mask = 0;
9af5c9c9 1855 struct ata_eh_info *ehi = &ap->link.eh_info;
37b9046a
ML		 1856 struct ata_queued_cmd *qc;
1857 int abort = 0;
20f733e7 1858
8d07379d 1859 /*
37b9046a 1860 * Read and clear the SError and err_cause bits.
e4006077
ML		 1861 * For GenIIe, if EDMA_ERR_TRANS_IRQ_7 is set, we also must read/clear
1862 * the FIS_IRQ_CAUSE register before clearing edma_err_cause.
8d07379d 1863 */
37b9046a
ML		 1864 sata_scr_read(&ap->link, SCR_ERROR, &serr);
1865 sata_scr_write_flush(&ap->link, SCR_ERROR, serr);
1866
bdd4ddde 1867 edma_err_cause = readl(port_mmio + EDMA_ERR_IRQ_CAUSE_OFS);
e4006077
ML		 1868 if (IS_GEN_IIE(hpriv) && (edma_err_cause & EDMA_ERR_TRANS_IRQ_7)) {
1869 fis_cause = readl(port_mmio + SATA_FIS_IRQ_CAUSE_OFS);
1870 writelfl(~fis_cause, port_mmio + SATA_FIS_IRQ_CAUSE_OFS);
1871 }
8d07379d 1872 writelfl(~edma_err_cause, port_mmio + EDMA_ERR_IRQ_CAUSE_OFS);
bdd4ddde 1873
4c299ca3
ML		 1874 if (edma_err_cause & EDMA_ERR_DEV) {
1875 /*
1876 * Device errors during FIS-based switching operation
1877 * require special handling.
1878 */
1879 if (mv_handle_dev_err(ap, edma_err_cause))
1880 return;
1881 }
1882
37b9046a
ML		 1883 qc = mv_get_active_qc(ap);
1884 ata_ehi_clear_desc(ehi);
1885 ata_ehi_push_desc(ehi, "edma_err_cause=%08x pp_flags=%08x",
1886 edma_err_cause, pp->pp_flags);
e4006077 1887
c443c500 1888 if (IS_GEN_IIE(hpriv) && (edma_err_cause & EDMA_ERR_TRANS_IRQ_7)) {
e4006077 1889 ata_ehi_push_desc(ehi, "fis_cause=%08x", fis_cause);
c443c500
ML		 1890 if (fis_cause & SATA_FIS_IRQ_AN) {
1891 u32 ec = edma_err_cause &
1892 ~(EDMA_ERR_TRANS_IRQ_7 | EDMA_ERR_IRQ_TRANSIENT);
1893 sata_async_notification(ap);
1894 if (!ec)
1895 return; /* Just an AN; no need for the nukes */
1896 ata_ehi_push_desc(ehi, "SDB notify");
1897 }
1898 }
bdd4ddde 1899 /*
352fab70 1900 * All generations share these EDMA error cause bits:
bdd4ddde 1901 */
37b9046a 1902 if (edma_err_cause & EDMA_ERR_DEV) {
bdd4ddde 1903 err_mask |= AC_ERR_DEV;
37b9046a
ML		 1904 action |= ATA_EH_RESET;
1905 ata_ehi_push_desc(ehi, "dev error");
1906 }
bdd4ddde 1907 if (edma_err_cause & (EDMA_ERR_D_PAR | EDMA_ERR_PRD_PAR |
6c1153e0 1908 EDMA_ERR_CRQB_PAR | EDMA_ERR_CRPB_PAR |
bdd4ddde
JG		 1909 EDMA_ERR_INTRL_PAR)) {
1910 err_mask |= AC_ERR_ATA_BUS;
cf480626 1911 action |= ATA_EH_RESET;
b64bbc39 1912 ata_ehi_push_desc(ehi, "parity error");
bdd4ddde
JG		 1913 }
1914 if (edma_err_cause & (EDMA_ERR_DEV_DCON | EDMA_ERR_DEV_CON)) {
1915 ata_ehi_hotplugged(ehi);
1916 ata_ehi_push_desc(ehi, edma_err_cause & EDMA_ERR_DEV_DCON ?
b64bbc39 1917 "dev disconnect" : "dev connect");
cf480626 1918 action |= ATA_EH_RESET;
bdd4ddde
JG		 1919 }
1920
352fab70
ML		 1921 /*
1922 * Gen-I has a different SELF_DIS bit,
1923 * different FREEZE bits, and no SERR bit:
1924 */
ee9ccdf7 1925 if (IS_GEN_I(hpriv)) {
bdd4ddde 1926 eh_freeze_mask = EDMA_EH_FREEZE_5;
bdd4ddde 1927 if (edma_err_cause & EDMA_ERR_SELF_DIS_5) {
bdd4ddde 1928 pp->pp_flags &= ~MV_PP_FLAG_EDMA_EN;
b64bbc39 1929 ata_ehi_push_desc(ehi, "EDMA self-disable");
bdd4ddde
JG		 1930 }
1931 } else {
1932 eh_freeze_mask = EDMA_EH_FREEZE;
bdd4ddde 1933 if (edma_err_cause & EDMA_ERR_SELF_DIS) {
bdd4ddde 1934 pp->pp_flags &= ~MV_PP_FLAG_EDMA_EN;
b64bbc39 1935 ata_ehi_push_desc(ehi, "EDMA self-disable");
bdd4ddde 1936 }
bdd4ddde 1937 if (edma_err_cause & EDMA_ERR_SERR) {
8d07379d
ML		 1938 ata_ehi_push_desc(ehi, "SError=%08x", serr);
1939 err_mask |= AC_ERR_ATA_BUS;
cf480626 1940 action |= ATA_EH_RESET;
bdd4ddde 1941 }
afb0edd9 1942 }
20f733e7 1943
bdd4ddde
JG		 1944 if (!err_mask) {
1945 err_mask = AC_ERR_OTHER;
cf480626 1946 action |= ATA_EH_RESET;
bdd4ddde
JG		 1947 }
1948
1949 ehi->serror |= serr;
1950 ehi->action |= action;
1951
1952 if (qc)
1953 qc->err_mask |= err_mask;
1954 else
1955 ehi->err_mask |= err_mask;
1956
37b9046a
ML		 1957 if (err_mask == AC_ERR_DEV) {
1958 /*
1959 * Cannot do ata_port_freeze() here,
1960 * because it would kill PIO access,
1961 * which is needed for further diagnosis.
1962 */
1963 mv_eh_freeze(ap);
1964 abort = 1;
1965 } else if (edma_err_cause & eh_freeze_mask) {
1966 /*
1967 * Note to self: ata_port_freeze() calls ata_port_abort()
1968 */
bdd4ddde 1969 ata_port_freeze(ap);
37b9046a
ML		 1970 } else {
1971 abort = 1;
1972 }
1973
1974 if (abort) {
1975 if (qc)
1976 ata_link_abort(qc->dev->link);
1977 else
1978 ata_port_abort(ap);
1979 }
bdd4ddde
JG		 1980}
1981
fcfb1f77
ML		 1982static void mv_process_crpb_response(struct ata_port *ap,
1983 struct mv_crpb *response, unsigned int tag, int ncq_enabled)
1984{
1985 struct ata_queued_cmd *qc = ata_qc_from_tag(ap, tag);
1986
1987 if (qc) {
1988 u8 ata_status;
1989 u16 edma_status = le16_to_cpu(response->flags);
1990 /*
1991 * edma_status from a response queue entry:
1992 * LSB is from EDMA_ERR_IRQ_CAUSE_OFS (non-NCQ only).
1993 * MSB is saved ATA status from command completion.
1994 */
1995 if (!ncq_enabled) {
1996 u8 err_cause = edma_status & 0xff & ~EDMA_ERR_DEV;
1997 if (err_cause) {
1998 /*
1999 * Error will be seen/handled by mv_err_intr().
2000 * So do nothing at all here.
2001 */
2002 return;
2003 }
2004 }
2005 ata_status = edma_status >> CRPB_FLAG_STATUS_SHIFT;
37b9046a
ML		 2006 if (!ac_err_mask(ata_status))
2007 ata_qc_complete(qc);
2008 /* else: leave it for mv_err_intr() */
fcfb1f77
ML		 2009 } else {
2010 ata_port_printk(ap, KERN_ERR, "%s: no qc for tag=%d\n",
2011 __func__, tag);
2012 }
2013}
2014
2015static void mv_process_crpb_entries(struct ata_port *ap, struct mv_port_priv *pp)
bdd4ddde
JG		 2016{
2017 void __iomem *port_mmio = mv_ap_base(ap);
2018 struct mv_host_priv *hpriv = ap->host->private_data;
fcfb1f77 2019 u32 in_index;
bdd4ddde 2020 bool work_done = false;
fcfb1f77 2021 int ncq_enabled = (pp->pp_flags & MV_PP_FLAG_NCQ_EN);
bdd4ddde 2022
fcfb1f77 2023 /* Get the hardware queue position index */
bdd4ddde
JG		 2024 in_index = (readl(port_mmio + EDMA_RSP_Q_IN_PTR_OFS)
2025 >> EDMA_RSP_Q_PTR_SHIFT) & MV_MAX_Q_DEPTH_MASK;
2026
fcfb1f77
ML		 2027 /* Process new responses from since the last time we looked */
2028 while (in_index != pp->resp_idx) {
6c1153e0 2029 unsigned int tag;
fcfb1f77 2030 struct mv_crpb *response = &pp->crpb[pp->resp_idx];
bdd4ddde 2031
fcfb1f77 2032 pp->resp_idx = (pp->resp_idx + 1) & MV_MAX_Q_DEPTH_MASK;
bdd4ddde 2033
fcfb1f77
ML		 2034 if (IS_GEN_I(hpriv)) {
2035 /* 50xx: no NCQ, only one command active at a time */
9af5c9c9 2036 tag = ap->link.active_tag;
fcfb1f77
ML		 2037 } else {
2038 /* Gen II/IIE: get command tag from CRPB entry */
2039 tag = le16_to_cpu(response->id) & 0x1f;
bdd4ddde 2040 }
fcfb1f77 2041 mv_process_crpb_response(ap, response, tag, ncq_enabled);
bdd4ddde 2042 work_done = true;
bdd4ddde
JG		 2043 }
2044
352fab70 2045 /* Update the software queue position index in hardware */
bdd4ddde
JG		 2046 if (work_done)
2047 writelfl((pp->crpb_dma & EDMA_RSP_Q_BASE_LO_MASK) |
fcfb1f77 2048 (pp->resp_idx << EDMA_RSP_Q_PTR_SHIFT),
bdd4ddde 2049 port_mmio + EDMA_RSP_Q_OUT_PTR_OFS);
20f733e7
BR		 2050}
2051
a9010329
ML		 2052static void mv_port_intr(struct ata_port *ap, u32 port_cause)
2053{
2054 struct mv_port_priv *pp;
2055 int edma_was_enabled;
2056
2057 if (!ap || (ap->flags & ATA_FLAG_DISABLED)) {
2058 mv_unexpected_intr(ap, 0);
2059 return;
2060 }
2061 /*
2062 * Grab a snapshot of the EDMA_EN flag setting,
2063 * so that we have a consistent view for this port,
2064 * even if something we call of our routines changes it.
2065 */
2066 pp = ap->private_data;
2067 edma_was_enabled = (pp->pp_flags & MV_PP_FLAG_EDMA_EN);
2068 /*
2069 * Process completed CRPB response(s) before other events.
2070 */
2071 if (edma_was_enabled && (port_cause & DONE_IRQ)) {
2072 mv_process_crpb_entries(ap, pp);
4c299ca3
ML		 2073 if (pp->pp_flags & MV_PP_FLAG_DELAYED_EH)
2074 mv_handle_fbs_ncq_dev_err(ap);
a9010329
ML		 2075 }
2076 /*
2077 * Handle chip-reported errors, or continue on to handle PIO.
2078 */
2079 if (unlikely(port_cause & ERR_IRQ)) {
2080 mv_err_intr(ap);
2081 } else if (!edma_was_enabled) {
2082 struct ata_queued_cmd *qc = mv_get_active_qc(ap);
2083 if (qc)
2084 ata_sff_host_intr(ap, qc);
2085 else
2086 mv_unexpected_intr(ap, edma_was_enabled);
2087 }
2088}
2089
05b308e1
BR		 2090/**
2091 * mv_host_intr - Handle all interrupts on the given host controller
cca3974e 2092 * @host: host specific structure
7368f919 2093 * @main_irq_cause: Main interrupt cause register for the chip.
05b308e1
BR		 2094 *
2095 * LOCKING:
2096 * Inherited from caller.
2097 */
7368f919 2098static int mv_host_intr(struct ata_host *host, u32 main_irq_cause)
20f733e7 2099{
f351b2d6 2100 struct mv_host_priv *hpriv = host->private_data;
eabd5eb1 2101 void __iomem *mmio = hpriv->base, *hc_mmio;
a3718c1f 2102 unsigned int handled = 0, port;
20f733e7 2103
a3718c1f 2104 for (port = 0; port < hpriv->n_ports; port++) {
cca3974e 2105 struct ata_port *ap = host->ports[port];
eabd5eb1
ML		 2106 unsigned int p, shift, hardport, port_cause;
2107
a3718c1f 2108 MV_PORT_TO_SHIFT_AND_HARDPORT(port, shift, hardport);
a3718c1f 2109 /*
eabd5eb1
ML		 2110 * Each hc within the host has its own hc_irq_cause register,
2111 * where the interrupting ports bits get ack'd.
a3718c1f 2112 */
eabd5eb1
ML		 2113 if (hardport == 0) { /* first port on this hc ? */
2114 u32 hc_cause = (main_irq_cause >> shift) & HC0_IRQ_PEND;
2115 u32 port_mask, ack_irqs;
2116 /*
2117 * Skip this entire hc if nothing pending for any ports
2118 */
2119 if (!hc_cause) {
2120 port += MV_PORTS_PER_HC - 1;
2121 continue;
2122 }
2123 /*
2124 * We don't need/want to read the hc_irq_cause register,
2125 * because doing so hurts performance, and
2126 * main_irq_cause already gives us everything we need.
2127 *
2128 * But we do have to *write* to the hc_irq_cause to ack
2129 * the ports that we are handling this time through.
2130 *
2131 * This requires that we create a bitmap for those
2132 * ports which interrupted us, and use that bitmap
2133 * to ack (only) those ports via hc_irq_cause.
2134 */
2135 ack_irqs = 0;
2136 for (p = 0; p < MV_PORTS_PER_HC; ++p) {
2137 if ((port + p) >= hpriv->n_ports)
2138 break;
2139 port_mask = (DONE_IRQ | ERR_IRQ) << (p * 2);
2140 if (hc_cause & port_mask)
2141 ack_irqs |= (DMA_IRQ | DEV_IRQ) << p;
2142 }
a3718c1f 2143 hc_mmio = mv_hc_base_from_port(mmio, port);
eabd5eb1 2144 writelfl(~ack_irqs, hc_mmio + HC_IRQ_CAUSE_OFS);
a3718c1f
ML		 2145 handled = 1;
2146 }
8f767f8a 2147 /*
a9010329 2148 * Handle interrupts signalled for this port:
8f767f8a 2149 */
a9010329
ML		 2150 port_cause = (main_irq_cause >> shift) & (DONE_IRQ | ERR_IRQ);
2151 if (port_cause)
2152 mv_port_intr(ap, port_cause);
20f733e7 2153 }
a3718c1f 2154 return handled;
20f733e7
BR		 2155}
2156
a3718c1f 2157static int mv_pci_error(struct ata_host *host, void __iomem *mmio)
bdd4ddde 2158{
02a121da 2159 struct mv_host_priv *hpriv = host->private_data;
bdd4ddde
JG		 2160 struct ata_port *ap;
2161 struct ata_queued_cmd *qc;
2162 struct ata_eh_info *ehi;
2163 unsigned int i, err_mask, printed = 0;
2164 u32 err_cause;
2165
02a121da 2166 err_cause = readl(mmio + hpriv->irq_cause_ofs);
bdd4ddde
JG		 2167
2168 dev_printk(KERN_ERR, host->dev, "PCI ERROR; PCI IRQ cause=0x%08x\n",
2169 err_cause);
2170
2171 DPRINTK("All regs @ PCI error\n");
2172 mv_dump_all_regs(mmio, -1, to_pci_dev(host->dev));
2173
02a121da 2174 writelfl(0, mmio + hpriv->irq_cause_ofs);
bdd4ddde
JG		 2175
2176 for (i = 0; i < host->n_ports; i++) {
2177 ap = host->ports[i];
936fd732 2178 if (!ata_link_offline(&ap->link)) {
9af5c9c9 2179 ehi = &ap->link.eh_info;
bdd4ddde
JG		 2180 ata_ehi_clear_desc(ehi);
2181 if (!printed++)
2182 ata_ehi_push_desc(ehi,
2183 "PCI err cause 0x%08x", err_cause);
2184 err_mask = AC_ERR_HOST_BUS;
cf480626 2185 ehi->action = ATA_EH_RESET;
9af5c9c9 2186 qc = ata_qc_from_tag(ap, ap->link.active_tag);
bdd4ddde
JG		 2187 if (qc)
2188 qc->err_mask |= err_mask;
2189 else
2190 ehi->err_mask |= err_mask;
2191
2192 ata_port_freeze(ap);
2193 }
2194 }
a3718c1f 2195 return 1; /* handled */
bdd4ddde
JG		 2196}
2197
05b308e1 2198/**
c5d3e45a 2199 * mv_interrupt - Main interrupt event handler
05b308e1
BR		 2200 * @irq: unused
2201 * @dev_instance: private data; in this case the host structure
05b308e1
BR		 2202 *
2203 * Read the read only register to determine if any host
2204 * controllers have pending interrupts. If so, call lower level
2205 * routine to handle. Also check for PCI errors which are only
2206 * reported here.
2207 *
8b260248 2208 * LOCKING:
cca3974e 2209 * This routine holds the host lock while processing pending
05b308e1
BR		 2210 * interrupts.
2211 */
7d12e780 2212static irqreturn_t mv_interrupt(int irq, void *dev_instance)
20f733e7 2213{
cca3974e 2214 struct ata_host *host = dev_instance;
f351b2d6 2215 struct mv_host_priv *hpriv = host->private_data;
a3718c1f 2216 unsigned int handled = 0;
96e2c487 2217 u32 main_irq_cause, pending_irqs;
20f733e7 2218
646a4da5 2219 spin_lock(&host->lock);
7368f919 2220 main_irq_cause = readl(hpriv->main_irq_cause_addr);
96e2c487 2221 pending_irqs = main_irq_cause & hpriv->main_irq_mask;
352fab70
ML		 2222 /*
2223 * Deal with cases where we either have nothing pending, or have read
2224 * a bogus register value which can indicate HW removal or PCI fault.
20f733e7 2225 */
a44253d2 2226 if (pending_irqs && main_irq_cause != 0xffffffffU) {
1f398472 2227 if (unlikely((pending_irqs & PCI_ERR) && !IS_SOC(hpriv)))
a3718c1f
ML		 2228 handled = mv_pci_error(host, hpriv->base);
2229 else
a44253d2 2230 handled = mv_host_intr(host, pending_irqs);
bdd4ddde 2231 }
cca3974e 2232 spin_unlock(&host->lock);
20f733e7
BR		 2233 return IRQ_RETVAL(handled);
2234}
2235
c9d39130
JG		 2236static unsigned int mv5_scr_offset(unsigned int sc_reg_in)
2237{
2238 unsigned int ofs;
2239
2240 switch (sc_reg_in) {
2241 case SCR_STATUS:
2242 case SCR_ERROR:
2243 case SCR_CONTROL:
2244 ofs = sc_reg_in * sizeof(u32);
2245 break;
2246 default:
2247 ofs = 0xffffffffU;
2248 break;
2249 }
2250 return ofs;
2251}
2252
82ef04fb 2253static int mv5_scr_read(struct ata_link *link, unsigned int sc_reg_in, u32 *val)
c9d39130 2254{
82ef04fb 2255 struct mv_host_priv *hpriv = link->ap->host->private_data;
f351b2d6 2256 void __iomem *mmio = hpriv->base;
82ef04fb 2257 void __iomem *addr = mv5_phy_base(mmio, link->ap->port_no);
c9d39130
JG		 2258 unsigned int ofs = mv5_scr_offset(sc_reg_in);
2259
da3dbb17
TH		 2260 if (ofs != 0xffffffffU) {
2261 *val = readl(addr + ofs);
2262 return 0;
2263 } else
2264 return -EINVAL;
c9d39130
JG		 2265}
2266
82ef04fb 2267static int mv5_scr_write(struct ata_link *link, unsigned int sc_reg_in, u32 val)
c9d39130 2268{
82ef04fb 2269 struct mv_host_priv *hpriv = link->ap->host->private_data;
f351b2d6 2270 void __iomem *mmio = hpriv->base;
82ef04fb 2271 void __iomem *addr = mv5_phy_base(mmio, link->ap->port_no);
c9d39130
JG		 2272 unsigned int ofs = mv5_scr_offset(sc_reg_in);
2273
da3dbb17 2274 if (ofs != 0xffffffffU) {
0d5ff566 2275 writelfl(val, addr + ofs);
da3dbb17
TH		 2276 return 0;
2277 } else
2278 return -EINVAL;
c9d39130
JG		 2279}
2280
7bb3c529 2281static void mv5_reset_bus(struct ata_host *host, void __iomem *mmio)
522479fb 2282{
7bb3c529 2283 struct pci_dev *pdev = to_pci_dev(host->dev);
522479fb
JG		 2284 int early_5080;
2285
44c10138 2286 early_5080 = (pdev->device == 0x5080) && (pdev->revision == 0);
522479fb
JG		 2287
2288 if (!early_5080) {
2289 u32 tmp = readl(mmio + MV_PCI_EXP_ROM_BAR_CTL);
2290 tmp |= (1 << 0);
2291 writel(tmp, mmio + MV_PCI_EXP_ROM_BAR_CTL);
2292 }
2293
7bb3c529 2294 mv_reset_pci_bus(host, mmio);
522479fb
JG		 2295}
2296
2297static void mv5_reset_flash(struct mv_host_priv *hpriv, void __iomem *mmio)
2298{
8e7decdb 2299 writel(0x0fcfffff, mmio + MV_FLASH_CTL_OFS);
522479fb
JG		 2300}
2301
47c2b677 2302static void mv5_read_preamp(struct mv_host_priv *hpriv, int idx,
ba3fe8fb
JG		 2303 void __iomem *mmio)
2304{
c9d39130
JG		 2305 void __iomem *phy_mmio = mv5_phy_base(mmio, idx);
2306 u32 tmp;
2307
2308 tmp = readl(phy_mmio + MV5_PHY_MODE);
2309
2310 hpriv->signal[idx].pre = tmp & 0x1800; /* bits 12:11 */
2311 hpriv->signal[idx].amps = tmp & 0xe0; /* bits 7:5 */
ba3fe8fb
JG		 2312}
2313
47c2b677 2314static void mv5_enable_leds(struct mv_host_priv *hpriv, void __iomem *mmio)
ba3fe8fb 2315{
522479fb
JG		 2316 u32 tmp;
2317
8e7decdb 2318 writel(0, mmio + MV_GPIO_PORT_CTL_OFS);
522479fb
JG		 2319
2320 /* FIXME: handle MV_HP_ERRATA_50XXB2 errata */
2321
2322 tmp = readl(mmio + MV_PCI_EXP_ROM_BAR_CTL);
2323 tmp |= ~(1 << 0);
2324 writel(tmp, mmio + MV_PCI_EXP_ROM_BAR_CTL);
ba3fe8fb
JG		 2325}
2326
2a47ce06
JG		 2327static void mv5_phy_errata(struct mv_host_priv *hpriv, void __iomem *mmio,
2328 unsigned int port)
bca1c4eb 2329{
c9d39130
JG		 2330 void __iomem *phy_mmio = mv5_phy_base(mmio, port);
2331 const u32 mask = (1<<12) | (1<<11) | (1<<7) | (1<<6) | (1<<5);
2332 u32 tmp;
2333 int fix_apm_sq = (hpriv->hp_flags & MV_HP_ERRATA_50XXB0);
2334
2335 if (fix_apm_sq) {
8e7decdb 2336 tmp = readl(phy_mmio + MV5_LTMODE_OFS);
c9d39130 2337 tmp |= (1 << 19);
8e7decdb 2338 writel(tmp, phy_mmio + MV5_LTMODE_OFS);
c9d39130 2339
8e7decdb 2340 tmp = readl(phy_mmio + MV5_PHY_CTL_OFS);
c9d39130
JG		 2341 tmp &= ~0x3;
2342 tmp |= 0x1;
8e7decdb 2343 writel(tmp, phy_mmio + MV5_PHY_CTL_OFS);
c9d39130
JG		 2344 }
2345
2346 tmp = readl(phy_mmio + MV5_PHY_MODE);
2347 tmp &= ~mask;
2348 tmp |= hpriv->signal[port].pre;
2349 tmp |= hpriv->signal[port].amps;
2350 writel(tmp, phy_mmio + MV5_PHY_MODE);
bca1c4eb
JG		 2351}
2352
c9d39130
JG		 2353
2354#undef ZERO
2355#define ZERO(reg) writel(0, port_mmio + (reg))
2356static void mv5_reset_hc_port(struct mv_host_priv *hpriv, void __iomem *mmio,
2357 unsigned int port)
2358{
2359 void __iomem *port_mmio = mv_port_base(mmio, port);
2360
e12bef50 2361 mv_reset_channel(hpriv, mmio, port);
c9d39130
JG		 2362
2363 ZERO(0x028); /* command */
2364 writel(0x11f, port_mmio + EDMA_CFG_OFS);
2365 ZERO(0x004); /* timer */
2366 ZERO(0x008); /* irq err cause */
2367 ZERO(0x00c); /* irq err mask */
2368 ZERO(0x010); /* rq bah */
2369 ZERO(0x014); /* rq inp */
2370 ZERO(0x018); /* rq outp */
2371 ZERO(0x01c); /* respq bah */
2372 ZERO(0x024); /* respq outp */
2373 ZERO(0x020); /* respq inp */
2374 ZERO(0x02c); /* test control */
8e7decdb 2375 writel(0xbc, port_mmio + EDMA_IORDY_TMOUT_OFS);
c9d39130
JG		 2376}
2377#undef ZERO
2378
2379#define ZERO(reg) writel(0, hc_mmio + (reg))
2380static void mv5_reset_one_hc(struct mv_host_priv *hpriv, void __iomem *mmio,
2381 unsigned int hc)
47c2b677 2382{
c9d39130
JG		 2383 void __iomem *hc_mmio = mv_hc_base(mmio, hc);
2384 u32 tmp;
2385
2386 ZERO(0x00c);
2387 ZERO(0x010);
2388 ZERO(0x014);
2389 ZERO(0x018);
2390
2391 tmp = readl(hc_mmio + 0x20);
2392 tmp &= 0x1c1c1c1c;
2393 tmp |= 0x03030303;
2394 writel(tmp, hc_mmio + 0x20);
2395}
2396#undef ZERO
2397
2398static int mv5_reset_hc(struct mv_host_priv *hpriv, void __iomem *mmio,
2399 unsigned int n_hc)
2400{
2401 unsigned int hc, port;
2402
2403 for (hc = 0; hc < n_hc; hc++) {
2404 for (port = 0; port < MV_PORTS_PER_HC; port++)
2405 mv5_reset_hc_port(hpriv, mmio,
2406 (hc * MV_PORTS_PER_HC) + port);
2407
2408 mv5_reset_one_hc(hpriv, mmio, hc);
2409 }
2410
2411 return 0;
47c2b677
JG		 2412}
2413
101ffae2
JG		 2414#undef ZERO
2415#define ZERO(reg) writel(0, mmio + (reg))
7bb3c529 2416static void mv_reset_pci_bus(struct ata_host *host, void __iomem *mmio)
101ffae2 2417{
02a121da 2418 struct mv_host_priv *hpriv = host->private_data;
101ffae2
JG		 2419 u32 tmp;
2420
8e7decdb 2421 tmp = readl(mmio + MV_PCI_MODE_OFS);
101ffae2 2422 tmp &= 0xff00ffff;
8e7decdb 2423 writel(tmp, mmio + MV_PCI_MODE_OFS);
101ffae2
JG		 2424
2425 ZERO(MV_PCI_DISC_TIMER);
2426 ZERO(MV_PCI_MSI_TRIGGER);
8e7decdb 2427 writel(0x000100ff, mmio + MV_PCI_XBAR_TMOUT_OFS);
101ffae2 2428 ZERO(MV_PCI_SERR_MASK);
02a121da
ML		 2429 ZERO(hpriv->irq_cause_ofs);
2430 ZERO(hpriv->irq_mask_ofs);
101ffae2
JG		 2431 ZERO(MV_PCI_ERR_LOW_ADDRESS);
2432 ZERO(MV_PCI_ERR_HIGH_ADDRESS);
2433 ZERO(MV_PCI_ERR_ATTRIBUTE);
2434 ZERO(MV_PCI_ERR_COMMAND);
2435}
2436#undef ZERO
2437
2438static void mv6_reset_flash(struct mv_host_priv *hpriv, void __iomem *mmio)
2439{
2440 u32 tmp;
2441
2442 mv5_reset_flash(hpriv, mmio);
2443
8e7decdb 2444 tmp = readl(mmio + MV_GPIO_PORT_CTL_OFS);
101ffae2
JG		 2445 tmp &= 0x3;
2446 tmp |= (1 << 5) | (1 << 6);
8e7decdb 2447 writel(tmp, mmio + MV_GPIO_PORT_CTL_OFS);
101ffae2
JG		 2448}
2449
2450/**
2451 * mv6_reset_hc - Perform the 6xxx global soft reset
2452 * @mmio: base address of the HBA
2453 *
2454 * This routine only applies to 6xxx parts.
2455 *
2456 * LOCKING:
2457 * Inherited from caller.
2458 */
c9d39130
JG		 2459static int mv6_reset_hc(struct mv_host_priv *hpriv, void __iomem *mmio,
2460 unsigned int n_hc)
101ffae2
JG		 2461{
2462 void __iomem *reg = mmio + PCI_MAIN_CMD_STS_OFS;
2463 int i, rc = 0;
2464 u32 t;
2465
2466 /* Following procedure defined in PCI "main command and status
2467 * register" table.
2468 */
2469 t = readl(reg);
2470 writel(t | STOP_PCI_MASTER, reg);
2471
2472 for (i = 0; i < 1000; i++) {
2473 udelay(1);
2474 t = readl(reg);
2dcb407e 2475 if (PCI_MASTER_EMPTY & t)
101ffae2 2476 break;
101ffae2
JG		 2477 }
2478 if (!(PCI_MASTER_EMPTY & t)) {
2479 printk(KERN_ERR DRV_NAME ": PCI master won't flush\n");
2480 rc = 1;
2481 goto done;
2482 }
2483
2484 /* set reset */
2485 i = 5;
2486 do {
2487 writel(t | GLOB_SFT_RST, reg);
2488 t = readl(reg);
2489 udelay(1);
2490 } while (!(GLOB_SFT_RST & t) && (i-- > 0));
2491
2492 if (!(GLOB_SFT_RST & t)) {
2493 printk(KERN_ERR DRV_NAME ": can't set global reset\n");
2494 rc = 1;
2495 goto done;
2496 }
2497
2498 /* clear reset and *reenable the PCI master* (not mentioned in spec) */
2499 i = 5;
2500 do {
2501 writel(t & ~(GLOB_SFT_RST | STOP_PCI_MASTER), reg);
2502 t = readl(reg);
2503 udelay(1);
2504 } while ((GLOB_SFT_RST & t) && (i-- > 0));
2505
2506 if (GLOB_SFT_RST & t) {
2507 printk(KERN_ERR DRV_NAME ": can't clear global reset\n");
2508 rc = 1;
2509 }
2510done:
2511 return rc;
2512}
2513
47c2b677 2514static void mv6_read_preamp(struct mv_host_priv *hpriv, int idx,
ba3fe8fb
JG		 2515 void __iomem *mmio)
2516{
2517 void __iomem *port_mmio;
2518 u32 tmp;
2519
8e7decdb 2520 tmp = readl(mmio + MV_RESET_CFG_OFS);
ba3fe8fb 2521 if ((tmp & (1 << 0)) == 0) {
47c2b677 2522 hpriv->signal[idx].amps = 0x7 << 8;
ba3fe8fb
JG		 2523 hpriv->signal[idx].pre = 0x1 << 5;
2524 return;
2525 }
2526
2527 port_mmio = mv_port_base(mmio, idx);
2528 tmp = readl(port_mmio + PHY_MODE2);
2529
2530 hpriv->signal[idx].amps = tmp & 0x700; /* bits 10:8 */
2531 hpriv->signal[idx].pre = tmp & 0xe0; /* bits 7:5 */
2532}
2533
47c2b677 2534static void mv6_enable_leds(struct mv_host_priv *hpriv, void __iomem *mmio)
ba3fe8fb 2535{
8e7decdb 2536 writel(0x00000060, mmio + MV_GPIO_PORT_CTL_OFS);
ba3fe8fb
JG		 2537}
2538
c9d39130 2539static void mv6_phy_errata(struct mv_host_priv *hpriv, void __iomem *mmio,
2a47ce06 2540 unsigned int port)
bca1c4eb 2541{
c9d39130
JG		 2542 void __iomem *port_mmio = mv_port_base(mmio, port);
2543
bca1c4eb 2544 u32 hp_flags = hpriv->hp_flags;
47c2b677
JG		 2545 int fix_phy_mode2 =
2546 hp_flags & (MV_HP_ERRATA_60X1B2 | MV_HP_ERRATA_60X1C0);
bca1c4eb 2547 int fix_phy_mode4 =
47c2b677 2548 hp_flags & (MV_HP_ERRATA_60X1B2 | MV_HP_ERRATA_60X1C0);
8c30a8b9 2549 u32 m2, m3;
47c2b677
JG		 2550
2551 if (fix_phy_mode2) {
2552 m2 = readl(port_mmio + PHY_MODE2);
2553 m2 &= ~(1 << 16);
2554 m2 |= (1 << 31);
2555 writel(m2, port_mmio + PHY_MODE2);
2556
2557 udelay(200);
2558
2559 m2 = readl(port_mmio + PHY_MODE2);
2560 m2 &= ~((1 << 16) | (1 << 31));
2561 writel(m2, port_mmio + PHY_MODE2);
2562
2563 udelay(200);
2564 }
2565
8c30a8b9
ML		 2566 /*
2567 * Gen-II/IIe PHY_MODE3 errata RM#2:
2568 * Achieves better receiver noise performance than the h/w default:
2569 */
2570 m3 = readl(port_mmio + PHY_MODE3);
2571 m3 = (m3 & 0x1f) | (0x5555601 << 5);
bca1c4eb 2572
0388a8c0
ML		 2573 /* Guideline 88F5182 (GL# SATA-S11) */
2574 if (IS_SOC(hpriv))
2575 m3 &= ~0x1c;
2576
bca1c4eb 2577 if (fix_phy_mode4) {
ba069e37
ML		 2578 u32 m4 = readl(port_mmio + PHY_MODE4);
2579 /*
2580 * Enforce reserved-bit restrictions on GenIIe devices only.
2581 * For earlier chipsets, force only the internal config field
2582 * (workaround for errata FEr SATA#10 part 1).
2583 */
8c30a8b9 2584 if (IS_GEN_IIE(hpriv))
ba069e37
ML		 2585 m4 = (m4 & ~PHY_MODE4_RSVD_ZEROS) | PHY_MODE4_RSVD_ONES;
2586 else
2587 m4 = (m4 & ~PHY_MODE4_CFG_MASK) | PHY_MODE4_CFG_VALUE;
8c30a8b9 2588 writel(m4, port_mmio + PHY_MODE4);
bca1c4eb 2589 }
b406c7a6
ML		 2590 /*
2591 * Workaround for 60x1-B2 errata SATA#13:
2592 * Any write to PHY_MODE4 (above) may corrupt PHY_MODE3,
2593 * so we must always rewrite PHY_MODE3 after PHY_MODE4.
2594 */
2595 writel(m3, port_mmio + PHY_MODE3);
bca1c4eb
JG		 2596
2597 /* Revert values of pre-emphasis and signal amps to the saved ones */
2598 m2 = readl(port_mmio + PHY_MODE2);
2599
2600 m2 &= ~MV_M2_PREAMP_MASK;
2a47ce06
JG		 2601 m2 |= hpriv->signal[port].amps;
2602 m2 |= hpriv->signal[port].pre;
47c2b677 2603 m2 &= ~(1 << 16);
bca1c4eb 2604
e4e7b892
JG		 2605 /* according to mvSata 3.6.1, some IIE values are fixed */
2606 if (IS_GEN_IIE(hpriv)) {
2607 m2 &= ~0xC30FF01F;
2608 m2 |= 0x0000900F;
2609 }
2610
bca1c4eb
JG		 2611 writel(m2, port_mmio + PHY_MODE2);
2612}
2613
f351b2d6
SB		 2614/* TODO: use the generic LED interface to configure the SATA Presence */
2615/* & Acitivy LEDs on the board */
2616static void mv_soc_enable_leds(struct mv_host_priv *hpriv,
2617 void __iomem *mmio)
2618{
2619 return;
2620}
2621
2622static void mv_soc_read_preamp(struct mv_host_priv *hpriv, int idx,
2623 void __iomem *mmio)
2624{
2625 void __iomem *port_mmio;
2626 u32 tmp;
2627
2628 port_mmio = mv_port_base(mmio, idx);
2629 tmp = readl(port_mmio + PHY_MODE2);
2630
2631 hpriv->signal[idx].amps = tmp & 0x700; /* bits 10:8 */
2632 hpriv->signal[idx].pre = tmp & 0xe0; /* bits 7:5 */
2633}
2634
2635#undef ZERO
2636#define ZERO(reg) writel(0, port_mmio + (reg))
2637static void mv_soc_reset_hc_port(struct mv_host_priv *hpriv,
2638 void __iomem *mmio, unsigned int port)
2639{
2640 void __iomem *port_mmio = mv_port_base(mmio, port);
2641
e12bef50 2642 mv_reset_channel(hpriv, mmio, port);
f351b2d6
SB		 2643
2644 ZERO(0x028); /* command */
2645 writel(0x101f, port_mmio + EDMA_CFG_OFS);
2646 ZERO(0x004); /* timer */
2647 ZERO(0x008); /* irq err cause */
2648 ZERO(0x00c); /* irq err mask */
2649 ZERO(0x010); /* rq bah */
2650 ZERO(0x014); /* rq inp */
2651 ZERO(0x018); /* rq outp */
2652 ZERO(0x01c); /* respq bah */
2653 ZERO(0x024); /* respq outp */
2654 ZERO(0x020); /* respq inp */
2655 ZERO(0x02c); /* test control */
8e7decdb 2656 writel(0xbc, port_mmio + EDMA_IORDY_TMOUT_OFS);
f351b2d6
SB		 2657}
2658
2659#undef ZERO
2660
2661#define ZERO(reg) writel(0, hc_mmio + (reg))
2662static void mv_soc_reset_one_hc(struct mv_host_priv *hpriv,
2663 void __iomem *mmio)
2664{
2665 void __iomem *hc_mmio = mv_hc_base(mmio, 0);
2666
2667 ZERO(0x00c);
2668 ZERO(0x010);
2669 ZERO(0x014);
2670
2671}
2672
2673#undef ZERO
2674
2675static int mv_soc_reset_hc(struct mv_host_priv *hpriv,
2676 void __iomem *mmio, unsigned int n_hc)
2677{
2678 unsigned int port;
2679
2680 for (port = 0; port < hpriv->n_ports; port++)
2681 mv_soc_reset_hc_port(hpriv, mmio, port);
2682
2683 mv_soc_reset_one_hc(hpriv, mmio);
2684
2685 return 0;
2686}
2687
2688static void mv_soc_reset_flash(struct mv_host_priv *hpriv,
2689 void __iomem *mmio)
2690{
2691 return;
2692}
2693
2694static void mv_soc_reset_bus(struct ata_host *host, void __iomem *mmio)
2695{
2696 return;
2697}
2698
8e7decdb 2699static void mv_setup_ifcfg(void __iomem *port_mmio, int want_gen2i)
b67a1064 2700{
8e7decdb 2701 u32 ifcfg = readl(port_mmio + SATA_INTERFACE_CFG_OFS);
b67a1064 2702
8e7decdb 2703 ifcfg = (ifcfg & 0xf7f) | 0x9b1000; /* from chip spec */
b67a1064 2704 if (want_gen2i)
8e7decdb
ML		 2705 ifcfg |= (1 << 7); /* enable gen2i speed */
2706 writelfl(ifcfg, port_mmio + SATA_INTERFACE_CFG_OFS);
b67a1064
ML		 2707}
2708
e12bef50 2709static void mv_reset_channel(struct mv_host_priv *hpriv, void __iomem *mmio,
c9d39130
JG		 2710 unsigned int port_no)
2711{
2712 void __iomem *port_mmio = mv_port_base(mmio, port_no);
2713
8e7decdb
ML		 2714 /*
2715 * The datasheet warns against setting EDMA_RESET when EDMA is active
2716 * (but doesn't say what the problem might be). So we first try
2717 * to disable the EDMA engine before doing the EDMA_RESET operation.
2718 */
0d8be5cb 2719 mv_stop_edma_engine(port_mmio);
8e7decdb 2720 writelfl(EDMA_RESET, port_mmio + EDMA_CMD_OFS);
c9d39130 2721
b67a1064 2722 if (!IS_GEN_I(hpriv)) {
8e7decdb
ML		 2723 /* Enable 3.0gb/s link speed: this survives EDMA_RESET */
2724 mv_setup_ifcfg(port_mmio, 1);
c9d39130 2725 }
b67a1064 2726 /*
8e7decdb 2727 * Strobing EDMA_RESET here causes a hard reset of the SATA transport,
b67a1064
ML		 2728 * link, and physical layers. It resets all SATA interface registers
2729 * (except for SATA_INTERFACE_CFG), and issues a COMRESET to the dev.
c9d39130 2730 */
8e7decdb 2731 writelfl(EDMA_RESET, port_mmio + EDMA_CMD_OFS);
b67a1064 2732 udelay(25); /* allow reset propagation */
c9d39130
JG		 2733 writelfl(0, port_mmio + EDMA_CMD_OFS);
2734
2735 hpriv->ops->phy_errata(hpriv, mmio, port_no);
2736
ee9ccdf7 2737 if (IS_GEN_I(hpriv))
c9d39130
JG		 2738 mdelay(1);
2739}
2740
e49856d8 2741static void mv_pmp_select(struct ata_port *ap, int pmp)
20f733e7 2742{
e49856d8
ML		 2743 if (sata_pmp_supported(ap)) {
2744 void __iomem *port_mmio = mv_ap_base(ap);
2745 u32 reg = readl(port_mmio + SATA_IFCTL_OFS);
2746 int old = reg & 0xf;
22374677 2747
e49856d8
ML		 2748 if (old != pmp) {
2749 reg = (reg & ~0xf) | pmp;
2750 writelfl(reg, port_mmio + SATA_IFCTL_OFS);
2751 }
22374677 2752 }
20f733e7
BR		 2753}
2754
e49856d8
ML		 2755static int mv_pmp_hardreset(struct ata_link *link, unsigned int *class,
2756 unsigned long deadline)
22374677 2757{
e49856d8
ML		 2758 mv_pmp_select(link->ap, sata_srst_pmp(link));
2759 return sata_std_hardreset(link, class, deadline);
2760}
bdd4ddde 2761
e49856d8
ML		 2762static int mv_softreset(struct ata_link *link, unsigned int *class,
2763 unsigned long deadline)
2764{
2765 mv_pmp_select(link->ap, sata_srst_pmp(link));
2766 return ata_sff_softreset(link, class, deadline);
22374677
JG		 2767}
2768
cc0680a5 2769static int mv_hardreset(struct ata_link *link, unsigned int *class,
bdd4ddde 2770 unsigned long deadline)
31961943 2771{
cc0680a5 2772 struct ata_port *ap = link->ap;
bdd4ddde 2773 struct mv_host_priv *hpriv = ap->host->private_data;
b562468c 2774 struct mv_port_priv *pp = ap->private_data;
f351b2d6 2775 void __iomem *mmio = hpriv->base;
0d8be5cb
ML		 2776 int rc, attempts = 0, extra = 0;
2777 u32 sstatus;
2778 bool online;
31961943 2779
e12bef50 2780 mv_reset_channel(hpriv, mmio, ap->port_no);
b562468c 2781 pp->pp_flags &= ~MV_PP_FLAG_EDMA_EN;
bdd4ddde 2782
0d8be5cb
ML		 2783 /* Workaround for errata FEr SATA#10 (part 2) */
2784 do {
17c5aab5
ML		 2785 const unsigned long *timing =
2786 sata_ehc_deb_timing(&link->eh_context);
bdd4ddde 2787
17c5aab5
ML		 2788 rc = sata_link_hardreset(link, timing, deadline + extra,
2789 &online, NULL);
9dcffd99 2790 rc = online ? -EAGAIN : rc;
17c5aab5 2791 if (rc)
0d8be5cb 2792 return rc;
0d8be5cb
ML		 2793 sata_scr_read(link, SCR_STATUS, &sstatus);
2794 if (!IS_GEN_I(hpriv) && ++attempts >= 5 && sstatus == 0x121) {
2795 /* Force 1.5gb/s link speed and try again */
8e7decdb 2796 mv_setup_ifcfg(mv_ap_base(ap), 0);
0d8be5cb
ML		 2797 if (time_after(jiffies + HZ, deadline))
2798 extra = HZ; /* only extend it once, max */
2799 }
2800 } while (sstatus != 0x0 && sstatus != 0x113 && sstatus != 0x123);
bdd4ddde 2801
17c5aab5 2802 return rc;
bdd4ddde
JG		 2803}
2804
bdd4ddde
JG		 2805static void mv_eh_freeze(struct ata_port *ap)
2806{
1cfd19ae 2807 mv_stop_edma(ap);
c4de573b 2808 mv_enable_port_irqs(ap, 0);
bdd4ddde
JG		 2809}
2810
2811static void mv_eh_thaw(struct ata_port *ap)
2812{
f351b2d6 2813 struct mv_host_priv *hpriv = ap->host->private_data;
c4de573b
ML		 2814 unsigned int port = ap->port_no;
2815 unsigned int hardport = mv_hardport_from_port(port);
1cfd19ae 2816 void __iomem *hc_mmio = mv_hc_base_from_port(hpriv->base, port);
bdd4ddde 2817 void __iomem *port_mmio = mv_ap_base(ap);
c4de573b 2818 u32 hc_irq_cause;
bdd4ddde 2819
bdd4ddde
JG		 2820 /* clear EDMA errors on this port */
2821 writel(0, port_mmio + EDMA_ERR_IRQ_CAUSE_OFS);
2822
2823 /* clear pending irq events */
2824 hc_irq_cause = readl(hc_mmio + HC_IRQ_CAUSE_OFS);
1cfd19ae
ML		 2825 hc_irq_cause &= ~((DEV_IRQ | DMA_IRQ) << hardport);
2826 writelfl(hc_irq_cause, hc_mmio + HC_IRQ_CAUSE_OFS);
bdd4ddde 2827
88e675e1 2828 mv_enable_port_irqs(ap, ERR_IRQ);
31961943
BR		 2829}
2830
05b308e1
BR		 2831/**
2832 * mv_port_init - Perform some early initialization on a single port.
2833 * @port: libata data structure storing shadow register addresses
2834 * @port_mmio: base address of the port
2835 *
2836 * Initialize shadow register mmio addresses, clear outstanding
2837 * interrupts on the port, and unmask interrupts for the future
2838 * start of the port.
2839 *
2840 * LOCKING:
2841 * Inherited from caller.
2842 */
31961943 2843static void mv_port_init(struct ata_ioports *port, void __iomem *port_mmio)
20f733e7 2844{
0d5ff566 2845 void __iomem *shd_base = port_mmio + SHD_BLK_OFS;
31961943
BR		 2846 unsigned serr_ofs;
2847
8b260248 2848 /* PIO related setup
31961943
BR		 2849 */
2850 port->data_addr = shd_base + (sizeof(u32) * ATA_REG_DATA);
8b260248 2851 port->error_addr =
31961943
BR		 2852 port->feature_addr = shd_base + (sizeof(u32) * ATA_REG_ERR);
2853 port->nsect_addr = shd_base + (sizeof(u32) * ATA_REG_NSECT);
2854 port->lbal_addr = shd_base + (sizeof(u32) * ATA_REG_LBAL);
2855 port->lbam_addr = shd_base + (sizeof(u32) * ATA_REG_LBAM);
2856 port->lbah_addr = shd_base + (sizeof(u32) * ATA_REG_LBAH);
2857 port->device_addr = shd_base + (sizeof(u32) * ATA_REG_DEVICE);
8b260248 2858 port->status_addr =
31961943
BR		 2859 port->command_addr = shd_base + (sizeof(u32) * ATA_REG_STATUS);
2860 /* special case: control/altstatus doesn't have ATA_REG_ address */
2861 port->altstatus_addr = port->ctl_addr = shd_base + SHD_CTL_AST_OFS;
2862
2863 /* unused: */
8d9db2d2 2864 port->cmd_addr = port->bmdma_addr = port->scr_addr = NULL;
20f733e7 2865
31961943
BR		 2866 /* Clear any currently outstanding port interrupt conditions */
2867 serr_ofs = mv_scr_offset(SCR_ERROR);
2868 writelfl(readl(port_mmio + serr_ofs), port_mmio + serr_ofs);
2869 writelfl(0, port_mmio + EDMA_ERR_IRQ_CAUSE_OFS);
2870
646a4da5
ML		 2871 /* unmask all non-transient EDMA error interrupts */
2872 writelfl(~EDMA_ERR_IRQ_TRANSIENT, port_mmio + EDMA_ERR_IRQ_MASK_OFS);
20f733e7 2873
8b260248 2874 VPRINTK("EDMA cfg=0x%08x EDMA IRQ err cause/mask=0x%08x/0x%08x\n",
31961943
BR		 2875 readl(port_mmio + EDMA_CFG_OFS),
2876 readl(port_mmio + EDMA_ERR_IRQ_CAUSE_OFS),
2877 readl(port_mmio + EDMA_ERR_IRQ_MASK_OFS));
20f733e7
BR		 2878}
2879
616d4a98
ML		 2880static unsigned int mv_in_pcix_mode(struct ata_host *host)
2881{
2882 struct mv_host_priv *hpriv = host->private_data;
2883 void __iomem *mmio = hpriv->base;
2884 u32 reg;
2885
1f398472 2886 if (IS_SOC(hpriv) || !IS_PCIE(hpriv))
616d4a98
ML		 2887 return 0; /* not PCI-X capable */
2888 reg = readl(mmio + MV_PCI_MODE_OFS);
2889 if ((reg & MV_PCI_MODE_MASK) == 0)
2890 return 0; /* conventional PCI mode */
2891 return 1; /* chip is in PCI-X mode */
2892}
2893
2894static int mv_pci_cut_through_okay(struct ata_host *host)
2895{
2896 struct mv_host_priv *hpriv = host->private_data;
2897 void __iomem *mmio = hpriv->base;
2898 u32 reg;
2899
2900 if (!mv_in_pcix_mode(host)) {
2901 reg = readl(mmio + PCI_COMMAND_OFS);
2902 if (reg & PCI_COMMAND_MRDTRIG)
2903 return 0; /* not okay */
2904 }
2905 return 1; /* okay */
2906}
2907
4447d351 2908static int mv_chip_id(struct ata_host *host, unsigned int board_idx)
bca1c4eb 2909{
4447d351
TH		 2910 struct pci_dev *pdev = to_pci_dev(host->dev);
2911 struct mv_host_priv *hpriv = host->private_data;
bca1c4eb
JG		 2912 u32 hp_flags = hpriv->hp_flags;
2913
5796d1c4 2914 switch (board_idx) {
47c2b677
JG		 2915 case chip_5080:
2916 hpriv->ops = &mv5xxx_ops;
ee9ccdf7 2917 hp_flags |= MV_HP_GEN_I;
47c2b677 2918
44c10138 2919 switch (pdev->revision) {
47c2b677
JG		 2920 case 0x1:
2921 hp_flags |= MV_HP_ERRATA_50XXB0;
2922 break;
2923 case 0x3:
2924 hp_flags |= MV_HP_ERRATA_50XXB2;
2925 break;
2926 default:
2927 dev_printk(KERN_WARNING, &pdev->dev,
2928 "Applying 50XXB2 workarounds to unknown rev\n");
2929 hp_flags |= MV_HP_ERRATA_50XXB2;
2930 break;
2931 }
2932 break;
2933
bca1c4eb
JG		 2934 case chip_504x:
2935 case chip_508x:
47c2b677 2936 hpriv->ops = &mv5xxx_ops;
ee9ccdf7 2937 hp_flags |= MV_HP_GEN_I;
bca1c4eb 2938
44c10138 2939 switch (pdev->revision) {
47c2b677
JG		 2940 case 0x0:
2941 hp_flags |= MV_HP_ERRATA_50XXB0;
2942 break;
2943 case 0x3:
2944 hp_flags |= MV_HP_ERRATA_50XXB2;
2945 break;
2946 default:
2947 dev_printk(KERN_WARNING, &pdev->dev,
2948 "Applying B2 workarounds to unknown rev\n");
2949 hp_flags |= MV_HP_ERRATA_50XXB2;
2950 break;
bca1c4eb
JG		 2951 }
2952 break;
2953
2954 case chip_604x:
2955 case chip_608x:
47c2b677 2956 hpriv->ops = &mv6xxx_ops;
ee9ccdf7 2957 hp_flags |= MV_HP_GEN_II;
47c2b677 2958
44c10138 2959 switch (pdev->revision) {
47c2b677
JG		 2960 case 0x7:
2961 hp_flags |= MV_HP_ERRATA_60X1B2;
2962 break;
2963 case 0x9:
2964 hp_flags |= MV_HP_ERRATA_60X1C0;
bca1c4eb
JG		 2965 break;
2966 default:
2967 dev_printk(KERN_WARNING, &pdev->dev,
47c2b677
JG		 2968 "Applying B2 workarounds to unknown rev\n");
2969 hp_flags |= MV_HP_ERRATA_60X1B2;
bca1c4eb
JG		 2970 break;
2971 }
2972 break;
2973
e4e7b892 2974 case chip_7042:
616d4a98 2975 hp_flags |= MV_HP_PCIE | MV_HP_CUT_THROUGH;
306b30f7
ML		 2976 if (pdev->vendor == PCI_VENDOR_ID_TTI &&
2977 (pdev->device == 0x2300 || pdev->device == 0x2310))
2978 {
4e520033
ML		 2979 /*
2980 * Highpoint RocketRAID PCIe 23xx series cards:
2981 *
2982 * Unconfigured drives are treated as "Legacy"
2983 * by the BIOS, and it overwrites sector 8 with
2984 * a "Lgcy" metadata block prior to Linux boot.
2985 *
2986 * Configured drives (RAID or JBOD) leave sector 8
2987 * alone, but instead overwrite a high numbered
2988 * sector for the RAID metadata. This sector can
2989 * be determined exactly, by truncating the physical
2990 * drive capacity to a nice even GB value.
2991 *
2992 * RAID metadata is at: (dev->n_sectors & ~0xfffff)
2993 *
2994 * Warn the user, lest they think we're just buggy.
2995 */
2996 printk(KERN_WARNING DRV_NAME ": Highpoint RocketRAID"
2997 " BIOS CORRUPTS DATA on all attached drives,"
2998 " regardless of if/how they are configured."
2999 " BEWARE!\n");
3000 printk(KERN_WARNING DRV_NAME ": For data safety, do not"
3001 " use sectors 8-9 on \"Legacy\" drives,"
3002 " and avoid the final two gigabytes on"
3003 " all RocketRAID BIOS initialized drives.\n");
306b30f7 3004 }
8e7decdb 3005 /* drop through */
e4e7b892
JG		 3006 case chip_6042:
3007 hpriv->ops = &mv6xxx_ops;
e4e7b892 3008 hp_flags |= MV_HP_GEN_IIE;
616d4a98
ML		 3009 if (board_idx == chip_6042 && mv_pci_cut_through_okay(host))
3010 hp_flags |= MV_HP_CUT_THROUGH;
e4e7b892 3011
44c10138 3012 switch (pdev->revision) {
5cf73bfb 3013 case 0x2: /* Rev.B0: the first/only public release */
e4e7b892
JG		 3014 hp_flags |= MV_HP_ERRATA_60X1C0;
3015 break;
3016 default:
3017 dev_printk(KERN_WARNING, &pdev->dev,
3018 "Applying 60X1C0 workarounds to unknown rev\n");
3019 hp_flags |= MV_HP_ERRATA_60X1C0;
3020 break;
3021 }
3022 break;
f351b2d6
SB		 3023 case chip_soc:
3024 hpriv->ops = &mv_soc_ops;
eb3a55a9
SB		 3025 hp_flags |= MV_HP_FLAG_SOC | MV_HP_GEN_IIE |
3026 MV_HP_ERRATA_60X1C0;
f351b2d6 3027 break;
e4e7b892 3028
bca1c4eb 3029 default:
f351b2d6 3030 dev_printk(KERN_ERR, host->dev,
5796d1c4 3031 "BUG: invalid board index %u\n", board_idx);
bca1c4eb
JG		 3032 return 1;
3033 }
3034
3035 hpriv->hp_flags = hp_flags;
02a121da
ML		 3036 if (hp_flags & MV_HP_PCIE) {
3037 hpriv->irq_cause_ofs = PCIE_IRQ_CAUSE_OFS;
3038 hpriv->irq_mask_ofs = PCIE_IRQ_MASK_OFS;
3039 hpriv->unmask_all_irqs = PCIE_UNMASK_ALL_IRQS;
3040 } else {
3041 hpriv->irq_cause_ofs = PCI_IRQ_CAUSE_OFS;
3042 hpriv->irq_mask_ofs = PCI_IRQ_MASK_OFS;
3043 hpriv->unmask_all_irqs = PCI_UNMASK_ALL_IRQS;
3044 }
bca1c4eb
JG		 3045
3046 return 0;
3047}
3048
05b308e1 3049/**
47c2b677 3050 * mv_init_host - Perform some early initialization of the host.
4447d351
TH		 3051 * @host: ATA host to initialize
3052 * @board_idx: controller index
05b308e1
BR		 3053 *
3054 * If possible, do an early global reset of the host. Then do
3055 * our port init and clear/unmask all/relevant host interrupts.
3056 *
3057 * LOCKING:
3058 * Inherited from caller.
3059 */
4447d351 3060static int mv_init_host(struct ata_host *host, unsigned int board_idx)
20f733e7
BR		 3061{
3062 int rc = 0, n_hc, port, hc;
4447d351 3063 struct mv_host_priv *hpriv = host->private_data;
f351b2d6 3064 void __iomem *mmio = hpriv->base;
47c2b677 3065
4447d351 3066 rc = mv_chip_id(host, board_idx);
bca1c4eb 3067 if (rc)
352fab70 3068 goto done;
f351b2d6 3069
1f398472 3070 if (IS_SOC(hpriv)) {
7368f919
ML		 3071 hpriv->main_irq_cause_addr = mmio + SOC_HC_MAIN_IRQ_CAUSE_OFS;
3072 hpriv->main_irq_mask_addr = mmio + SOC_HC_MAIN_IRQ_MASK_OFS;
1f398472
ML		 3073 } else {
3074 hpriv->main_irq_cause_addr = mmio + PCI_HC_MAIN_IRQ_CAUSE_OFS;
3075 hpriv->main_irq_mask_addr = mmio + PCI_HC_MAIN_IRQ_MASK_OFS;
f351b2d6 3076 }
352fab70
ML		 3077
3078 /* global interrupt mask: 0 == mask everything */
c4de573b 3079 mv_set_main_irq_mask(host, ~0, 0);
bca1c4eb 3080
4447d351 3081 n_hc = mv_get_hc_count(host->ports[0]->flags);
bca1c4eb 3082
4447d351 3083 for (port = 0; port < host->n_ports; port++)
47c2b677 3084 hpriv->ops->read_preamp(hpriv, port, mmio);
20f733e7 3085
c9d39130 3086 rc = hpriv->ops->reset_hc(hpriv, mmio, n_hc);
47c2b677 3087 if (rc)
20f733e7 3088 goto done;
20f733e7 3089
522479fb 3090 hpriv->ops->reset_flash(hpriv, mmio);
7bb3c529 3091 hpriv->ops->reset_bus(host, mmio);
47c2b677 3092 hpriv->ops->enable_leds(hpriv, mmio);
20f733e7 3093
4447d351 3094 for (port = 0; port < host->n_ports; port++) {
cbcdd875 3095 struct ata_port *ap = host->ports[port];
2a47ce06 3096 void __iomem *port_mmio = mv_port_base(mmio, port);
cbcdd875
TH		 3097
3098 mv_port_init(&ap->ioaddr, port_mmio);
3099
7bb3c529 3100#ifdef CONFIG_PCI
1f398472 3101 if (!IS_SOC(hpriv)) {
f351b2d6
SB		 3102 unsigned int offset = port_mmio - mmio;
3103 ata_port_pbar_desc(ap, MV_PRIMARY_BAR, -1, "mmio");
3104 ata_port_pbar_desc(ap, MV_PRIMARY_BAR, offset, "port");
3105 }
7bb3c529 3106#endif
20f733e7
BR		 3107 }
3108
3109 for (hc = 0; hc < n_hc; hc++) {
31961943
BR		 3110 void __iomem *hc_mmio = mv_hc_base(mmio, hc);
3111
3112 VPRINTK("HC%i: HC config=0x%08x HC IRQ cause "
3113 "(before clear)=0x%08x\n", hc,
3114 readl(hc_mmio + HC_CFG_OFS),
3115 readl(hc_mmio + HC_IRQ_CAUSE_OFS));
3116
3117 /* Clear any currently outstanding hc interrupt conditions */
3118 writelfl(0, hc_mmio + HC_IRQ_CAUSE_OFS);
20f733e7
BR		 3119 }
3120
1f398472 3121 if (!IS_SOC(hpriv)) {
f351b2d6
SB		 3122 /* Clear any currently outstanding host interrupt conditions */
3123 writelfl(0, mmio + hpriv->irq_cause_ofs);
31961943 3124
f351b2d6
SB		 3125 /* and unmask interrupt generation for host regs */
3126 writelfl(hpriv->unmask_all_irqs, mmio + hpriv->irq_mask_ofs);
51de32d2
ML		 3127
3128 /*
3129 * enable only global host interrupts for now.
3130 * The per-port interrupts get done later as ports are set up.
3131 */
c4de573b 3132 mv_set_main_irq_mask(host, 0, PCI_ERR);
f351b2d6
SB		 3133 }
3134done:
3135 return rc;
3136}
fb621e2f 3137
fbf14e2f
BB		 3138static int mv_create_dma_pools(struct mv_host_priv *hpriv, struct device *dev)
3139{
3140 hpriv->crqb_pool = dmam_pool_create("crqb_q", dev, MV_CRQB_Q_SZ,
3141 MV_CRQB_Q_SZ, 0);
3142 if (!hpriv->crqb_pool)
3143 return -ENOMEM;
3144
3145 hpriv->crpb_pool = dmam_pool_create("crpb_q", dev, MV_CRPB_Q_SZ,
3146 MV_CRPB_Q_SZ, 0);
3147 if (!hpriv->crpb_pool)
3148 return -ENOMEM;
3149
3150 hpriv->sg_tbl_pool = dmam_pool_create("sg_tbl", dev, MV_SG_TBL_SZ,
3151 MV_SG_TBL_SZ, 0);
3152 if (!hpriv->sg_tbl_pool)
3153 return -ENOMEM;
3154
3155 return 0;
3156}
3157
15a32632
LB		 3158static void mv_conf_mbus_windows(struct mv_host_priv *hpriv,
3159 struct mbus_dram_target_info *dram)
3160{
3161 int i;
3162
3163 for (i = 0; i < 4; i++) {
3164 writel(0, hpriv->base + WINDOW_CTRL(i));
3165 writel(0, hpriv->base + WINDOW_BASE(i));
3166 }
3167
3168 for (i = 0; i < dram->num_cs; i++) {
3169 struct mbus_dram_window *cs = dram->cs + i;
3170
3171 writel(((cs->size - 1) & 0xffff0000) |
3172 (cs->mbus_attr << 8) |
3173 (dram->mbus_dram_target_id << 4) | 1,
3174 hpriv->base + WINDOW_CTRL(i));
3175 writel(cs->base, hpriv->base + WINDOW_BASE(i));
3176 }
3177}
3178
f351b2d6
SB		 3179/**
3180 * mv_platform_probe - handle a positive probe of an soc Marvell
3181 * host
3182 * @pdev: platform device found
3183 *
3184 * LOCKING:
3185 * Inherited from caller.
3186 */
3187static int mv_platform_probe(struct platform_device *pdev)
3188{
3189 static int printed_version;
3190 const struct mv_sata_platform_data *mv_platform_data;
3191 const struct ata_port_info *ppi[] =
3192 { &mv_port_info[chip_soc], NULL };
3193 struct ata_host *host;
3194 struct mv_host_priv *hpriv;
3195 struct resource *res;
3196 int n_ports, rc;
20f733e7 3197
f351b2d6
SB		 3198 if (!printed_version++)
3199 dev_printk(KERN_INFO, &pdev->dev, "version " DRV_VERSION "\n");
bca1c4eb 3200
f351b2d6
SB		 3201 /*
3202 * Simple resource validation ..
3203 */
3204 if (unlikely(pdev->num_resources != 2)) {
3205 dev_err(&pdev->dev, "invalid number of resources\n");
3206 return -EINVAL;
3207 }
3208
3209 /*
3210 * Get the register base first
3211 */
3212 res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
3213 if (res == NULL)
3214 return -EINVAL;
3215
3216 /* allocate host */
3217 mv_platform_data = pdev->dev.platform_data;
3218 n_ports = mv_platform_data->n_ports;
3219
3220 host = ata_host_alloc_pinfo(&pdev->dev, ppi, n_ports);
3221 hpriv = devm_kzalloc(&pdev->dev, sizeof(*hpriv), GFP_KERNEL);
3222
3223 if (!host || !hpriv)
3224 return -ENOMEM;
3225 host->private_data = hpriv;
3226 hpriv->n_ports = n_ports;
3227
3228 host->iomap = NULL;
f1cb0ea1
SB		 3229 hpriv->base = devm_ioremap(&pdev->dev, res->start,
3230 res->end - res->start + 1);
f351b2d6
SB		 3231 hpriv->base -= MV_SATAHC0_REG_BASE;
3232
15a32632
LB		 3233 /*
3234 * (Re-)program MBUS remapping windows if we are asked to.
3235 */
3236 if (mv_platform_data->dram != NULL)
3237 mv_conf_mbus_windows(hpriv, mv_platform_data->dram);
3238
fbf14e2f
BB		 3239 rc = mv_create_dma_pools(hpriv, &pdev->dev);
3240 if (rc)
3241 return rc;
3242
f351b2d6
SB		 3243 /* initialize adapter */
3244 rc = mv_init_host(host, chip_soc);
3245 if (rc)
3246 return rc;
3247
3248 dev_printk(KERN_INFO, &pdev->dev,
3249 "slots %u ports %d\n", (unsigned)MV_MAX_Q_DEPTH,
3250 host->n_ports);
3251
3252 return ata_host_activate(host, platform_get_irq(pdev, 0), mv_interrupt,
3253 IRQF_SHARED, &mv6_sht);
3254}
3255
3256/*
3257 *
3258 * mv_platform_remove - unplug a platform interface
3259 * @pdev: platform device
3260 *
3261 * A platform bus SATA device has been unplugged. Perform the needed
3262 * cleanup. Also called on module unload for any active devices.
3263 */
3264static int __devexit mv_platform_remove(struct platform_device *pdev)
3265{
3266 struct device *dev = &pdev->dev;
3267 struct ata_host *host = dev_get_drvdata(dev);
f351b2d6
SB		 3268
3269 ata_host_detach(host);
f351b2d6 3270 return 0;
20f733e7
BR		 3271}
3272
f351b2d6
SB		 3273static struct platform_driver mv_platform_driver = {
3274 .probe = mv_platform_probe,
3275 .remove = __devexit_p(mv_platform_remove),
3276 .driver = {
3277 .name = DRV_NAME,
3278 .owner = THIS_MODULE,
3279 },
3280};
3281
3282
7bb3c529 3283#ifdef CONFIG_PCI
f351b2d6
SB		 3284static int mv_pci_init_one(struct pci_dev *pdev,
3285 const struct pci_device_id *ent);
3286
7bb3c529
SB		 3287
3288static struct pci_driver mv_pci_driver = {
3289 .name = DRV_NAME,
3290 .id_table = mv_pci_tbl,
f351b2d6 3291 .probe = mv_pci_init_one,
7bb3c529
SB		 3292 .remove = ata_pci_remove_one,
3293};
3294
3295/*
3296 * module options
3297 */
3298static int msi; /* Use PCI msi; either zero (off, default) or non-zero */
3299
3300
3301/* move to PCI layer or libata core? */
3302static int pci_go_64(struct pci_dev *pdev)
3303{
3304 int rc;
3305
3306 if (!pci_set_dma_mask(pdev, DMA_64BIT_MASK)) {
3307 rc = pci_set_consistent_dma_mask(pdev, DMA_64BIT_MASK);
3308 if (rc) {
3309 rc = pci_set_consistent_dma_mask(pdev, DMA_32BIT_MASK);
3310 if (rc) {
3311 dev_printk(KERN_ERR, &pdev->dev,
3312 "64-bit DMA enable failed\n");
3313 return rc;
3314 }
3315 }
3316 } else {
3317 rc = pci_set_dma_mask(pdev, DMA_32BIT_MASK);
3318 if (rc) {
3319 dev_printk(KERN_ERR, &pdev->dev,
3320 "32-bit DMA enable failed\n");
3321 return rc;
3322 }
3323 rc = pci_set_consistent_dma_mask(pdev, DMA_32BIT_MASK);
3324 if (rc) {
3325 dev_printk(KERN_ERR, &pdev->dev,
3326 "32-bit consistent DMA enable failed\n");
3327 return rc;
3328 }
3329 }
3330
3331 return rc;
3332}
3333
05b308e1
BR		 3334/**
3335 * mv_print_info - Dump key info to kernel log for perusal.
4447d351 3336 * @host: ATA host to print info about
05b308e1
BR		 3337 *
3338 * FIXME: complete this.
3339 *
3340 * LOCKING:
3341 * Inherited from caller.
3342 */
4447d351 3343static void mv_print_info(struct ata_host *host)
31961943 3344{
4447d351
TH		 3345 struct pci_dev *pdev = to_pci_dev(host->dev);
3346 struct mv_host_priv *hpriv = host->private_data;
44c10138 3347 u8 scc;
c1e4fe71 3348 const char *scc_s, *gen;
31961943
BR		 3349
3350 /* Use this to determine the HW stepping of the chip so we know
3351 * what errata to workaround
3352 */
31961943
BR		 3353 pci_read_config_byte(pdev, PCI_CLASS_DEVICE, &scc);
3354 if (scc == 0)
3355 scc_s = "SCSI";
3356 else if (scc == 0x01)
3357 scc_s = "RAID";
3358 else
c1e4fe71
JG		 3359 scc_s = "?";
3360
3361 if (IS_GEN_I(hpriv))
3362 gen = "I";
3363 else if (IS_GEN_II(hpriv))
3364 gen = "II";
3365 else if (IS_GEN_IIE(hpriv))
3366 gen = "IIE";
3367 else
3368 gen = "?";
31961943 3369
a9524a76 3370 dev_printk(KERN_INFO, &pdev->dev,
c1e4fe71
JG		 3371 "Gen-%s %u slots %u ports %s mode IRQ via %s\n",
3372 gen, (unsigned)MV_MAX_Q_DEPTH, host->n_ports,
31961943
BR		 3373 scc_s, (MV_HP_FLAG_MSI & hpriv->hp_flags) ? "MSI" : "INTx");
3374}
3375
05b308e1 3376/**
f351b2d6 3377 * mv_pci_init_one - handle a positive probe of a PCI Marvell host
05b308e1
BR		 3378 * @pdev: PCI device found
3379 * @ent: PCI device ID entry for the matched host
3380 *
3381 * LOCKING:
3382 * Inherited from caller.
3383 */
f351b2d6
SB		 3384static int mv_pci_init_one(struct pci_dev *pdev,
3385 const struct pci_device_id *ent)
20f733e7 3386{
2dcb407e 3387 static int printed_version;
20f733e7 3388 unsigned int board_idx = (unsigned int)ent->driver_data;
4447d351
TH		 3389 const struct ata_port_info *ppi[] = { &mv_port_info[board_idx], NULL };
3390 struct ata_host *host;
3391 struct mv_host_priv *hpriv;
3392 int n_ports, rc;
20f733e7 3393
a9524a76
JG		 3394 if (!printed_version++)
3395 dev_printk(KERN_INFO, &pdev->dev, "version " DRV_VERSION "\n");
20f733e7 3396
4447d351
TH		 3397 /* allocate host */
3398 n_ports = mv_get_hc_count(ppi[0]->flags) * MV_PORTS_PER_HC;
3399
3400 host = ata_host_alloc_pinfo(&pdev->dev, ppi, n_ports);
3401 hpriv = devm_kzalloc(&pdev->dev, sizeof(*hpriv), GFP_KERNEL);
3402 if (!host || !hpriv)
3403 return -ENOMEM;
3404 host->private_data = hpriv;
f351b2d6 3405 hpriv->n_ports = n_ports;
4447d351
TH		 3406
3407 /* acquire resources */
24dc5f33
TH		 3408 rc = pcim_enable_device(pdev);
3409 if (rc)
20f733e7 3410 return rc;
20f733e7 3411
0d5ff566
TH		 3412 rc = pcim_iomap_regions(pdev, 1 << MV_PRIMARY_BAR, DRV_NAME);
3413 if (rc == -EBUSY)
24dc5f33 3414 pcim_pin_device(pdev);
0d5ff566 3415 if (rc)
24dc5f33 3416 return rc;
4447d351 3417 host->iomap = pcim_iomap_table(pdev);
f351b2d6 3418 hpriv->base = host->iomap[MV_PRIMARY_BAR];
20f733e7 3419
d88184fb
JG		 3420 rc = pci_go_64(pdev);
3421 if (rc)
3422 return rc;
3423
da2fa9ba
ML		 3424 rc = mv_create_dma_pools(hpriv, &pdev->dev);
3425 if (rc)
3426 return rc;
3427
20f733e7 3428 /* initialize adapter */
4447d351 3429 rc = mv_init_host(host, board_idx);
24dc5f33
TH		 3430 if (rc)
3431 return rc;
20f733e7 3432
31961943 3433 /* Enable interrupts */
6a59dcf8 3434 if (msi && pci_enable_msi(pdev))
31961943 3435 pci_intx(pdev, 1);
20f733e7 3436
31961943 3437 mv_dump_pci_cfg(pdev, 0x68);
4447d351 3438 mv_print_info(host);
20f733e7 3439
4447d351 3440 pci_set_master(pdev);
ea8b4db9 3441 pci_try_set_mwi(pdev);
4447d351 3442 return ata_host_activate(host, pdev->irq, mv_interrupt, IRQF_SHARED,
c5d3e45a 3443 IS_GEN_I(hpriv) ? &mv5_sht : &mv6_sht);
20f733e7 3444}
7bb3c529 3445#endif
20f733e7 3446
f351b2d6
SB		 3447static int mv_platform_probe(struct platform_device *pdev);
3448static int __devexit mv_platform_remove(struct platform_device *pdev);
3449
20f733e7
BR		 3450static int __init mv_init(void)
3451{
7bb3c529
SB		 3452 int rc = -ENODEV;
3453#ifdef CONFIG_PCI
3454 rc = pci_register_driver(&mv_pci_driver);
f351b2d6
SB		 3455 if (rc < 0)
3456 return rc;
3457#endif
3458 rc = platform_driver_register(&mv_platform_driver);
3459
3460#ifdef CONFIG_PCI
3461 if (rc < 0)
3462 pci_unregister_driver(&mv_pci_driver);
7bb3c529
SB		 3463#endif
3464 return rc;
20f733e7
BR		 3465}
3466
3467static void __exit mv_exit(void)
3468{
7bb3c529 3469#ifdef CONFIG_PCI
20f733e7 3470 pci_unregister_driver(&mv_pci_driver);
7bb3c529 3471#endif
f351b2d6 3472 platform_driver_unregister(&mv_platform_driver);
20f733e7
BR		 3473}
3474
3475MODULE_AUTHOR("Brett Russ");
3476MODULE_DESCRIPTION("SCSI low-level driver for Marvell SATA controllers");
3477MODULE_LICENSE("GPL");
3478MODULE_DEVICE_TABLE(pci, mv_pci_tbl);
3479MODULE_VERSION(DRV_VERSION);
17c5aab5 3480MODULE_ALIAS("platform:" DRV_NAME);
20f733e7 3481
7bb3c529 3482#ifdef CONFIG_PCI
ddef9bb3
JG		 3483module_param(msi, int, 0444);
3484MODULE_PARM_DESC(msi, "Enable use of PCI MSI (0=off, 1=on)");
7bb3c529 3485#endif
ddef9bb3 3486
20f733e7
BR		 3487module_init(mv_init);
3488module_exit(mv_exit);
Ubuntu Jammy Linux kernel mirror