]>
Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* |
2 | * sata_sis.c - Silicon Integrated Systems SATA | |
3 | * | |
4 | * Maintained by: Uwe Koziolek | |
5 | * Please ALWAYS copy linux-ide@vger.kernel.org | |
6 | * on emails. | |
7 | * | |
8 | * Copyright 2004 Uwe Koziolek | |
9 | * | |
af36d7f0 JG |
10 | * |
11 | * This program is free software; you can redistribute it and/or modify | |
12 | * it under the terms of the GNU General Public License as published by | |
13 | * the Free Software Foundation; either version 2, or (at your option) | |
14 | * any later version. | |
15 | * | |
16 | * This program is distributed in the hope that it will be useful, | |
17 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
18 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
19 | * GNU General Public License for more details. | |
20 | * | |
21 | * You should have received a copy of the GNU General Public License | |
22 | * along with this program; see the file COPYING. If not, write to | |
23 | * the Free Software Foundation, 675 Mass Ave, Cambridge, MA 02139, USA. | |
24 | * | |
25 | * | |
26 | * libata documentation is available via 'make {ps|pdf}docs', | |
27 | * as Documentation/DocBook/libata.* | |
28 | * | |
29 | * Hardware documentation available under NDA. | |
1da177e4 LT |
30 | * |
31 | */ | |
32 | ||
1da177e4 LT |
33 | #include <linux/kernel.h> |
34 | #include <linux/module.h> | |
35 | #include <linux/pci.h> | |
36 | #include <linux/init.h> | |
37 | #include <linux/blkdev.h> | |
38 | #include <linux/delay.h> | |
39 | #include <linux/interrupt.h> | |
a9524a76 | 40 | #include <linux/device.h> |
1da177e4 LT |
41 | #include <scsi/scsi_host.h> |
42 | #include <linux/libata.h> | |
77a527ea | 43 | #include "libata.h" |
1da177e4 LT |
44 | |
45 | #define DRV_NAME "sata_sis" | |
3f3e7313 | 46 | #define DRV_VERSION "0.7" |
1da177e4 LT |
47 | |
48 | enum { | |
49 | sis_180 = 0, | |
50 | SIS_SCR_PCI_BAR = 5, | |
51 | ||
52 | /* PCI configuration registers */ | |
53 | SIS_GENCTL = 0x54, /* IDE General Control register */ | |
54 | SIS_SCR_BASE = 0xc0, /* sata0 phy SCR registers */ | |
f2c853bc AP |
55 | SIS180_SATA1_OFS = 0x10, /* offset from sata0->sata1 phy regs */ |
56 | SIS182_SATA1_OFS = 0x20, /* offset from sata0->sata1 phy regs */ | |
57 | SIS_PMR = 0x90, /* port mapping register */ | |
8add7885 | 58 | SIS_PMR_COMBINED = 0x30, |
1da177e4 LT |
59 | |
60 | /* random bits */ | |
61 | SIS_FLAG_CFGSCR = (1 << 30), /* host flag: SCRs via PCI cfg */ | |
62 | ||
63 | GENCTL_IOMAPPED_SCR = (1 << 26), /* if set, SCRs are in IO space */ | |
64 | }; | |
65 | ||
66 | static int sis_init_one (struct pci_dev *pdev, const struct pci_device_id *ent); | |
67 | static u32 sis_scr_read (struct ata_port *ap, unsigned int sc_reg); | |
68 | static void sis_scr_write (struct ata_port *ap, unsigned int sc_reg, u32 val); | |
69 | ||
3b7d697d | 70 | static const struct pci_device_id sis_pci_tbl[] = { |
3f3e7313 UK |
71 | { PCI_VDEVICE(SI, 0x0180), sis_180 }, /* SiS 964/180 */ |
72 | { PCI_VDEVICE(SI, 0x0181), sis_180 }, /* SiS 964/180 */ | |
73 | { PCI_VDEVICE(SI, 0x0182), sis_180 }, /* SiS 965/965L */ | |
74 | { PCI_VDEVICE(SI, 0x0183), sis_180 }, /* SiS 965/965L */ | |
75 | { PCI_VDEVICE(SI, 0x1182), sis_180 }, /* SiS 966/966L */ | |
76 | { PCI_VDEVICE(SI, 0x1183), sis_180 }, /* SiS 966/966L */ | |
2d2744fc | 77 | |
1da177e4 LT |
78 | { } /* terminate list */ |
79 | }; | |
80 | ||
1da177e4 LT |
81 | static struct pci_driver sis_pci_driver = { |
82 | .name = DRV_NAME, | |
83 | .id_table = sis_pci_tbl, | |
84 | .probe = sis_init_one, | |
85 | .remove = ata_pci_remove_one, | |
86 | }; | |
87 | ||
193515d5 | 88 | static struct scsi_host_template sis_sht = { |
1da177e4 LT |
89 | .module = THIS_MODULE, |
90 | .name = DRV_NAME, | |
91 | .ioctl = ata_scsi_ioctl, | |
92 | .queuecommand = ata_scsi_queuecmd, | |
1da177e4 LT |
93 | .can_queue = ATA_DEF_QUEUE, |
94 | .this_id = ATA_SHT_THIS_ID, | |
95 | .sg_tablesize = ATA_MAX_PRD, | |
1da177e4 LT |
96 | .cmd_per_lun = ATA_SHT_CMD_PER_LUN, |
97 | .emulated = ATA_SHT_EMULATED, | |
98 | .use_clustering = ATA_SHT_USE_CLUSTERING, | |
99 | .proc_name = DRV_NAME, | |
100 | .dma_boundary = ATA_DMA_BOUNDARY, | |
101 | .slave_configure = ata_scsi_slave_config, | |
ccf68c34 | 102 | .slave_destroy = ata_scsi_slave_destroy, |
1da177e4 | 103 | .bios_param = ata_std_bios_param, |
1da177e4 LT |
104 | }; |
105 | ||
057ace5e | 106 | static const struct ata_port_operations sis_ops = { |
1da177e4 LT |
107 | .port_disable = ata_port_disable, |
108 | .tf_load = ata_tf_load, | |
109 | .tf_read = ata_tf_read, | |
110 | .check_status = ata_check_status, | |
111 | .exec_command = ata_exec_command, | |
112 | .dev_select = ata_std_dev_select, | |
1da177e4 LT |
113 | .bmdma_setup = ata_bmdma_setup, |
114 | .bmdma_start = ata_bmdma_start, | |
115 | .bmdma_stop = ata_bmdma_stop, | |
116 | .bmdma_status = ata_bmdma_status, | |
117 | .qc_prep = ata_qc_prep, | |
118 | .qc_issue = ata_qc_issue_prot, | |
a6b2c5d4 | 119 | .data_xfer = ata_pio_data_xfer, |
d7a80dad TH |
120 | .freeze = ata_bmdma_freeze, |
121 | .thaw = ata_bmdma_thaw, | |
122 | .error_handler = ata_bmdma_error_handler, | |
123 | .post_internal_cmd = ata_bmdma_post_internal_cmd, | |
1da177e4 LT |
124 | .irq_handler = ata_interrupt, |
125 | .irq_clear = ata_bmdma_irq_clear, | |
126 | .scr_read = sis_scr_read, | |
127 | .scr_write = sis_scr_write, | |
128 | .port_start = ata_port_start, | |
129 | .port_stop = ata_port_stop, | |
aa8f0dc6 | 130 | .host_stop = ata_host_stop, |
1da177e4 LT |
131 | }; |
132 | ||
133 | static struct ata_port_info sis_port_info = { | |
134 | .sht = &sis_sht, | |
cca3974e | 135 | .flags = ATA_FLAG_SATA | ATA_FLAG_NO_LEGACY, |
1da177e4 LT |
136 | .pio_mask = 0x1f, |
137 | .mwdma_mask = 0x7, | |
138 | .udma_mask = 0x7f, | |
139 | .port_ops = &sis_ops, | |
140 | }; | |
141 | ||
1da177e4 LT |
142 | MODULE_AUTHOR("Uwe Koziolek"); |
143 | MODULE_DESCRIPTION("low-level driver for Silicon Integratad Systems SATA controller"); | |
144 | MODULE_LICENSE("GPL"); | |
145 | MODULE_DEVICE_TABLE(pci, sis_pci_tbl); | |
146 | MODULE_VERSION(DRV_VERSION); | |
147 | ||
9b14dec5 | 148 | static unsigned int get_scr_cfg_addr(struct ata_port *ap, unsigned int sc_reg) |
1da177e4 | 149 | { |
9b14dec5 | 150 | struct pci_dev *pdev = to_pci_dev(ap->host->dev); |
1da177e4 | 151 | unsigned int addr = SIS_SCR_BASE + (4 * sc_reg); |
9b14dec5 | 152 | u8 pmr; |
1da177e4 | 153 | |
9b14dec5 | 154 | if (ap->port_no) { |
3f3e7313 UK |
155 | switch (pdev->device) { |
156 | case 0x0180: | |
157 | case 0x0181: | |
9b14dec5 AC |
158 | pci_read_config_byte(pdev, SIS_PMR, &pmr); |
159 | if ((pmr & SIS_PMR_COMBINED) == 0) | |
160 | addr += SIS180_SATA1_OFS; | |
3f3e7313 UK |
161 | break; |
162 | ||
163 | case 0x0182: | |
164 | case 0x0183: | |
165 | case 0x1182: | |
166 | case 0x1183: | |
167 | addr += SIS182_SATA1_OFS; | |
168 | break; | |
169 | } | |
8add7885 | 170 | } |
1da177e4 LT |
171 | return addr; |
172 | } | |
173 | ||
174 | static u32 sis_scr_cfg_read (struct ata_port *ap, unsigned int sc_reg) | |
175 | { | |
cca3974e | 176 | struct pci_dev *pdev = to_pci_dev(ap->host->dev); |
9b14dec5 | 177 | unsigned int cfg_addr = get_scr_cfg_addr(ap, sc_reg); |
668e4bc7 | 178 | u32 val, val2 = 0; |
f2c853bc | 179 | u8 pmr; |
1da177e4 LT |
180 | |
181 | if (sc_reg == SCR_ERROR) /* doesn't exist in PCI cfg space */ | |
182 | return 0xffffffff; | |
f2c853bc AP |
183 | |
184 | pci_read_config_byte(pdev, SIS_PMR, &pmr); | |
8add7885 | 185 | |
1da177e4 | 186 | pci_read_config_dword(pdev, cfg_addr, &val); |
f2c853bc | 187 | |
3f3e7313 UK |
188 | if ((pdev->device == 0x0182) || (pdev->device == 0x0183) || (pdev->device == 0x1182) || |
189 | (pdev->device == 0x1183) || (pmr & SIS_PMR_COMBINED)) | |
f2c853bc AP |
190 | pci_read_config_dword(pdev, cfg_addr+0x10, &val2); |
191 | ||
4adccf6f | 192 | return (val|val2) & 0xfffffffb; /* avoid problems with powerdowned ports */ |
1da177e4 LT |
193 | } |
194 | ||
9b14dec5 | 195 | static void sis_scr_cfg_write (struct ata_port *ap, unsigned int sc_reg, u32 val) |
1da177e4 | 196 | { |
cca3974e | 197 | struct pci_dev *pdev = to_pci_dev(ap->host->dev); |
9b14dec5 | 198 | unsigned int cfg_addr = get_scr_cfg_addr(ap, sc_reg); |
f2c853bc | 199 | u8 pmr; |
1da177e4 | 200 | |
9b14dec5 | 201 | if (sc_reg == SCR_ERROR) /* doesn't exist in PCI cfg space */ |
1da177e4 | 202 | return; |
f2c853bc AP |
203 | |
204 | pci_read_config_byte(pdev, SIS_PMR, &pmr); | |
8add7885 | 205 | |
1da177e4 | 206 | pci_write_config_dword(pdev, cfg_addr, val); |
f2c853bc | 207 | |
3f3e7313 UK |
208 | if ((pdev->device == 0x0182) || (pdev->device == 0x0183) || (pdev->device == 0x1182) || |
209 | (pdev->device == 0x1183) || (pmr & SIS_PMR_COMBINED)) | |
f2c853bc | 210 | pci_write_config_dword(pdev, cfg_addr+0x10, val); |
1da177e4 LT |
211 | } |
212 | ||
213 | static u32 sis_scr_read (struct ata_port *ap, unsigned int sc_reg) | |
214 | { | |
cca3974e | 215 | struct pci_dev *pdev = to_pci_dev(ap->host->dev); |
8add7885 | 216 | u32 val, val2 = 0; |
f2c853bc AP |
217 | u8 pmr; |
218 | ||
1da177e4 LT |
219 | if (sc_reg > SCR_CONTROL) |
220 | return 0xffffffffU; | |
221 | ||
222 | if (ap->flags & SIS_FLAG_CFGSCR) | |
223 | return sis_scr_cfg_read(ap, sc_reg); | |
f2c853bc AP |
224 | |
225 | pci_read_config_byte(pdev, SIS_PMR, &pmr); | |
226 | ||
227 | val = inl(ap->ioaddr.scr_addr + (sc_reg * 4)); | |
228 | ||
3f3e7313 UK |
229 | if ((pdev->device == 0x0182) || (pdev->device == 0x0183) || (pdev->device == 0x1182) || |
230 | (pdev->device == 0x1183) || (pmr & SIS_PMR_COMBINED)) | |
8add7885 | 231 | val2 = inl(ap->ioaddr.scr_addr + (sc_reg * 4) + 0x10); |
f2c853bc | 232 | |
4adccf6f | 233 | return (val | val2) & 0xfffffffb; |
1da177e4 LT |
234 | } |
235 | ||
236 | static void sis_scr_write (struct ata_port *ap, unsigned int sc_reg, u32 val) | |
237 | { | |
cca3974e | 238 | struct pci_dev *pdev = to_pci_dev(ap->host->dev); |
f2c853bc AP |
239 | u8 pmr; |
240 | ||
1da177e4 LT |
241 | if (sc_reg > SCR_CONTROL) |
242 | return; | |
243 | ||
f2c853bc | 244 | pci_read_config_byte(pdev, SIS_PMR, &pmr); |
8add7885 | 245 | |
1da177e4 LT |
246 | if (ap->flags & SIS_FLAG_CFGSCR) |
247 | sis_scr_cfg_write(ap, sc_reg, val); | |
f2c853bc | 248 | else { |
1da177e4 | 249 | outl(val, ap->ioaddr.scr_addr + (sc_reg * 4)); |
3f3e7313 UK |
250 | if ((pdev->device == 0x0182) || (pdev->device == 0x0183) || (pdev->device == 0x1182) || |
251 | (pdev->device == 0x1183) || (pmr & SIS_PMR_COMBINED)) | |
f2c853bc AP |
252 | outl(val, ap->ioaddr.scr_addr + (sc_reg * 4)+0x10); |
253 | } | |
1da177e4 LT |
254 | } |
255 | ||
1da177e4 LT |
256 | static int sis_init_one (struct pci_dev *pdev, const struct pci_device_id *ent) |
257 | { | |
a9524a76 | 258 | static int printed_version; |
1da177e4 LT |
259 | struct ata_probe_ent *probe_ent = NULL; |
260 | int rc; | |
4adccf6f | 261 | u32 genctl, val; |
cf0e812f | 262 | struct ata_port_info pi = sis_port_info, *ppi[2] = { &pi, &pi }; |
1da177e4 | 263 | int pci_dev_busy = 0; |
f2c853bc | 264 | u8 pmr; |
3f3e7313 | 265 | u8 port2_start = 0x20; |
1da177e4 | 266 | |
a9524a76 JG |
267 | if (!printed_version++) |
268 | dev_printk(KERN_INFO, &pdev->dev, "version " DRV_VERSION "\n"); | |
269 | ||
1da177e4 LT |
270 | rc = pci_enable_device(pdev); |
271 | if (rc) | |
272 | return rc; | |
273 | ||
274 | rc = pci_request_regions(pdev, DRV_NAME); | |
275 | if (rc) { | |
276 | pci_dev_busy = 1; | |
277 | goto err_out; | |
278 | } | |
279 | ||
280 | rc = pci_set_dma_mask(pdev, ATA_DMA_MASK); | |
281 | if (rc) | |
282 | goto err_out_regions; | |
283 | rc = pci_set_consistent_dma_mask(pdev, ATA_DMA_MASK); | |
284 | if (rc) | |
285 | goto err_out_regions; | |
286 | ||
1da177e4 LT |
287 | /* check and see if the SCRs are in IO space or PCI cfg space */ |
288 | pci_read_config_dword(pdev, SIS_GENCTL, &genctl); | |
289 | if ((genctl & GENCTL_IOMAPPED_SCR) == 0) | |
cf0e812f | 290 | pi.flags |= SIS_FLAG_CFGSCR; |
8a60a071 | 291 | |
1da177e4 LT |
292 | /* if hardware thinks SCRs are in IO space, but there are |
293 | * no IO resources assigned, change to PCI cfg space. | |
294 | */ | |
cf0e812f | 295 | if ((!(pi.flags & SIS_FLAG_CFGSCR)) && |
1da177e4 LT |
296 | ((pci_resource_start(pdev, SIS_SCR_PCI_BAR) == 0) || |
297 | (pci_resource_len(pdev, SIS_SCR_PCI_BAR) < 128))) { | |
298 | genctl &= ~GENCTL_IOMAPPED_SCR; | |
299 | pci_write_config_dword(pdev, SIS_GENCTL, genctl); | |
cf0e812f | 300 | pi.flags |= SIS_FLAG_CFGSCR; |
1da177e4 LT |
301 | } |
302 | ||
f2c853bc | 303 | pci_read_config_byte(pdev, SIS_PMR, &pmr); |
3f3e7313 UK |
304 | switch (ent->device) { |
305 | case 0x0180: | |
306 | case 0x0181: | |
9b14dec5 AC |
307 | |
308 | /* The PATA-handling is provided by pata_sis */ | |
309 | switch (pmr & 0x30) { | |
310 | case 0x10: | |
311 | ppi[1] = &sis_info133; | |
312 | break; | |
313 | ||
314 | case 0x30: | |
315 | ppi[0] = &sis_info133; | |
316 | break; | |
317 | } | |
f2c853bc | 318 | if ((pmr & SIS_PMR_COMBINED) == 0) { |
a9524a76 | 319 | dev_printk(KERN_INFO, &pdev->dev, |
4adccf6f | 320 | "Detected SiS 180/181/964 chipset in SATA mode\n"); |
39eb936c | 321 | port2_start = 64; |
3f3e7313 | 322 | } else { |
a9524a76 JG |
323 | dev_printk(KERN_INFO, &pdev->dev, |
324 | "Detected SiS 180/181 chipset in combined mode\n"); | |
f2c853bc | 325 | port2_start=0; |
4adccf6f | 326 | pi.flags |= ATA_FLAG_SLAVE_POSS; |
f2c853bc | 327 | } |
3f3e7313 | 328 | break; |
f20b16ff | 329 | |
3f3e7313 UK |
330 | case 0x0182: |
331 | case 0x0183: | |
4adccf6f UK |
332 | pci_read_config_dword ( pdev, 0x6C, &val); |
333 | if (val & (1L << 31)) { | |
334 | dev_printk(KERN_INFO, &pdev->dev, "Detected SiS 182/965 chipset\n"); | |
335 | pi.flags |= ATA_FLAG_SLAVE_POSS; | |
3f3e7313 | 336 | } else { |
4adccf6f | 337 | dev_printk(KERN_INFO, &pdev->dev, "Detected SiS 182/965L chipset\n"); |
3f3e7313 UK |
338 | } |
339 | break; | |
340 | ||
341 | case 0x1182: | |
342 | case 0x1183: | |
343 | pci_read_config_dword(pdev, 0x64, &val); | |
344 | if (val & 0x10000000) { | |
345 | dev_printk(KERN_INFO, &pdev->dev, "Detected SiS 1182/1183/966L SATA controller\n"); | |
346 | } else { | |
347 | dev_printk(KERN_INFO, &pdev->dev, "Detected SiS 1182/1183/966 SATA controller\n"); | |
348 | pi.flags |= ATA_FLAG_SLAVE_POSS; | |
349 | } | |
350 | break; | |
f2c853bc AP |
351 | } |
352 | ||
cf0e812f TH |
353 | probe_ent = ata_pci_init_native_mode(pdev, ppi, ATA_PORT_PRIMARY | ATA_PORT_SECONDARY); |
354 | if (!probe_ent) { | |
355 | rc = -ENOMEM; | |
356 | goto err_out_regions; | |
357 | } | |
358 | ||
cca3974e | 359 | if (!(probe_ent->port_flags & SIS_FLAG_CFGSCR)) { |
1da177e4 LT |
360 | probe_ent->port[0].scr_addr = |
361 | pci_resource_start(pdev, SIS_SCR_PCI_BAR); | |
362 | probe_ent->port[1].scr_addr = | |
f2c853bc | 363 | pci_resource_start(pdev, SIS_SCR_PCI_BAR) + port2_start; |
1da177e4 LT |
364 | } |
365 | ||
366 | pci_set_master(pdev); | |
a04ce0ff | 367 | pci_intx(pdev, 1); |
1da177e4 LT |
368 | |
369 | /* FIXME: check ata_device_add return value */ | |
370 | ata_device_add(probe_ent); | |
371 | kfree(probe_ent); | |
372 | ||
373 | return 0; | |
374 | ||
375 | err_out_regions: | |
376 | pci_release_regions(pdev); | |
377 | ||
378 | err_out: | |
379 | if (!pci_dev_busy) | |
380 | pci_disable_device(pdev); | |
381 | return rc; | |
382 | ||
383 | } | |
384 | ||
385 | static int __init sis_init(void) | |
386 | { | |
b7887196 | 387 | return pci_register_driver(&sis_pci_driver); |
1da177e4 LT |
388 | } |
389 | ||
390 | static void __exit sis_exit(void) | |
391 | { | |
392 | pci_unregister_driver(&sis_pci_driver); | |
393 | } | |
394 | ||
395 | module_init(sis_init); | |
396 | module_exit(sis_exit); |