]>
Commit | Line | Data |
---|---|---|
b83a313b MB |
1 | /* |
2 | * Register map access API | |
3 | * | |
4 | * Copyright 2011 Wolfson Microelectronics plc | |
5 | * | |
6 | * Author: Mark Brown <broonie@opensource.wolfsonmicro.com> | |
7 | * | |
8 | * This program is free software; you can redistribute it and/or modify | |
9 | * it under the terms of the GNU General Public License version 2 as | |
10 | * published by the Free Software Foundation. | |
11 | */ | |
12 | ||
f5d6eba7 | 13 | #include <linux/device.h> |
b83a313b | 14 | #include <linux/slab.h> |
19694b5e | 15 | #include <linux/export.h> |
b83a313b MB |
16 | #include <linux/mutex.h> |
17 | #include <linux/err.h> | |
d647c199 | 18 | #include <linux/of.h> |
6863ca62 | 19 | #include <linux/rbtree.h> |
30b2a553 | 20 | #include <linux/sched.h> |
b83a313b | 21 | |
fb2736bb | 22 | #define CREATE_TRACE_POINTS |
f58078da | 23 | #include "trace.h" |
fb2736bb | 24 | |
93de9124 | 25 | #include "internal.h" |
b83a313b | 26 | |
1044c180 MB |
27 | /* |
28 | * Sometimes for failures during very early init the trace | |
29 | * infrastructure isn't available early enough to be used. For this | |
30 | * sort of problem defining LOG_DEVICE will add printks for basic | |
31 | * register I/O on a specific device. | |
32 | */ | |
33 | #undef LOG_DEVICE | |
34 | ||
35 | static int _regmap_update_bits(struct regmap *map, unsigned int reg, | |
36 | unsigned int mask, unsigned int val, | |
7ff0589c | 37 | bool *change, bool force_write); |
1044c180 | 38 | |
3ac17037 BB |
39 | static int _regmap_bus_reg_read(void *context, unsigned int reg, |
40 | unsigned int *val); | |
ad278406 AS |
41 | static int _regmap_bus_read(void *context, unsigned int reg, |
42 | unsigned int *val); | |
07c320dc AS |
43 | static int _regmap_bus_formatted_write(void *context, unsigned int reg, |
44 | unsigned int val); | |
3ac17037 BB |
45 | static int _regmap_bus_reg_write(void *context, unsigned int reg, |
46 | unsigned int val); | |
07c320dc AS |
47 | static int _regmap_bus_raw_write(void *context, unsigned int reg, |
48 | unsigned int val); | |
ad278406 | 49 | |
76aad392 DC |
50 | bool regmap_reg_in_ranges(unsigned int reg, |
51 | const struct regmap_range *ranges, | |
52 | unsigned int nranges) | |
53 | { | |
54 | const struct regmap_range *r; | |
55 | int i; | |
56 | ||
57 | for (i = 0, r = ranges; i < nranges; i++, r++) | |
58 | if (regmap_reg_in_range(reg, r)) | |
59 | return true; | |
60 | return false; | |
61 | } | |
62 | EXPORT_SYMBOL_GPL(regmap_reg_in_ranges); | |
63 | ||
154881e5 MB |
64 | bool regmap_check_range_table(struct regmap *map, unsigned int reg, |
65 | const struct regmap_access_table *table) | |
76aad392 DC |
66 | { |
67 | /* Check "no ranges" first */ | |
68 | if (regmap_reg_in_ranges(reg, table->no_ranges, table->n_no_ranges)) | |
69 | return false; | |
70 | ||
71 | /* In case zero "yes ranges" are supplied, any reg is OK */ | |
72 | if (!table->n_yes_ranges) | |
73 | return true; | |
74 | ||
75 | return regmap_reg_in_ranges(reg, table->yes_ranges, | |
76 | table->n_yes_ranges); | |
77 | } | |
154881e5 | 78 | EXPORT_SYMBOL_GPL(regmap_check_range_table); |
76aad392 | 79 | |
8de2f081 MB |
80 | bool regmap_writeable(struct regmap *map, unsigned int reg) |
81 | { | |
82 | if (map->max_register && reg > map->max_register) | |
83 | return false; | |
84 | ||
85 | if (map->writeable_reg) | |
86 | return map->writeable_reg(map->dev, reg); | |
87 | ||
76aad392 | 88 | if (map->wr_table) |
154881e5 | 89 | return regmap_check_range_table(map, reg, map->wr_table); |
76aad392 | 90 | |
8de2f081 MB |
91 | return true; |
92 | } | |
93 | ||
94 | bool regmap_readable(struct regmap *map, unsigned int reg) | |
95 | { | |
96 | if (map->max_register && reg > map->max_register) | |
97 | return false; | |
98 | ||
4191f197 WS |
99 | if (map->format.format_write) |
100 | return false; | |
101 | ||
8de2f081 MB |
102 | if (map->readable_reg) |
103 | return map->readable_reg(map->dev, reg); | |
104 | ||
76aad392 | 105 | if (map->rd_table) |
154881e5 | 106 | return regmap_check_range_table(map, reg, map->rd_table); |
76aad392 | 107 | |
8de2f081 MB |
108 | return true; |
109 | } | |
110 | ||
111 | bool regmap_volatile(struct regmap *map, unsigned int reg) | |
112 | { | |
5844a8b9 | 113 | if (!map->format.format_write && !regmap_readable(map, reg)) |
8de2f081 MB |
114 | return false; |
115 | ||
116 | if (map->volatile_reg) | |
117 | return map->volatile_reg(map->dev, reg); | |
118 | ||
76aad392 | 119 | if (map->volatile_table) |
154881e5 | 120 | return regmap_check_range_table(map, reg, map->volatile_table); |
76aad392 | 121 | |
b92be6fe MB |
122 | if (map->cache_ops) |
123 | return false; | |
124 | else | |
125 | return true; | |
8de2f081 MB |
126 | } |
127 | ||
128 | bool regmap_precious(struct regmap *map, unsigned int reg) | |
129 | { | |
4191f197 | 130 | if (!regmap_readable(map, reg)) |
8de2f081 MB |
131 | return false; |
132 | ||
133 | if (map->precious_reg) | |
134 | return map->precious_reg(map->dev, reg); | |
135 | ||
76aad392 | 136 | if (map->precious_table) |
154881e5 | 137 | return regmap_check_range_table(map, reg, map->precious_table); |
76aad392 | 138 | |
8de2f081 MB |
139 | return false; |
140 | } | |
141 | ||
82cd9965 | 142 | static bool regmap_volatile_range(struct regmap *map, unsigned int reg, |
a8f28cfa | 143 | size_t num) |
82cd9965 LPC |
144 | { |
145 | unsigned int i; | |
146 | ||
147 | for (i = 0; i < num; i++) | |
148 | if (!regmap_volatile(map, reg + i)) | |
149 | return false; | |
150 | ||
151 | return true; | |
152 | } | |
153 | ||
9aa50750 WS |
154 | static void regmap_format_2_6_write(struct regmap *map, |
155 | unsigned int reg, unsigned int val) | |
156 | { | |
157 | u8 *out = map->work_buf; | |
158 | ||
159 | *out = (reg << 6) | val; | |
160 | } | |
161 | ||
b83a313b MB |
162 | static void regmap_format_4_12_write(struct regmap *map, |
163 | unsigned int reg, unsigned int val) | |
164 | { | |
165 | __be16 *out = map->work_buf; | |
166 | *out = cpu_to_be16((reg << 12) | val); | |
167 | } | |
168 | ||
169 | static void regmap_format_7_9_write(struct regmap *map, | |
170 | unsigned int reg, unsigned int val) | |
171 | { | |
172 | __be16 *out = map->work_buf; | |
173 | *out = cpu_to_be16((reg << 9) | val); | |
174 | } | |
175 | ||
7e5ec63e LPC |
176 | static void regmap_format_10_14_write(struct regmap *map, |
177 | unsigned int reg, unsigned int val) | |
178 | { | |
179 | u8 *out = map->work_buf; | |
180 | ||
181 | out[2] = val; | |
182 | out[1] = (val >> 8) | (reg << 6); | |
183 | out[0] = reg >> 2; | |
184 | } | |
185 | ||
d939fb9a | 186 | static void regmap_format_8(void *buf, unsigned int val, unsigned int shift) |
b83a313b MB |
187 | { |
188 | u8 *b = buf; | |
189 | ||
d939fb9a | 190 | b[0] = val << shift; |
b83a313b MB |
191 | } |
192 | ||
141eba2e | 193 | static void regmap_format_16_be(void *buf, unsigned int val, unsigned int shift) |
b83a313b MB |
194 | { |
195 | __be16 *b = buf; | |
196 | ||
d939fb9a | 197 | b[0] = cpu_to_be16(val << shift); |
b83a313b MB |
198 | } |
199 | ||
4aa8c069 XL |
200 | static void regmap_format_16_le(void *buf, unsigned int val, unsigned int shift) |
201 | { | |
202 | __le16 *b = buf; | |
203 | ||
204 | b[0] = cpu_to_le16(val << shift); | |
205 | } | |
206 | ||
141eba2e SW |
207 | static void regmap_format_16_native(void *buf, unsigned int val, |
208 | unsigned int shift) | |
209 | { | |
210 | *(u16 *)buf = val << shift; | |
211 | } | |
212 | ||
d939fb9a | 213 | static void regmap_format_24(void *buf, unsigned int val, unsigned int shift) |
ea279fc5 MR |
214 | { |
215 | u8 *b = buf; | |
216 | ||
d939fb9a MR |
217 | val <<= shift; |
218 | ||
ea279fc5 MR |
219 | b[0] = val >> 16; |
220 | b[1] = val >> 8; | |
221 | b[2] = val; | |
222 | } | |
223 | ||
141eba2e | 224 | static void regmap_format_32_be(void *buf, unsigned int val, unsigned int shift) |
7d5e525b MB |
225 | { |
226 | __be32 *b = buf; | |
227 | ||
d939fb9a | 228 | b[0] = cpu_to_be32(val << shift); |
7d5e525b MB |
229 | } |
230 | ||
4aa8c069 XL |
231 | static void regmap_format_32_le(void *buf, unsigned int val, unsigned int shift) |
232 | { | |
233 | __le32 *b = buf; | |
234 | ||
235 | b[0] = cpu_to_le32(val << shift); | |
236 | } | |
237 | ||
141eba2e SW |
238 | static void regmap_format_32_native(void *buf, unsigned int val, |
239 | unsigned int shift) | |
240 | { | |
241 | *(u32 *)buf = val << shift; | |
242 | } | |
243 | ||
8a819ff8 | 244 | static void regmap_parse_inplace_noop(void *buf) |
b83a313b | 245 | { |
8a819ff8 MB |
246 | } |
247 | ||
248 | static unsigned int regmap_parse_8(const void *buf) | |
249 | { | |
250 | const u8 *b = buf; | |
b83a313b MB |
251 | |
252 | return b[0]; | |
253 | } | |
254 | ||
8a819ff8 MB |
255 | static unsigned int regmap_parse_16_be(const void *buf) |
256 | { | |
257 | const __be16 *b = buf; | |
258 | ||
259 | return be16_to_cpu(b[0]); | |
260 | } | |
261 | ||
4aa8c069 XL |
262 | static unsigned int regmap_parse_16_le(const void *buf) |
263 | { | |
264 | const __le16 *b = buf; | |
265 | ||
266 | return le16_to_cpu(b[0]); | |
267 | } | |
268 | ||
8a819ff8 | 269 | static void regmap_parse_16_be_inplace(void *buf) |
b83a313b MB |
270 | { |
271 | __be16 *b = buf; | |
272 | ||
273 | b[0] = be16_to_cpu(b[0]); | |
b83a313b MB |
274 | } |
275 | ||
4aa8c069 XL |
276 | static void regmap_parse_16_le_inplace(void *buf) |
277 | { | |
278 | __le16 *b = buf; | |
279 | ||
280 | b[0] = le16_to_cpu(b[0]); | |
281 | } | |
282 | ||
8a819ff8 | 283 | static unsigned int regmap_parse_16_native(const void *buf) |
141eba2e SW |
284 | { |
285 | return *(u16 *)buf; | |
286 | } | |
287 | ||
8a819ff8 | 288 | static unsigned int regmap_parse_24(const void *buf) |
ea279fc5 | 289 | { |
8a819ff8 | 290 | const u8 *b = buf; |
ea279fc5 MR |
291 | unsigned int ret = b[2]; |
292 | ret |= ((unsigned int)b[1]) << 8; | |
293 | ret |= ((unsigned int)b[0]) << 16; | |
294 | ||
295 | return ret; | |
296 | } | |
297 | ||
8a819ff8 MB |
298 | static unsigned int regmap_parse_32_be(const void *buf) |
299 | { | |
300 | const __be32 *b = buf; | |
301 | ||
302 | return be32_to_cpu(b[0]); | |
303 | } | |
304 | ||
4aa8c069 XL |
305 | static unsigned int regmap_parse_32_le(const void *buf) |
306 | { | |
307 | const __le32 *b = buf; | |
308 | ||
309 | return le32_to_cpu(b[0]); | |
310 | } | |
311 | ||
8a819ff8 | 312 | static void regmap_parse_32_be_inplace(void *buf) |
7d5e525b MB |
313 | { |
314 | __be32 *b = buf; | |
315 | ||
316 | b[0] = be32_to_cpu(b[0]); | |
7d5e525b MB |
317 | } |
318 | ||
4aa8c069 XL |
319 | static void regmap_parse_32_le_inplace(void *buf) |
320 | { | |
321 | __le32 *b = buf; | |
322 | ||
323 | b[0] = le32_to_cpu(b[0]); | |
324 | } | |
325 | ||
8a819ff8 | 326 | static unsigned int regmap_parse_32_native(const void *buf) |
141eba2e SW |
327 | { |
328 | return *(u32 *)buf; | |
329 | } | |
330 | ||
0d4529c5 | 331 | static void regmap_lock_mutex(void *__map) |
bacdbe07 | 332 | { |
0d4529c5 | 333 | struct regmap *map = __map; |
bacdbe07 SW |
334 | mutex_lock(&map->mutex); |
335 | } | |
336 | ||
0d4529c5 | 337 | static void regmap_unlock_mutex(void *__map) |
bacdbe07 | 338 | { |
0d4529c5 | 339 | struct regmap *map = __map; |
bacdbe07 SW |
340 | mutex_unlock(&map->mutex); |
341 | } | |
342 | ||
0d4529c5 | 343 | static void regmap_lock_spinlock(void *__map) |
b4519c71 | 344 | __acquires(&map->spinlock) |
bacdbe07 | 345 | { |
0d4529c5 | 346 | struct regmap *map = __map; |
92ab1aab LPC |
347 | unsigned long flags; |
348 | ||
349 | spin_lock_irqsave(&map->spinlock, flags); | |
350 | map->spinlock_flags = flags; | |
bacdbe07 SW |
351 | } |
352 | ||
0d4529c5 | 353 | static void regmap_unlock_spinlock(void *__map) |
b4519c71 | 354 | __releases(&map->spinlock) |
bacdbe07 | 355 | { |
0d4529c5 | 356 | struct regmap *map = __map; |
92ab1aab | 357 | spin_unlock_irqrestore(&map->spinlock, map->spinlock_flags); |
bacdbe07 SW |
358 | } |
359 | ||
72b39f6f MB |
360 | static void dev_get_regmap_release(struct device *dev, void *res) |
361 | { | |
362 | /* | |
363 | * We don't actually have anything to do here; the goal here | |
364 | * is not to manage the regmap but to provide a simple way to | |
365 | * get the regmap back given a struct device. | |
366 | */ | |
367 | } | |
368 | ||
6863ca62 KG |
369 | static bool _regmap_range_add(struct regmap *map, |
370 | struct regmap_range_node *data) | |
371 | { | |
372 | struct rb_root *root = &map->range_tree; | |
373 | struct rb_node **new = &(root->rb_node), *parent = NULL; | |
374 | ||
375 | while (*new) { | |
376 | struct regmap_range_node *this = | |
377 | container_of(*new, struct regmap_range_node, node); | |
378 | ||
379 | parent = *new; | |
380 | if (data->range_max < this->range_min) | |
381 | new = &((*new)->rb_left); | |
382 | else if (data->range_min > this->range_max) | |
383 | new = &((*new)->rb_right); | |
384 | else | |
385 | return false; | |
386 | } | |
387 | ||
388 | rb_link_node(&data->node, parent, new); | |
389 | rb_insert_color(&data->node, root); | |
390 | ||
391 | return true; | |
392 | } | |
393 | ||
394 | static struct regmap_range_node *_regmap_range_lookup(struct regmap *map, | |
395 | unsigned int reg) | |
396 | { | |
397 | struct rb_node *node = map->range_tree.rb_node; | |
398 | ||
399 | while (node) { | |
400 | struct regmap_range_node *this = | |
401 | container_of(node, struct regmap_range_node, node); | |
402 | ||
403 | if (reg < this->range_min) | |
404 | node = node->rb_left; | |
405 | else if (reg > this->range_max) | |
406 | node = node->rb_right; | |
407 | else | |
408 | return this; | |
409 | } | |
410 | ||
411 | return NULL; | |
412 | } | |
413 | ||
414 | static void regmap_range_exit(struct regmap *map) | |
415 | { | |
416 | struct rb_node *next; | |
417 | struct regmap_range_node *range_node; | |
418 | ||
419 | next = rb_first(&map->range_tree); | |
420 | while (next) { | |
421 | range_node = rb_entry(next, struct regmap_range_node, node); | |
422 | next = rb_next(&range_node->node); | |
423 | rb_erase(&range_node->node, &map->range_tree); | |
424 | kfree(range_node); | |
425 | } | |
426 | ||
427 | kfree(map->selector_work_buf); | |
428 | } | |
429 | ||
6cfec04b MS |
430 | int regmap_attach_dev(struct device *dev, struct regmap *map, |
431 | const struct regmap_config *config) | |
432 | { | |
433 | struct regmap **m; | |
434 | ||
435 | map->dev = dev; | |
436 | ||
437 | regmap_debugfs_init(map, config->name); | |
438 | ||
439 | /* Add a devres resource for dev_get_regmap() */ | |
440 | m = devres_alloc(dev_get_regmap_release, sizeof(*m), GFP_KERNEL); | |
441 | if (!m) { | |
442 | regmap_debugfs_exit(map); | |
443 | return -ENOMEM; | |
444 | } | |
445 | *m = map; | |
446 | devres_add(dev, m); | |
447 | ||
448 | return 0; | |
449 | } | |
450 | EXPORT_SYMBOL_GPL(regmap_attach_dev); | |
451 | ||
cf673fbc GU |
452 | static enum regmap_endian regmap_get_reg_endian(const struct regmap_bus *bus, |
453 | const struct regmap_config *config) | |
454 | { | |
455 | enum regmap_endian endian; | |
456 | ||
457 | /* Retrieve the endianness specification from the regmap config */ | |
458 | endian = config->reg_format_endian; | |
459 | ||
460 | /* If the regmap config specified a non-default value, use that */ | |
461 | if (endian != REGMAP_ENDIAN_DEFAULT) | |
462 | return endian; | |
463 | ||
464 | /* Retrieve the endianness specification from the bus config */ | |
465 | if (bus && bus->reg_format_endian_default) | |
466 | endian = bus->reg_format_endian_default; | |
d647c199 | 467 | |
cf673fbc GU |
468 | /* If the bus specified a non-default value, use that */ |
469 | if (endian != REGMAP_ENDIAN_DEFAULT) | |
470 | return endian; | |
471 | ||
472 | /* Use this if no other value was found */ | |
473 | return REGMAP_ENDIAN_BIG; | |
474 | } | |
475 | ||
3c174d29 GR |
476 | enum regmap_endian regmap_get_val_endian(struct device *dev, |
477 | const struct regmap_bus *bus, | |
478 | const struct regmap_config *config) | |
d647c199 | 479 | { |
6e64b6cc | 480 | struct device_node *np; |
cf673fbc | 481 | enum regmap_endian endian; |
d647c199 | 482 | |
45e1a279 | 483 | /* Retrieve the endianness specification from the regmap config */ |
cf673fbc | 484 | endian = config->val_format_endian; |
d647c199 | 485 | |
45e1a279 | 486 | /* If the regmap config specified a non-default value, use that */ |
cf673fbc GU |
487 | if (endian != REGMAP_ENDIAN_DEFAULT) |
488 | return endian; | |
d647c199 | 489 | |
6e64b6cc PD |
490 | /* If the dev and dev->of_node exist try to get endianness from DT */ |
491 | if (dev && dev->of_node) { | |
492 | np = dev->of_node; | |
d647c199 | 493 | |
6e64b6cc PD |
494 | /* Parse the device's DT node for an endianness specification */ |
495 | if (of_property_read_bool(np, "big-endian")) | |
496 | endian = REGMAP_ENDIAN_BIG; | |
497 | else if (of_property_read_bool(np, "little-endian")) | |
498 | endian = REGMAP_ENDIAN_LITTLE; | |
499 | ||
500 | /* If the endianness was specified in DT, use that */ | |
501 | if (endian != REGMAP_ENDIAN_DEFAULT) | |
502 | return endian; | |
503 | } | |
45e1a279 SW |
504 | |
505 | /* Retrieve the endianness specification from the bus config */ | |
cf673fbc GU |
506 | if (bus && bus->val_format_endian_default) |
507 | endian = bus->val_format_endian_default; | |
d647c199 | 508 | |
45e1a279 | 509 | /* If the bus specified a non-default value, use that */ |
cf673fbc GU |
510 | if (endian != REGMAP_ENDIAN_DEFAULT) |
511 | return endian; | |
45e1a279 SW |
512 | |
513 | /* Use this if no other value was found */ | |
cf673fbc | 514 | return REGMAP_ENDIAN_BIG; |
d647c199 | 515 | } |
3c174d29 | 516 | EXPORT_SYMBOL_GPL(regmap_get_val_endian); |
d647c199 | 517 | |
b83a313b MB |
518 | /** |
519 | * regmap_init(): Initialise register map | |
520 | * | |
521 | * @dev: Device that will be interacted with | |
522 | * @bus: Bus-specific callbacks to use with device | |
0135bbcc | 523 | * @bus_context: Data passed to bus-specific callbacks |
b83a313b MB |
524 | * @config: Configuration for register map |
525 | * | |
526 | * The return value will be an ERR_PTR() on error or a valid pointer to | |
527 | * a struct regmap. This function should generally not be called | |
528 | * directly, it should be called by bus-specific init functions. | |
529 | */ | |
530 | struct regmap *regmap_init(struct device *dev, | |
531 | const struct regmap_bus *bus, | |
0135bbcc | 532 | void *bus_context, |
b83a313b MB |
533 | const struct regmap_config *config) |
534 | { | |
6cfec04b | 535 | struct regmap *map; |
b83a313b | 536 | int ret = -EINVAL; |
141eba2e | 537 | enum regmap_endian reg_endian, val_endian; |
6863ca62 | 538 | int i, j; |
b83a313b | 539 | |
d2a5884a | 540 | if (!config) |
abbb18fb | 541 | goto err; |
b83a313b MB |
542 | |
543 | map = kzalloc(sizeof(*map), GFP_KERNEL); | |
544 | if (map == NULL) { | |
545 | ret = -ENOMEM; | |
546 | goto err; | |
547 | } | |
548 | ||
0d4529c5 DC |
549 | if (config->lock && config->unlock) { |
550 | map->lock = config->lock; | |
551 | map->unlock = config->unlock; | |
552 | map->lock_arg = config->lock_arg; | |
bacdbe07 | 553 | } else { |
d2a5884a AS |
554 | if ((bus && bus->fast_io) || |
555 | config->fast_io) { | |
0d4529c5 DC |
556 | spin_lock_init(&map->spinlock); |
557 | map->lock = regmap_lock_spinlock; | |
558 | map->unlock = regmap_unlock_spinlock; | |
559 | } else { | |
560 | mutex_init(&map->mutex); | |
561 | map->lock = regmap_lock_mutex; | |
562 | map->unlock = regmap_unlock_mutex; | |
563 | } | |
564 | map->lock_arg = map; | |
bacdbe07 | 565 | } |
c212accc | 566 | map->format.reg_bytes = DIV_ROUND_UP(config->reg_bits, 8); |
82159ba8 | 567 | map->format.pad_bytes = config->pad_bits / 8; |
c212accc | 568 | map->format.val_bytes = DIV_ROUND_UP(config->val_bits, 8); |
5494a98f FE |
569 | map->format.buf_size = DIV_ROUND_UP(config->reg_bits + |
570 | config->val_bits + config->pad_bits, 8); | |
d939fb9a | 571 | map->reg_shift = config->pad_bits % 8; |
f01ee60f SW |
572 | if (config->reg_stride) |
573 | map->reg_stride = config->reg_stride; | |
574 | else | |
575 | map->reg_stride = 1; | |
2e33caf1 | 576 | map->use_single_rw = config->use_single_rw; |
e894c3f4 | 577 | map->can_multi_write = config->can_multi_write; |
b83a313b MB |
578 | map->dev = dev; |
579 | map->bus = bus; | |
0135bbcc | 580 | map->bus_context = bus_context; |
2e2ae66d | 581 | map->max_register = config->max_register; |
76aad392 DC |
582 | map->wr_table = config->wr_table; |
583 | map->rd_table = config->rd_table; | |
584 | map->volatile_table = config->volatile_table; | |
585 | map->precious_table = config->precious_table; | |
2e2ae66d MB |
586 | map->writeable_reg = config->writeable_reg; |
587 | map->readable_reg = config->readable_reg; | |
588 | map->volatile_reg = config->volatile_reg; | |
2efe1642 | 589 | map->precious_reg = config->precious_reg; |
5d1729e7 | 590 | map->cache_type = config->cache_type; |
72b39f6f | 591 | map->name = config->name; |
b83a313b | 592 | |
0d509f2b MB |
593 | spin_lock_init(&map->async_lock); |
594 | INIT_LIST_HEAD(&map->async_list); | |
7e09a979 | 595 | INIT_LIST_HEAD(&map->async_free); |
0d509f2b MB |
596 | init_waitqueue_head(&map->async_waitq); |
597 | ||
6f306441 LPC |
598 | if (config->read_flag_mask || config->write_flag_mask) { |
599 | map->read_flag_mask = config->read_flag_mask; | |
600 | map->write_flag_mask = config->write_flag_mask; | |
d2a5884a | 601 | } else if (bus) { |
6f306441 LPC |
602 | map->read_flag_mask = bus->read_flag_mask; |
603 | } | |
604 | ||
d2a5884a AS |
605 | if (!bus) { |
606 | map->reg_read = config->reg_read; | |
607 | map->reg_write = config->reg_write; | |
608 | ||
3ac17037 BB |
609 | map->defer_caching = false; |
610 | goto skip_format_initialization; | |
611 | } else if (!bus->read || !bus->write) { | |
612 | map->reg_read = _regmap_bus_reg_read; | |
613 | map->reg_write = _regmap_bus_reg_write; | |
614 | ||
d2a5884a AS |
615 | map->defer_caching = false; |
616 | goto skip_format_initialization; | |
617 | } else { | |
618 | map->reg_read = _regmap_bus_read; | |
619 | } | |
ad278406 | 620 | |
cf673fbc GU |
621 | reg_endian = regmap_get_reg_endian(bus, config); |
622 | val_endian = regmap_get_val_endian(dev, bus, config); | |
141eba2e | 623 | |
d939fb9a | 624 | switch (config->reg_bits + map->reg_shift) { |
9aa50750 WS |
625 | case 2: |
626 | switch (config->val_bits) { | |
627 | case 6: | |
628 | map->format.format_write = regmap_format_2_6_write; | |
629 | break; | |
630 | default: | |
631 | goto err_map; | |
632 | } | |
633 | break; | |
634 | ||
b83a313b MB |
635 | case 4: |
636 | switch (config->val_bits) { | |
637 | case 12: | |
638 | map->format.format_write = regmap_format_4_12_write; | |
639 | break; | |
640 | default: | |
641 | goto err_map; | |
642 | } | |
643 | break; | |
644 | ||
645 | case 7: | |
646 | switch (config->val_bits) { | |
647 | case 9: | |
648 | map->format.format_write = regmap_format_7_9_write; | |
649 | break; | |
650 | default: | |
651 | goto err_map; | |
652 | } | |
653 | break; | |
654 | ||
7e5ec63e LPC |
655 | case 10: |
656 | switch (config->val_bits) { | |
657 | case 14: | |
658 | map->format.format_write = regmap_format_10_14_write; | |
659 | break; | |
660 | default: | |
661 | goto err_map; | |
662 | } | |
663 | break; | |
664 | ||
b83a313b MB |
665 | case 8: |
666 | map->format.format_reg = regmap_format_8; | |
667 | break; | |
668 | ||
669 | case 16: | |
141eba2e SW |
670 | switch (reg_endian) { |
671 | case REGMAP_ENDIAN_BIG: | |
672 | map->format.format_reg = regmap_format_16_be; | |
673 | break; | |
674 | case REGMAP_ENDIAN_NATIVE: | |
675 | map->format.format_reg = regmap_format_16_native; | |
676 | break; | |
677 | default: | |
678 | goto err_map; | |
679 | } | |
b83a313b MB |
680 | break; |
681 | ||
237019e7 LPC |
682 | case 24: |
683 | if (reg_endian != REGMAP_ENDIAN_BIG) | |
684 | goto err_map; | |
685 | map->format.format_reg = regmap_format_24; | |
686 | break; | |
687 | ||
7d5e525b | 688 | case 32: |
141eba2e SW |
689 | switch (reg_endian) { |
690 | case REGMAP_ENDIAN_BIG: | |
691 | map->format.format_reg = regmap_format_32_be; | |
692 | break; | |
693 | case REGMAP_ENDIAN_NATIVE: | |
694 | map->format.format_reg = regmap_format_32_native; | |
695 | break; | |
696 | default: | |
697 | goto err_map; | |
698 | } | |
7d5e525b MB |
699 | break; |
700 | ||
b83a313b MB |
701 | default: |
702 | goto err_map; | |
703 | } | |
704 | ||
8a819ff8 MB |
705 | if (val_endian == REGMAP_ENDIAN_NATIVE) |
706 | map->format.parse_inplace = regmap_parse_inplace_noop; | |
707 | ||
b83a313b MB |
708 | switch (config->val_bits) { |
709 | case 8: | |
710 | map->format.format_val = regmap_format_8; | |
711 | map->format.parse_val = regmap_parse_8; | |
8a819ff8 | 712 | map->format.parse_inplace = regmap_parse_inplace_noop; |
b83a313b MB |
713 | break; |
714 | case 16: | |
141eba2e SW |
715 | switch (val_endian) { |
716 | case REGMAP_ENDIAN_BIG: | |
717 | map->format.format_val = regmap_format_16_be; | |
718 | map->format.parse_val = regmap_parse_16_be; | |
8a819ff8 | 719 | map->format.parse_inplace = regmap_parse_16_be_inplace; |
141eba2e | 720 | break; |
4aa8c069 XL |
721 | case REGMAP_ENDIAN_LITTLE: |
722 | map->format.format_val = regmap_format_16_le; | |
723 | map->format.parse_val = regmap_parse_16_le; | |
724 | map->format.parse_inplace = regmap_parse_16_le_inplace; | |
725 | break; | |
141eba2e SW |
726 | case REGMAP_ENDIAN_NATIVE: |
727 | map->format.format_val = regmap_format_16_native; | |
728 | map->format.parse_val = regmap_parse_16_native; | |
729 | break; | |
730 | default: | |
731 | goto err_map; | |
732 | } | |
b83a313b | 733 | break; |
ea279fc5 | 734 | case 24: |
141eba2e SW |
735 | if (val_endian != REGMAP_ENDIAN_BIG) |
736 | goto err_map; | |
ea279fc5 MR |
737 | map->format.format_val = regmap_format_24; |
738 | map->format.parse_val = regmap_parse_24; | |
739 | break; | |
7d5e525b | 740 | case 32: |
141eba2e SW |
741 | switch (val_endian) { |
742 | case REGMAP_ENDIAN_BIG: | |
743 | map->format.format_val = regmap_format_32_be; | |
744 | map->format.parse_val = regmap_parse_32_be; | |
8a819ff8 | 745 | map->format.parse_inplace = regmap_parse_32_be_inplace; |
141eba2e | 746 | break; |
4aa8c069 XL |
747 | case REGMAP_ENDIAN_LITTLE: |
748 | map->format.format_val = regmap_format_32_le; | |
749 | map->format.parse_val = regmap_parse_32_le; | |
750 | map->format.parse_inplace = regmap_parse_32_le_inplace; | |
751 | break; | |
141eba2e SW |
752 | case REGMAP_ENDIAN_NATIVE: |
753 | map->format.format_val = regmap_format_32_native; | |
754 | map->format.parse_val = regmap_parse_32_native; | |
755 | break; | |
756 | default: | |
757 | goto err_map; | |
758 | } | |
7d5e525b | 759 | break; |
b83a313b MB |
760 | } |
761 | ||
141eba2e SW |
762 | if (map->format.format_write) { |
763 | if ((reg_endian != REGMAP_ENDIAN_BIG) || | |
764 | (val_endian != REGMAP_ENDIAN_BIG)) | |
765 | goto err_map; | |
7a647614 | 766 | map->use_single_rw = true; |
141eba2e | 767 | } |
7a647614 | 768 | |
b83a313b MB |
769 | if (!map->format.format_write && |
770 | !(map->format.format_reg && map->format.format_val)) | |
771 | goto err_map; | |
772 | ||
82159ba8 | 773 | map->work_buf = kzalloc(map->format.buf_size, GFP_KERNEL); |
b83a313b MB |
774 | if (map->work_buf == NULL) { |
775 | ret = -ENOMEM; | |
5204f5e3 | 776 | goto err_map; |
b83a313b MB |
777 | } |
778 | ||
d2a5884a AS |
779 | if (map->format.format_write) { |
780 | map->defer_caching = false; | |
07c320dc | 781 | map->reg_write = _regmap_bus_formatted_write; |
d2a5884a AS |
782 | } else if (map->format.format_val) { |
783 | map->defer_caching = true; | |
07c320dc | 784 | map->reg_write = _regmap_bus_raw_write; |
d2a5884a AS |
785 | } |
786 | ||
787 | skip_format_initialization: | |
07c320dc | 788 | |
6863ca62 | 789 | map->range_tree = RB_ROOT; |
e3549cd0 | 790 | for (i = 0; i < config->num_ranges; i++) { |
6863ca62 KG |
791 | const struct regmap_range_cfg *range_cfg = &config->ranges[i]; |
792 | struct regmap_range_node *new; | |
793 | ||
794 | /* Sanity check */ | |
061adc06 MB |
795 | if (range_cfg->range_max < range_cfg->range_min) { |
796 | dev_err(map->dev, "Invalid range %d: %d < %d\n", i, | |
797 | range_cfg->range_max, range_cfg->range_min); | |
6863ca62 | 798 | goto err_range; |
061adc06 MB |
799 | } |
800 | ||
801 | if (range_cfg->range_max > map->max_register) { | |
802 | dev_err(map->dev, "Invalid range %d: %d > %d\n", i, | |
803 | range_cfg->range_max, map->max_register); | |
804 | goto err_range; | |
805 | } | |
806 | ||
807 | if (range_cfg->selector_reg > map->max_register) { | |
808 | dev_err(map->dev, | |
809 | "Invalid range %d: selector out of map\n", i); | |
810 | goto err_range; | |
811 | } | |
812 | ||
813 | if (range_cfg->window_len == 0) { | |
814 | dev_err(map->dev, "Invalid range %d: window_len 0\n", | |
815 | i); | |
816 | goto err_range; | |
817 | } | |
6863ca62 KG |
818 | |
819 | /* Make sure, that this register range has no selector | |
820 | or data window within its boundary */ | |
e3549cd0 | 821 | for (j = 0; j < config->num_ranges; j++) { |
6863ca62 KG |
822 | unsigned sel_reg = config->ranges[j].selector_reg; |
823 | unsigned win_min = config->ranges[j].window_start; | |
824 | unsigned win_max = win_min + | |
825 | config->ranges[j].window_len - 1; | |
826 | ||
f161d220 PZ |
827 | /* Allow data window inside its own virtual range */ |
828 | if (j == i) | |
829 | continue; | |
830 | ||
6863ca62 KG |
831 | if (range_cfg->range_min <= sel_reg && |
832 | sel_reg <= range_cfg->range_max) { | |
061adc06 MB |
833 | dev_err(map->dev, |
834 | "Range %d: selector for %d in window\n", | |
835 | i, j); | |
6863ca62 KG |
836 | goto err_range; |
837 | } | |
838 | ||
839 | if (!(win_max < range_cfg->range_min || | |
840 | win_min > range_cfg->range_max)) { | |
061adc06 MB |
841 | dev_err(map->dev, |
842 | "Range %d: window for %d in window\n", | |
843 | i, j); | |
6863ca62 KG |
844 | goto err_range; |
845 | } | |
846 | } | |
847 | ||
848 | new = kzalloc(sizeof(*new), GFP_KERNEL); | |
849 | if (new == NULL) { | |
850 | ret = -ENOMEM; | |
851 | goto err_range; | |
852 | } | |
853 | ||
4b020b3f | 854 | new->map = map; |
d058bb49 | 855 | new->name = range_cfg->name; |
6863ca62 KG |
856 | new->range_min = range_cfg->range_min; |
857 | new->range_max = range_cfg->range_max; | |
858 | new->selector_reg = range_cfg->selector_reg; | |
859 | new->selector_mask = range_cfg->selector_mask; | |
860 | new->selector_shift = range_cfg->selector_shift; | |
861 | new->window_start = range_cfg->window_start; | |
862 | new->window_len = range_cfg->window_len; | |
863 | ||
53e87f88 | 864 | if (!_regmap_range_add(map, new)) { |
061adc06 | 865 | dev_err(map->dev, "Failed to add range %d\n", i); |
6863ca62 KG |
866 | kfree(new); |
867 | goto err_range; | |
868 | } | |
869 | ||
870 | if (map->selector_work_buf == NULL) { | |
871 | map->selector_work_buf = | |
872 | kzalloc(map->format.buf_size, GFP_KERNEL); | |
873 | if (map->selector_work_buf == NULL) { | |
874 | ret = -ENOMEM; | |
875 | goto err_range; | |
876 | } | |
877 | } | |
878 | } | |
052d2cd1 | 879 | |
e5e3b8ab | 880 | ret = regcache_init(map, config); |
0ff3e62f | 881 | if (ret != 0) |
6863ca62 KG |
882 | goto err_range; |
883 | ||
a7a037c8 | 884 | if (dev) { |
6cfec04b MS |
885 | ret = regmap_attach_dev(dev, map, config); |
886 | if (ret != 0) | |
887 | goto err_regcache; | |
a7a037c8 | 888 | } |
72b39f6f | 889 | |
b83a313b MB |
890 | return map; |
891 | ||
6cfec04b | 892 | err_regcache: |
72b39f6f | 893 | regcache_exit(map); |
6863ca62 KG |
894 | err_range: |
895 | regmap_range_exit(map); | |
58072cbf | 896 | kfree(map->work_buf); |
b83a313b MB |
897 | err_map: |
898 | kfree(map); | |
899 | err: | |
900 | return ERR_PTR(ret); | |
901 | } | |
902 | EXPORT_SYMBOL_GPL(regmap_init); | |
903 | ||
c0eb4676 MB |
904 | static void devm_regmap_release(struct device *dev, void *res) |
905 | { | |
906 | regmap_exit(*(struct regmap **)res); | |
907 | } | |
908 | ||
909 | /** | |
910 | * devm_regmap_init(): Initialise managed register map | |
911 | * | |
912 | * @dev: Device that will be interacted with | |
913 | * @bus: Bus-specific callbacks to use with device | |
0135bbcc | 914 | * @bus_context: Data passed to bus-specific callbacks |
c0eb4676 MB |
915 | * @config: Configuration for register map |
916 | * | |
917 | * The return value will be an ERR_PTR() on error or a valid pointer | |
918 | * to a struct regmap. This function should generally not be called | |
919 | * directly, it should be called by bus-specific init functions. The | |
920 | * map will be automatically freed by the device management code. | |
921 | */ | |
922 | struct regmap *devm_regmap_init(struct device *dev, | |
923 | const struct regmap_bus *bus, | |
0135bbcc | 924 | void *bus_context, |
c0eb4676 MB |
925 | const struct regmap_config *config) |
926 | { | |
927 | struct regmap **ptr, *regmap; | |
928 | ||
929 | ptr = devres_alloc(devm_regmap_release, sizeof(*ptr), GFP_KERNEL); | |
930 | if (!ptr) | |
931 | return ERR_PTR(-ENOMEM); | |
932 | ||
0135bbcc | 933 | regmap = regmap_init(dev, bus, bus_context, config); |
c0eb4676 MB |
934 | if (!IS_ERR(regmap)) { |
935 | *ptr = regmap; | |
936 | devres_add(dev, ptr); | |
937 | } else { | |
938 | devres_free(ptr); | |
939 | } | |
940 | ||
941 | return regmap; | |
942 | } | |
943 | EXPORT_SYMBOL_GPL(devm_regmap_init); | |
944 | ||
67252287 SK |
945 | static void regmap_field_init(struct regmap_field *rm_field, |
946 | struct regmap *regmap, struct reg_field reg_field) | |
947 | { | |
67252287 SK |
948 | rm_field->regmap = regmap; |
949 | rm_field->reg = reg_field.reg; | |
950 | rm_field->shift = reg_field.lsb; | |
921cc294 | 951 | rm_field->mask = GENMASK(reg_field.msb, reg_field.lsb); |
a0102375 KM |
952 | rm_field->id_size = reg_field.id_size; |
953 | rm_field->id_offset = reg_field.id_offset; | |
67252287 SK |
954 | } |
955 | ||
956 | /** | |
957 | * devm_regmap_field_alloc(): Allocate and initialise a register field | |
958 | * in a register map. | |
959 | * | |
960 | * @dev: Device that will be interacted with | |
961 | * @regmap: regmap bank in which this register field is located. | |
962 | * @reg_field: Register field with in the bank. | |
963 | * | |
964 | * The return value will be an ERR_PTR() on error or a valid pointer | |
965 | * to a struct regmap_field. The regmap_field will be automatically freed | |
966 | * by the device management code. | |
967 | */ | |
968 | struct regmap_field *devm_regmap_field_alloc(struct device *dev, | |
969 | struct regmap *regmap, struct reg_field reg_field) | |
970 | { | |
971 | struct regmap_field *rm_field = devm_kzalloc(dev, | |
972 | sizeof(*rm_field), GFP_KERNEL); | |
973 | if (!rm_field) | |
974 | return ERR_PTR(-ENOMEM); | |
975 | ||
976 | regmap_field_init(rm_field, regmap, reg_field); | |
977 | ||
978 | return rm_field; | |
979 | ||
980 | } | |
981 | EXPORT_SYMBOL_GPL(devm_regmap_field_alloc); | |
982 | ||
983 | /** | |
984 | * devm_regmap_field_free(): Free register field allocated using | |
985 | * devm_regmap_field_alloc. Usally drivers need not call this function, | |
986 | * as the memory allocated via devm will be freed as per device-driver | |
987 | * life-cyle. | |
988 | * | |
989 | * @dev: Device that will be interacted with | |
990 | * @field: regmap field which should be freed. | |
991 | */ | |
992 | void devm_regmap_field_free(struct device *dev, | |
993 | struct regmap_field *field) | |
994 | { | |
995 | devm_kfree(dev, field); | |
996 | } | |
997 | EXPORT_SYMBOL_GPL(devm_regmap_field_free); | |
998 | ||
999 | /** | |
1000 | * regmap_field_alloc(): Allocate and initialise a register field | |
1001 | * in a register map. | |
1002 | * | |
1003 | * @regmap: regmap bank in which this register field is located. | |
1004 | * @reg_field: Register field with in the bank. | |
1005 | * | |
1006 | * The return value will be an ERR_PTR() on error or a valid pointer | |
1007 | * to a struct regmap_field. The regmap_field should be freed by the | |
1008 | * user once its finished working with it using regmap_field_free(). | |
1009 | */ | |
1010 | struct regmap_field *regmap_field_alloc(struct regmap *regmap, | |
1011 | struct reg_field reg_field) | |
1012 | { | |
1013 | struct regmap_field *rm_field = kzalloc(sizeof(*rm_field), GFP_KERNEL); | |
1014 | ||
1015 | if (!rm_field) | |
1016 | return ERR_PTR(-ENOMEM); | |
1017 | ||
1018 | regmap_field_init(rm_field, regmap, reg_field); | |
1019 | ||
1020 | return rm_field; | |
1021 | } | |
1022 | EXPORT_SYMBOL_GPL(regmap_field_alloc); | |
1023 | ||
1024 | /** | |
1025 | * regmap_field_free(): Free register field allocated using regmap_field_alloc | |
1026 | * | |
1027 | * @field: regmap field which should be freed. | |
1028 | */ | |
1029 | void regmap_field_free(struct regmap_field *field) | |
1030 | { | |
1031 | kfree(field); | |
1032 | } | |
1033 | EXPORT_SYMBOL_GPL(regmap_field_free); | |
1034 | ||
bf315173 MB |
1035 | /** |
1036 | * regmap_reinit_cache(): Reinitialise the current register cache | |
1037 | * | |
1038 | * @map: Register map to operate on. | |
1039 | * @config: New configuration. Only the cache data will be used. | |
1040 | * | |
1041 | * Discard any existing register cache for the map and initialize a | |
1042 | * new cache. This can be used to restore the cache to defaults or to | |
1043 | * update the cache configuration to reflect runtime discovery of the | |
1044 | * hardware. | |
4d879514 DP |
1045 | * |
1046 | * No explicit locking is done here, the user needs to ensure that | |
1047 | * this function will not race with other calls to regmap. | |
bf315173 MB |
1048 | */ |
1049 | int regmap_reinit_cache(struct regmap *map, const struct regmap_config *config) | |
1050 | { | |
bf315173 | 1051 | regcache_exit(map); |
a24f64a6 | 1052 | regmap_debugfs_exit(map); |
bf315173 MB |
1053 | |
1054 | map->max_register = config->max_register; | |
1055 | map->writeable_reg = config->writeable_reg; | |
1056 | map->readable_reg = config->readable_reg; | |
1057 | map->volatile_reg = config->volatile_reg; | |
1058 | map->precious_reg = config->precious_reg; | |
1059 | map->cache_type = config->cache_type; | |
1060 | ||
d3c242e1 | 1061 | regmap_debugfs_init(map, config->name); |
a24f64a6 | 1062 | |
421e8d2d MB |
1063 | map->cache_bypass = false; |
1064 | map->cache_only = false; | |
1065 | ||
4d879514 | 1066 | return regcache_init(map, config); |
bf315173 | 1067 | } |
752a6a5f | 1068 | EXPORT_SYMBOL_GPL(regmap_reinit_cache); |
bf315173 | 1069 | |
b83a313b MB |
1070 | /** |
1071 | * regmap_exit(): Free a previously allocated register map | |
1072 | */ | |
1073 | void regmap_exit(struct regmap *map) | |
1074 | { | |
7e09a979 MB |
1075 | struct regmap_async *async; |
1076 | ||
5d1729e7 | 1077 | regcache_exit(map); |
31244e39 | 1078 | regmap_debugfs_exit(map); |
6863ca62 | 1079 | regmap_range_exit(map); |
d2a5884a | 1080 | if (map->bus && map->bus->free_context) |
0135bbcc | 1081 | map->bus->free_context(map->bus_context); |
b83a313b | 1082 | kfree(map->work_buf); |
7e09a979 MB |
1083 | while (!list_empty(&map->async_free)) { |
1084 | async = list_first_entry_or_null(&map->async_free, | |
1085 | struct regmap_async, | |
1086 | list); | |
1087 | list_del(&async->list); | |
1088 | kfree(async->work_buf); | |
1089 | kfree(async); | |
1090 | } | |
b83a313b MB |
1091 | kfree(map); |
1092 | } | |
1093 | EXPORT_SYMBOL_GPL(regmap_exit); | |
1094 | ||
72b39f6f MB |
1095 | static int dev_get_regmap_match(struct device *dev, void *res, void *data) |
1096 | { | |
1097 | struct regmap **r = res; | |
1098 | if (!r || !*r) { | |
1099 | WARN_ON(!r || !*r); | |
1100 | return 0; | |
1101 | } | |
1102 | ||
1103 | /* If the user didn't specify a name match any */ | |
1104 | if (data) | |
1105 | return (*r)->name == data; | |
1106 | else | |
1107 | return 1; | |
1108 | } | |
1109 | ||
1110 | /** | |
1111 | * dev_get_regmap(): Obtain the regmap (if any) for a device | |
1112 | * | |
1113 | * @dev: Device to retrieve the map for | |
1114 | * @name: Optional name for the register map, usually NULL. | |
1115 | * | |
1116 | * Returns the regmap for the device if one is present, or NULL. If | |
1117 | * name is specified then it must match the name specified when | |
1118 | * registering the device, if it is NULL then the first regmap found | |
1119 | * will be used. Devices with multiple register maps are very rare, | |
1120 | * generic code should normally not need to specify a name. | |
1121 | */ | |
1122 | struct regmap *dev_get_regmap(struct device *dev, const char *name) | |
1123 | { | |
1124 | struct regmap **r = devres_find(dev, dev_get_regmap_release, | |
1125 | dev_get_regmap_match, (void *)name); | |
1126 | ||
1127 | if (!r) | |
1128 | return NULL; | |
1129 | return *r; | |
1130 | } | |
1131 | EXPORT_SYMBOL_GPL(dev_get_regmap); | |
1132 | ||
8d7d3972 TT |
1133 | /** |
1134 | * regmap_get_device(): Obtain the device from a regmap | |
1135 | * | |
1136 | * @map: Register map to operate on. | |
1137 | * | |
1138 | * Returns the underlying device that the regmap has been created for. | |
1139 | */ | |
1140 | struct device *regmap_get_device(struct regmap *map) | |
1141 | { | |
1142 | return map->dev; | |
1143 | } | |
fa2fbe4a | 1144 | EXPORT_SYMBOL_GPL(regmap_get_device); |
8d7d3972 | 1145 | |
6863ca62 | 1146 | static int _regmap_select_page(struct regmap *map, unsigned int *reg, |
98bc7dfd | 1147 | struct regmap_range_node *range, |
6863ca62 KG |
1148 | unsigned int val_num) |
1149 | { | |
6863ca62 KG |
1150 | void *orig_work_buf; |
1151 | unsigned int win_offset; | |
1152 | unsigned int win_page; | |
1153 | bool page_chg; | |
1154 | int ret; | |
1155 | ||
98bc7dfd MB |
1156 | win_offset = (*reg - range->range_min) % range->window_len; |
1157 | win_page = (*reg - range->range_min) / range->window_len; | |
6863ca62 | 1158 | |
98bc7dfd MB |
1159 | if (val_num > 1) { |
1160 | /* Bulk write shouldn't cross range boundary */ | |
1161 | if (*reg + val_num - 1 > range->range_max) | |
1162 | return -EINVAL; | |
6863ca62 | 1163 | |
98bc7dfd MB |
1164 | /* ... or single page boundary */ |
1165 | if (val_num > range->window_len - win_offset) | |
1166 | return -EINVAL; | |
1167 | } | |
6863ca62 | 1168 | |
98bc7dfd MB |
1169 | /* It is possible to have selector register inside data window. |
1170 | In that case, selector register is located on every page and | |
1171 | it needs no page switching, when accessed alone. */ | |
1172 | if (val_num > 1 || | |
1173 | range->window_start + win_offset != range->selector_reg) { | |
1174 | /* Use separate work_buf during page switching */ | |
1175 | orig_work_buf = map->work_buf; | |
1176 | map->work_buf = map->selector_work_buf; | |
6863ca62 | 1177 | |
98bc7dfd MB |
1178 | ret = _regmap_update_bits(map, range->selector_reg, |
1179 | range->selector_mask, | |
1180 | win_page << range->selector_shift, | |
7ff0589c | 1181 | &page_chg, false); |
632a5b01 | 1182 | |
98bc7dfd | 1183 | map->work_buf = orig_work_buf; |
6863ca62 | 1184 | |
0ff3e62f | 1185 | if (ret != 0) |
98bc7dfd | 1186 | return ret; |
6863ca62 KG |
1187 | } |
1188 | ||
98bc7dfd MB |
1189 | *reg = range->window_start + win_offset; |
1190 | ||
6863ca62 KG |
1191 | return 0; |
1192 | } | |
1193 | ||
584de329 | 1194 | int _regmap_raw_write(struct regmap *map, unsigned int reg, |
0a819809 | 1195 | const void *val, size_t val_len) |
b83a313b | 1196 | { |
98bc7dfd | 1197 | struct regmap_range_node *range; |
0d509f2b | 1198 | unsigned long flags; |
6f306441 | 1199 | u8 *u8 = map->work_buf; |
0d509f2b MB |
1200 | void *work_val = map->work_buf + map->format.reg_bytes + |
1201 | map->format.pad_bytes; | |
b83a313b MB |
1202 | void *buf; |
1203 | int ret = -ENOTSUPP; | |
1204 | size_t len; | |
73304781 MB |
1205 | int i; |
1206 | ||
f1b5c5c3 | 1207 | WARN_ON(!map->bus); |
d2a5884a | 1208 | |
73304781 MB |
1209 | /* Check for unwritable registers before we start */ |
1210 | if (map->writeable_reg) | |
1211 | for (i = 0; i < val_len / map->format.val_bytes; i++) | |
f01ee60f SW |
1212 | if (!map->writeable_reg(map->dev, |
1213 | reg + (i * map->reg_stride))) | |
73304781 | 1214 | return -EINVAL; |
b83a313b | 1215 | |
c9157198 LD |
1216 | if (!map->cache_bypass && map->format.parse_val) { |
1217 | unsigned int ival; | |
1218 | int val_bytes = map->format.val_bytes; | |
1219 | for (i = 0; i < val_len / val_bytes; i++) { | |
5a08d156 | 1220 | ival = map->format.parse_val(val + (i * val_bytes)); |
f01ee60f SW |
1221 | ret = regcache_write(map, reg + (i * map->reg_stride), |
1222 | ival); | |
c9157198 LD |
1223 | if (ret) { |
1224 | dev_err(map->dev, | |
6d04b8ac | 1225 | "Error in caching of register: %x ret: %d\n", |
c9157198 LD |
1226 | reg + i, ret); |
1227 | return ret; | |
1228 | } | |
1229 | } | |
1230 | if (map->cache_only) { | |
1231 | map->cache_dirty = true; | |
1232 | return 0; | |
1233 | } | |
1234 | } | |
1235 | ||
98bc7dfd MB |
1236 | range = _regmap_range_lookup(map, reg); |
1237 | if (range) { | |
8a2ceac6 MB |
1238 | int val_num = val_len / map->format.val_bytes; |
1239 | int win_offset = (reg - range->range_min) % range->window_len; | |
1240 | int win_residue = range->window_len - win_offset; | |
1241 | ||
1242 | /* If the write goes beyond the end of the window split it */ | |
1243 | while (val_num > win_residue) { | |
1a61cfe3 | 1244 | dev_dbg(map->dev, "Writing window %d/%zu\n", |
8a2ceac6 MB |
1245 | win_residue, val_len / map->format.val_bytes); |
1246 | ret = _regmap_raw_write(map, reg, val, win_residue * | |
0a819809 | 1247 | map->format.val_bytes); |
8a2ceac6 MB |
1248 | if (ret != 0) |
1249 | return ret; | |
1250 | ||
1251 | reg += win_residue; | |
1252 | val_num -= win_residue; | |
1253 | val += win_residue * map->format.val_bytes; | |
1254 | val_len -= win_residue * map->format.val_bytes; | |
1255 | ||
1256 | win_offset = (reg - range->range_min) % | |
1257 | range->window_len; | |
1258 | win_residue = range->window_len - win_offset; | |
1259 | } | |
1260 | ||
1261 | ret = _regmap_select_page(map, ®, range, val_num); | |
0ff3e62f | 1262 | if (ret != 0) |
98bc7dfd MB |
1263 | return ret; |
1264 | } | |
6863ca62 | 1265 | |
d939fb9a | 1266 | map->format.format_reg(map->work_buf, reg, map->reg_shift); |
b83a313b | 1267 | |
6f306441 LPC |
1268 | u8[0] |= map->write_flag_mask; |
1269 | ||
651e013e MB |
1270 | /* |
1271 | * Essentially all I/O mechanisms will be faster with a single | |
1272 | * buffer to write. Since register syncs often generate raw | |
1273 | * writes of single registers optimise that case. | |
1274 | */ | |
1275 | if (val != work_val && val_len == map->format.val_bytes) { | |
1276 | memcpy(work_val, val, map->format.val_bytes); | |
1277 | val = work_val; | |
1278 | } | |
1279 | ||
0a819809 | 1280 | if (map->async && map->bus->async_write) { |
7e09a979 | 1281 | struct regmap_async *async; |
0d509f2b | 1282 | |
c6b570d9 | 1283 | trace_regmap_async_write_start(map, reg, val_len); |
fe7d4ccd | 1284 | |
7e09a979 MB |
1285 | spin_lock_irqsave(&map->async_lock, flags); |
1286 | async = list_first_entry_or_null(&map->async_free, | |
1287 | struct regmap_async, | |
1288 | list); | |
1289 | if (async) | |
1290 | list_del(&async->list); | |
1291 | spin_unlock_irqrestore(&map->async_lock, flags); | |
1292 | ||
1293 | if (!async) { | |
1294 | async = map->bus->async_alloc(); | |
1295 | if (!async) | |
1296 | return -ENOMEM; | |
1297 | ||
1298 | async->work_buf = kzalloc(map->format.buf_size, | |
1299 | GFP_KERNEL | GFP_DMA); | |
1300 | if (!async->work_buf) { | |
1301 | kfree(async); | |
1302 | return -ENOMEM; | |
1303 | } | |
0d509f2b MB |
1304 | } |
1305 | ||
0d509f2b MB |
1306 | async->map = map; |
1307 | ||
1308 | /* If the caller supplied the value we can use it safely. */ | |
1309 | memcpy(async->work_buf, map->work_buf, map->format.pad_bytes + | |
1310 | map->format.reg_bytes + map->format.val_bytes); | |
0d509f2b MB |
1311 | |
1312 | spin_lock_irqsave(&map->async_lock, flags); | |
1313 | list_add_tail(&async->list, &map->async_list); | |
1314 | spin_unlock_irqrestore(&map->async_lock, flags); | |
1315 | ||
04c50ccf MB |
1316 | if (val != work_val) |
1317 | ret = map->bus->async_write(map->bus_context, | |
1318 | async->work_buf, | |
1319 | map->format.reg_bytes + | |
1320 | map->format.pad_bytes, | |
1321 | val, val_len, async); | |
1322 | else | |
1323 | ret = map->bus->async_write(map->bus_context, | |
1324 | async->work_buf, | |
1325 | map->format.reg_bytes + | |
1326 | map->format.pad_bytes + | |
1327 | val_len, NULL, 0, async); | |
0d509f2b MB |
1328 | |
1329 | if (ret != 0) { | |
1330 | dev_err(map->dev, "Failed to schedule write: %d\n", | |
1331 | ret); | |
1332 | ||
1333 | spin_lock_irqsave(&map->async_lock, flags); | |
7e09a979 | 1334 | list_move(&async->list, &map->async_free); |
0d509f2b | 1335 | spin_unlock_irqrestore(&map->async_lock, flags); |
0d509f2b | 1336 | } |
f951b658 MB |
1337 | |
1338 | return ret; | |
0d509f2b MB |
1339 | } |
1340 | ||
c6b570d9 | 1341 | trace_regmap_hw_write_start(map, reg, val_len / map->format.val_bytes); |
fb2736bb | 1342 | |
2547e201 MB |
1343 | /* If we're doing a single register write we can probably just |
1344 | * send the work_buf directly, otherwise try to do a gather | |
1345 | * write. | |
1346 | */ | |
0d509f2b | 1347 | if (val == work_val) |
0135bbcc | 1348 | ret = map->bus->write(map->bus_context, map->work_buf, |
82159ba8 MB |
1349 | map->format.reg_bytes + |
1350 | map->format.pad_bytes + | |
1351 | val_len); | |
2547e201 | 1352 | else if (map->bus->gather_write) |
0135bbcc | 1353 | ret = map->bus->gather_write(map->bus_context, map->work_buf, |
82159ba8 MB |
1354 | map->format.reg_bytes + |
1355 | map->format.pad_bytes, | |
b83a313b MB |
1356 | val, val_len); |
1357 | ||
2547e201 | 1358 | /* If that didn't work fall back on linearising by hand. */ |
b83a313b | 1359 | if (ret == -ENOTSUPP) { |
82159ba8 MB |
1360 | len = map->format.reg_bytes + map->format.pad_bytes + val_len; |
1361 | buf = kzalloc(len, GFP_KERNEL); | |
b83a313b MB |
1362 | if (!buf) |
1363 | return -ENOMEM; | |
1364 | ||
1365 | memcpy(buf, map->work_buf, map->format.reg_bytes); | |
82159ba8 MB |
1366 | memcpy(buf + map->format.reg_bytes + map->format.pad_bytes, |
1367 | val, val_len); | |
0135bbcc | 1368 | ret = map->bus->write(map->bus_context, buf, len); |
b83a313b MB |
1369 | |
1370 | kfree(buf); | |
1371 | } | |
1372 | ||
c6b570d9 | 1373 | trace_regmap_hw_write_done(map, reg, val_len / map->format.val_bytes); |
fb2736bb | 1374 | |
b83a313b MB |
1375 | return ret; |
1376 | } | |
1377 | ||
221ad7f2 MB |
1378 | /** |
1379 | * regmap_can_raw_write - Test if regmap_raw_write() is supported | |
1380 | * | |
1381 | * @map: Map to check. | |
1382 | */ | |
1383 | bool regmap_can_raw_write(struct regmap *map) | |
1384 | { | |
1385 | return map->bus && map->format.format_val && map->format.format_reg; | |
1386 | } | |
1387 | EXPORT_SYMBOL_GPL(regmap_can_raw_write); | |
1388 | ||
07c320dc AS |
1389 | static int _regmap_bus_formatted_write(void *context, unsigned int reg, |
1390 | unsigned int val) | |
1391 | { | |
1392 | int ret; | |
1393 | struct regmap_range_node *range; | |
1394 | struct regmap *map = context; | |
1395 | ||
f1b5c5c3 | 1396 | WARN_ON(!map->bus || !map->format.format_write); |
07c320dc AS |
1397 | |
1398 | range = _regmap_range_lookup(map, reg); | |
1399 | if (range) { | |
1400 | ret = _regmap_select_page(map, ®, range, 1); | |
1401 | if (ret != 0) | |
1402 | return ret; | |
1403 | } | |
1404 | ||
1405 | map->format.format_write(map, reg, val); | |
1406 | ||
c6b570d9 | 1407 | trace_regmap_hw_write_start(map, reg, 1); |
07c320dc AS |
1408 | |
1409 | ret = map->bus->write(map->bus_context, map->work_buf, | |
1410 | map->format.buf_size); | |
1411 | ||
c6b570d9 | 1412 | trace_regmap_hw_write_done(map, reg, 1); |
07c320dc AS |
1413 | |
1414 | return ret; | |
1415 | } | |
1416 | ||
3ac17037 BB |
1417 | static int _regmap_bus_reg_write(void *context, unsigned int reg, |
1418 | unsigned int val) | |
1419 | { | |
1420 | struct regmap *map = context; | |
1421 | ||
1422 | return map->bus->reg_write(map->bus_context, reg, val); | |
1423 | } | |
1424 | ||
07c320dc AS |
1425 | static int _regmap_bus_raw_write(void *context, unsigned int reg, |
1426 | unsigned int val) | |
1427 | { | |
1428 | struct regmap *map = context; | |
1429 | ||
f1b5c5c3 | 1430 | WARN_ON(!map->bus || !map->format.format_val); |
07c320dc AS |
1431 | |
1432 | map->format.format_val(map->work_buf + map->format.reg_bytes | |
1433 | + map->format.pad_bytes, val, 0); | |
1434 | return _regmap_raw_write(map, reg, | |
1435 | map->work_buf + | |
1436 | map->format.reg_bytes + | |
1437 | map->format.pad_bytes, | |
0a819809 | 1438 | map->format.val_bytes); |
07c320dc AS |
1439 | } |
1440 | ||
d2a5884a AS |
1441 | static inline void *_regmap_map_get_context(struct regmap *map) |
1442 | { | |
1443 | return (map->bus) ? map : map->bus_context; | |
1444 | } | |
1445 | ||
4d2dc095 DP |
1446 | int _regmap_write(struct regmap *map, unsigned int reg, |
1447 | unsigned int val) | |
b83a313b | 1448 | { |
fb2736bb | 1449 | int ret; |
d2a5884a | 1450 | void *context = _regmap_map_get_context(map); |
b83a313b | 1451 | |
515f2261 IN |
1452 | if (!regmap_writeable(map, reg)) |
1453 | return -EIO; | |
1454 | ||
d2a5884a | 1455 | if (!map->cache_bypass && !map->defer_caching) { |
5d1729e7 DP |
1456 | ret = regcache_write(map, reg, val); |
1457 | if (ret != 0) | |
1458 | return ret; | |
8ae0d7e8 MB |
1459 | if (map->cache_only) { |
1460 | map->cache_dirty = true; | |
5d1729e7 | 1461 | return 0; |
8ae0d7e8 | 1462 | } |
5d1729e7 DP |
1463 | } |
1464 | ||
1044c180 | 1465 | #ifdef LOG_DEVICE |
5336be84 | 1466 | if (map->dev && strcmp(dev_name(map->dev), LOG_DEVICE) == 0) |
1044c180 MB |
1467 | dev_info(map->dev, "%x <= %x\n", reg, val); |
1468 | #endif | |
1469 | ||
c6b570d9 | 1470 | trace_regmap_reg_write(map, reg, val); |
fb2736bb | 1471 | |
d2a5884a | 1472 | return map->reg_write(context, reg, val); |
b83a313b MB |
1473 | } |
1474 | ||
1475 | /** | |
1476 | * regmap_write(): Write a value to a single register | |
1477 | * | |
1478 | * @map: Register map to write to | |
1479 | * @reg: Register to write to | |
1480 | * @val: Value to be written | |
1481 | * | |
1482 | * A value of zero will be returned on success, a negative errno will | |
1483 | * be returned in error cases. | |
1484 | */ | |
1485 | int regmap_write(struct regmap *map, unsigned int reg, unsigned int val) | |
1486 | { | |
1487 | int ret; | |
1488 | ||
f01ee60f SW |
1489 | if (reg % map->reg_stride) |
1490 | return -EINVAL; | |
1491 | ||
0d4529c5 | 1492 | map->lock(map->lock_arg); |
b83a313b MB |
1493 | |
1494 | ret = _regmap_write(map, reg, val); | |
1495 | ||
0d4529c5 | 1496 | map->unlock(map->lock_arg); |
b83a313b MB |
1497 | |
1498 | return ret; | |
1499 | } | |
1500 | EXPORT_SYMBOL_GPL(regmap_write); | |
1501 | ||
915f441b MB |
1502 | /** |
1503 | * regmap_write_async(): Write a value to a single register asynchronously | |
1504 | * | |
1505 | * @map: Register map to write to | |
1506 | * @reg: Register to write to | |
1507 | * @val: Value to be written | |
1508 | * | |
1509 | * A value of zero will be returned on success, a negative errno will | |
1510 | * be returned in error cases. | |
1511 | */ | |
1512 | int regmap_write_async(struct regmap *map, unsigned int reg, unsigned int val) | |
1513 | { | |
1514 | int ret; | |
1515 | ||
1516 | if (reg % map->reg_stride) | |
1517 | return -EINVAL; | |
1518 | ||
1519 | map->lock(map->lock_arg); | |
1520 | ||
1521 | map->async = true; | |
1522 | ||
1523 | ret = _regmap_write(map, reg, val); | |
1524 | ||
1525 | map->async = false; | |
1526 | ||
1527 | map->unlock(map->lock_arg); | |
1528 | ||
1529 | return ret; | |
1530 | } | |
1531 | EXPORT_SYMBOL_GPL(regmap_write_async); | |
1532 | ||
b83a313b MB |
1533 | /** |
1534 | * regmap_raw_write(): Write raw values to one or more registers | |
1535 | * | |
1536 | * @map: Register map to write to | |
1537 | * @reg: Initial register to write to | |
1538 | * @val: Block of data to be written, laid out for direct transmission to the | |
1539 | * device | |
1540 | * @val_len: Length of data pointed to by val. | |
1541 | * | |
1542 | * This function is intended to be used for things like firmware | |
1543 | * download where a large block of data needs to be transferred to the | |
1544 | * device. No formatting will be done on the data provided. | |
1545 | * | |
1546 | * A value of zero will be returned on success, a negative errno will | |
1547 | * be returned in error cases. | |
1548 | */ | |
1549 | int regmap_raw_write(struct regmap *map, unsigned int reg, | |
1550 | const void *val, size_t val_len) | |
1551 | { | |
1552 | int ret; | |
1553 | ||
221ad7f2 | 1554 | if (!regmap_can_raw_write(map)) |
d2a5884a | 1555 | return -EINVAL; |
851960ba SW |
1556 | if (val_len % map->format.val_bytes) |
1557 | return -EINVAL; | |
1558 | ||
0d4529c5 | 1559 | map->lock(map->lock_arg); |
b83a313b | 1560 | |
0a819809 | 1561 | ret = _regmap_raw_write(map, reg, val, val_len); |
b83a313b | 1562 | |
0d4529c5 | 1563 | map->unlock(map->lock_arg); |
b83a313b MB |
1564 | |
1565 | return ret; | |
1566 | } | |
1567 | EXPORT_SYMBOL_GPL(regmap_raw_write); | |
1568 | ||
67252287 SK |
1569 | /** |
1570 | * regmap_field_write(): Write a value to a single register field | |
1571 | * | |
1572 | * @field: Register field to write to | |
1573 | * @val: Value to be written | |
1574 | * | |
1575 | * A value of zero will be returned on success, a negative errno will | |
1576 | * be returned in error cases. | |
1577 | */ | |
1578 | int regmap_field_write(struct regmap_field *field, unsigned int val) | |
1579 | { | |
1580 | return regmap_update_bits(field->regmap, field->reg, | |
1581 | field->mask, val << field->shift); | |
1582 | } | |
1583 | EXPORT_SYMBOL_GPL(regmap_field_write); | |
1584 | ||
fdf20029 KM |
1585 | /** |
1586 | * regmap_field_update_bits(): Perform a read/modify/write cycle | |
1587 | * on the register field | |
1588 | * | |
1589 | * @field: Register field to write to | |
1590 | * @mask: Bitmask to change | |
1591 | * @val: Value to be written | |
1592 | * | |
1593 | * A value of zero will be returned on success, a negative errno will | |
1594 | * be returned in error cases. | |
1595 | */ | |
1596 | int regmap_field_update_bits(struct regmap_field *field, unsigned int mask, unsigned int val) | |
1597 | { | |
1598 | mask = (mask << field->shift) & field->mask; | |
1599 | ||
1600 | return regmap_update_bits(field->regmap, field->reg, | |
1601 | mask, val << field->shift); | |
1602 | } | |
1603 | EXPORT_SYMBOL_GPL(regmap_field_update_bits); | |
1604 | ||
a0102375 KM |
1605 | /** |
1606 | * regmap_fields_write(): Write a value to a single register field with port ID | |
1607 | * | |
1608 | * @field: Register field to write to | |
1609 | * @id: port ID | |
1610 | * @val: Value to be written | |
1611 | * | |
1612 | * A value of zero will be returned on success, a negative errno will | |
1613 | * be returned in error cases. | |
1614 | */ | |
1615 | int regmap_fields_write(struct regmap_field *field, unsigned int id, | |
1616 | unsigned int val) | |
1617 | { | |
1618 | if (id >= field->id_size) | |
1619 | return -EINVAL; | |
1620 | ||
1621 | return regmap_update_bits(field->regmap, | |
1622 | field->reg + (field->id_offset * id), | |
1623 | field->mask, val << field->shift); | |
1624 | } | |
1625 | EXPORT_SYMBOL_GPL(regmap_fields_write); | |
1626 | ||
1627 | /** | |
1628 | * regmap_fields_update_bits(): Perform a read/modify/write cycle | |
1629 | * on the register field | |
1630 | * | |
1631 | * @field: Register field to write to | |
1632 | * @id: port ID | |
1633 | * @mask: Bitmask to change | |
1634 | * @val: Value to be written | |
1635 | * | |
1636 | * A value of zero will be returned on success, a negative errno will | |
1637 | * be returned in error cases. | |
1638 | */ | |
1639 | int regmap_fields_update_bits(struct regmap_field *field, unsigned int id, | |
1640 | unsigned int mask, unsigned int val) | |
1641 | { | |
1642 | if (id >= field->id_size) | |
1643 | return -EINVAL; | |
1644 | ||
1645 | mask = (mask << field->shift) & field->mask; | |
1646 | ||
1647 | return regmap_update_bits(field->regmap, | |
1648 | field->reg + (field->id_offset * id), | |
1649 | mask, val << field->shift); | |
1650 | } | |
1651 | EXPORT_SYMBOL_GPL(regmap_fields_update_bits); | |
1652 | ||
8eaeb219 LD |
1653 | /* |
1654 | * regmap_bulk_write(): Write multiple registers to the device | |
1655 | * | |
1656 | * @map: Register map to write to | |
1657 | * @reg: First register to be write from | |
1658 | * @val: Block of data to be written, in native register size for device | |
1659 | * @val_count: Number of registers to write | |
1660 | * | |
1661 | * This function is intended to be used for writing a large block of | |
31b35e9e | 1662 | * data to the device either in single transfer or multiple transfer. |
8eaeb219 LD |
1663 | * |
1664 | * A value of zero will be returned on success, a negative errno will | |
1665 | * be returned in error cases. | |
1666 | */ | |
1667 | int regmap_bulk_write(struct regmap *map, unsigned int reg, const void *val, | |
1668 | size_t val_count) | |
1669 | { | |
1670 | int ret = 0, i; | |
1671 | size_t val_bytes = map->format.val_bytes; | |
8eaeb219 | 1672 | |
f4298360 | 1673 | if (map->bus && !map->format.parse_inplace) |
8eaeb219 | 1674 | return -EINVAL; |
f01ee60f SW |
1675 | if (reg % map->reg_stride) |
1676 | return -EINVAL; | |
8eaeb219 | 1677 | |
f4298360 SB |
1678 | /* |
1679 | * Some devices don't support bulk write, for | |
1680 | * them we have a series of single write operations. | |
1681 | */ | |
1682 | if (!map->bus || map->use_single_rw) { | |
4999e962 | 1683 | map->lock(map->lock_arg); |
f4298360 SB |
1684 | for (i = 0; i < val_count; i++) { |
1685 | unsigned int ival; | |
1686 | ||
1687 | switch (val_bytes) { | |
1688 | case 1: | |
1689 | ival = *(u8 *)(val + (i * val_bytes)); | |
1690 | break; | |
1691 | case 2: | |
1692 | ival = *(u16 *)(val + (i * val_bytes)); | |
1693 | break; | |
1694 | case 4: | |
1695 | ival = *(u32 *)(val + (i * val_bytes)); | |
1696 | break; | |
1697 | #ifdef CONFIG_64BIT | |
1698 | case 8: | |
1699 | ival = *(u64 *)(val + (i * val_bytes)); | |
1700 | break; | |
1701 | #endif | |
1702 | default: | |
1703 | ret = -EINVAL; | |
1704 | goto out; | |
1705 | } | |
8eaeb219 | 1706 | |
f4298360 SB |
1707 | ret = _regmap_write(map, reg + (i * map->reg_stride), |
1708 | ival); | |
1709 | if (ret != 0) | |
1710 | goto out; | |
1711 | } | |
4999e962 TI |
1712 | out: |
1713 | map->unlock(map->lock_arg); | |
8eaeb219 | 1714 | } else { |
f4298360 SB |
1715 | void *wval; |
1716 | ||
d6b41cb0 XL |
1717 | if (!val_count) |
1718 | return -EINVAL; | |
1719 | ||
8eaeb219 LD |
1720 | wval = kmemdup(val, val_count * val_bytes, GFP_KERNEL); |
1721 | if (!wval) { | |
8eaeb219 | 1722 | dev_err(map->dev, "Error in memory allocation\n"); |
4999e962 | 1723 | return -ENOMEM; |
8eaeb219 LD |
1724 | } |
1725 | for (i = 0; i < val_count * val_bytes; i += val_bytes) | |
8a819ff8 | 1726 | map->format.parse_inplace(wval + i); |
f4298360 | 1727 | |
4999e962 | 1728 | map->lock(map->lock_arg); |
0a819809 | 1729 | ret = _regmap_raw_write(map, reg, wval, val_bytes * val_count); |
4999e962 | 1730 | map->unlock(map->lock_arg); |
8eaeb219 | 1731 | |
8eaeb219 | 1732 | kfree(wval); |
f4298360 | 1733 | } |
8eaeb219 LD |
1734 | return ret; |
1735 | } | |
1736 | EXPORT_SYMBOL_GPL(regmap_bulk_write); | |
1737 | ||
e894c3f4 OAO |
1738 | /* |
1739 | * _regmap_raw_multi_reg_write() | |
1740 | * | |
1741 | * the (register,newvalue) pairs in regs have not been formatted, but | |
1742 | * they are all in the same page and have been changed to being page | |
1743 | * relative. The page register has been written if that was neccessary. | |
1744 | */ | |
1745 | static int _regmap_raw_multi_reg_write(struct regmap *map, | |
1746 | const struct reg_default *regs, | |
1747 | size_t num_regs) | |
1748 | { | |
1749 | int ret; | |
1750 | void *buf; | |
1751 | int i; | |
1752 | u8 *u8; | |
1753 | size_t val_bytes = map->format.val_bytes; | |
1754 | size_t reg_bytes = map->format.reg_bytes; | |
1755 | size_t pad_bytes = map->format.pad_bytes; | |
1756 | size_t pair_size = reg_bytes + pad_bytes + val_bytes; | |
1757 | size_t len = pair_size * num_regs; | |
1758 | ||
f5727cd3 XL |
1759 | if (!len) |
1760 | return -EINVAL; | |
1761 | ||
e894c3f4 OAO |
1762 | buf = kzalloc(len, GFP_KERNEL); |
1763 | if (!buf) | |
1764 | return -ENOMEM; | |
1765 | ||
1766 | /* We have to linearise by hand. */ | |
1767 | ||
1768 | u8 = buf; | |
1769 | ||
1770 | for (i = 0; i < num_regs; i++) { | |
1771 | int reg = regs[i].reg; | |
1772 | int val = regs[i].def; | |
c6b570d9 | 1773 | trace_regmap_hw_write_start(map, reg, 1); |
e894c3f4 OAO |
1774 | map->format.format_reg(u8, reg, map->reg_shift); |
1775 | u8 += reg_bytes + pad_bytes; | |
1776 | map->format.format_val(u8, val, 0); | |
1777 | u8 += val_bytes; | |
1778 | } | |
1779 | u8 = buf; | |
1780 | *u8 |= map->write_flag_mask; | |
1781 | ||
1782 | ret = map->bus->write(map->bus_context, buf, len); | |
1783 | ||
1784 | kfree(buf); | |
1785 | ||
1786 | for (i = 0; i < num_regs; i++) { | |
1787 | int reg = regs[i].reg; | |
c6b570d9 | 1788 | trace_regmap_hw_write_done(map, reg, 1); |
e894c3f4 OAO |
1789 | } |
1790 | return ret; | |
1791 | } | |
1792 | ||
1793 | static unsigned int _regmap_register_page(struct regmap *map, | |
1794 | unsigned int reg, | |
1795 | struct regmap_range_node *range) | |
1796 | { | |
1797 | unsigned int win_page = (reg - range->range_min) / range->window_len; | |
1798 | ||
1799 | return win_page; | |
1800 | } | |
1801 | ||
1802 | static int _regmap_range_multi_paged_reg_write(struct regmap *map, | |
1803 | struct reg_default *regs, | |
1804 | size_t num_regs) | |
1805 | { | |
1806 | int ret; | |
1807 | int i, n; | |
1808 | struct reg_default *base; | |
b48d1398 | 1809 | unsigned int this_page = 0; |
e894c3f4 OAO |
1810 | /* |
1811 | * the set of registers are not neccessarily in order, but | |
1812 | * since the order of write must be preserved this algorithm | |
1813 | * chops the set each time the page changes | |
1814 | */ | |
1815 | base = regs; | |
1816 | for (i = 0, n = 0; i < num_regs; i++, n++) { | |
1817 | unsigned int reg = regs[i].reg; | |
1818 | struct regmap_range_node *range; | |
1819 | ||
1820 | range = _regmap_range_lookup(map, reg); | |
1821 | if (range) { | |
1822 | unsigned int win_page = _regmap_register_page(map, reg, | |
1823 | range); | |
1824 | ||
1825 | if (i == 0) | |
1826 | this_page = win_page; | |
1827 | if (win_page != this_page) { | |
1828 | this_page = win_page; | |
1829 | ret = _regmap_raw_multi_reg_write(map, base, n); | |
1830 | if (ret != 0) | |
1831 | return ret; | |
1832 | base += n; | |
1833 | n = 0; | |
1834 | } | |
1835 | ret = _regmap_select_page(map, &base[n].reg, range, 1); | |
1836 | if (ret != 0) | |
1837 | return ret; | |
1838 | } | |
1839 | } | |
1840 | if (n > 0) | |
1841 | return _regmap_raw_multi_reg_write(map, base, n); | |
1842 | return 0; | |
1843 | } | |
1844 | ||
1d5b40bc CK |
1845 | static int _regmap_multi_reg_write(struct regmap *map, |
1846 | const struct reg_default *regs, | |
e894c3f4 | 1847 | size_t num_regs) |
1d5b40bc | 1848 | { |
e894c3f4 OAO |
1849 | int i; |
1850 | int ret; | |
1851 | ||
1852 | if (!map->can_multi_write) { | |
1853 | for (i = 0; i < num_regs; i++) { | |
1854 | ret = _regmap_write(map, regs[i].reg, regs[i].def); | |
1855 | if (ret != 0) | |
1856 | return ret; | |
1857 | } | |
1858 | return 0; | |
1859 | } | |
1860 | ||
1861 | if (!map->format.parse_inplace) | |
1862 | return -EINVAL; | |
1863 | ||
1864 | if (map->writeable_reg) | |
1865 | for (i = 0; i < num_regs; i++) { | |
1866 | int reg = regs[i].reg; | |
1867 | if (!map->writeable_reg(map->dev, reg)) | |
1868 | return -EINVAL; | |
1869 | if (reg % map->reg_stride) | |
1870 | return -EINVAL; | |
1871 | } | |
1872 | ||
1873 | if (!map->cache_bypass) { | |
1874 | for (i = 0; i < num_regs; i++) { | |
1875 | unsigned int val = regs[i].def; | |
1876 | unsigned int reg = regs[i].reg; | |
1877 | ret = regcache_write(map, reg, val); | |
1878 | if (ret) { | |
1879 | dev_err(map->dev, | |
1880 | "Error in caching of register: %x ret: %d\n", | |
1881 | reg, ret); | |
1882 | return ret; | |
1883 | } | |
1884 | } | |
1885 | if (map->cache_only) { | |
1886 | map->cache_dirty = true; | |
1887 | return 0; | |
1888 | } | |
1889 | } | |
1890 | ||
1891 | WARN_ON(!map->bus); | |
1d5b40bc CK |
1892 | |
1893 | for (i = 0; i < num_regs; i++) { | |
e894c3f4 OAO |
1894 | unsigned int reg = regs[i].reg; |
1895 | struct regmap_range_node *range; | |
1896 | range = _regmap_range_lookup(map, reg); | |
1897 | if (range) { | |
1898 | size_t len = sizeof(struct reg_default)*num_regs; | |
1899 | struct reg_default *base = kmemdup(regs, len, | |
1900 | GFP_KERNEL); | |
1901 | if (!base) | |
1902 | return -ENOMEM; | |
1903 | ret = _regmap_range_multi_paged_reg_write(map, base, | |
1904 | num_regs); | |
1905 | kfree(base); | |
1906 | ||
1d5b40bc CK |
1907 | return ret; |
1908 | } | |
1909 | } | |
e894c3f4 | 1910 | return _regmap_raw_multi_reg_write(map, regs, num_regs); |
1d5b40bc CK |
1911 | } |
1912 | ||
e33fabd3 AO |
1913 | /* |
1914 | * regmap_multi_reg_write(): Write multiple registers to the device | |
1915 | * | |
e894c3f4 OAO |
1916 | * where the set of register,value pairs are supplied in any order, |
1917 | * possibly not all in a single range. | |
e33fabd3 AO |
1918 | * |
1919 | * @map: Register map to write to | |
1920 | * @regs: Array of structures containing register,value to be written | |
1921 | * @num_regs: Number of registers to write | |
1922 | * | |
e894c3f4 OAO |
1923 | * The 'normal' block write mode will send ultimately send data on the |
1924 | * target bus as R,V1,V2,V3,..,Vn where successively higer registers are | |
1925 | * addressed. However, this alternative block multi write mode will send | |
1926 | * the data as R1,V1,R2,V2,..,Rn,Vn on the target bus. The target device | |
1927 | * must of course support the mode. | |
e33fabd3 | 1928 | * |
e894c3f4 OAO |
1929 | * A value of zero will be returned on success, a negative errno will be |
1930 | * returned in error cases. | |
e33fabd3 | 1931 | */ |
f7e2cec0 CK |
1932 | int regmap_multi_reg_write(struct regmap *map, const struct reg_default *regs, |
1933 | int num_regs) | |
e33fabd3 | 1934 | { |
1d5b40bc | 1935 | int ret; |
e33fabd3 AO |
1936 | |
1937 | map->lock(map->lock_arg); | |
1938 | ||
1d5b40bc CK |
1939 | ret = _regmap_multi_reg_write(map, regs, num_regs); |
1940 | ||
e33fabd3 AO |
1941 | map->unlock(map->lock_arg); |
1942 | ||
1943 | return ret; | |
1944 | } | |
1945 | EXPORT_SYMBOL_GPL(regmap_multi_reg_write); | |
1946 | ||
1d5b40bc CK |
1947 | /* |
1948 | * regmap_multi_reg_write_bypassed(): Write multiple registers to the | |
1949 | * device but not the cache | |
1950 | * | |
e33fabd3 AO |
1951 | * where the set of register are supplied in any order |
1952 | * | |
1953 | * @map: Register map to write to | |
1954 | * @regs: Array of structures containing register,value to be written | |
1955 | * @num_regs: Number of registers to write | |
1956 | * | |
1957 | * This function is intended to be used for writing a large block of data | |
1958 | * atomically to the device in single transfer for those I2C client devices | |
1959 | * that implement this alternative block write mode. | |
1960 | * | |
1961 | * A value of zero will be returned on success, a negative errno will | |
1962 | * be returned in error cases. | |
1963 | */ | |
1d5b40bc CK |
1964 | int regmap_multi_reg_write_bypassed(struct regmap *map, |
1965 | const struct reg_default *regs, | |
1966 | int num_regs) | |
e33fabd3 | 1967 | { |
1d5b40bc CK |
1968 | int ret; |
1969 | bool bypass; | |
e33fabd3 AO |
1970 | |
1971 | map->lock(map->lock_arg); | |
1972 | ||
1d5b40bc CK |
1973 | bypass = map->cache_bypass; |
1974 | map->cache_bypass = true; | |
1975 | ||
1976 | ret = _regmap_multi_reg_write(map, regs, num_regs); | |
1977 | ||
1978 | map->cache_bypass = bypass; | |
1979 | ||
e33fabd3 AO |
1980 | map->unlock(map->lock_arg); |
1981 | ||
1982 | return ret; | |
1983 | } | |
1d5b40bc | 1984 | EXPORT_SYMBOL_GPL(regmap_multi_reg_write_bypassed); |
e33fabd3 | 1985 | |
0d509f2b MB |
1986 | /** |
1987 | * regmap_raw_write_async(): Write raw values to one or more registers | |
1988 | * asynchronously | |
1989 | * | |
1990 | * @map: Register map to write to | |
1991 | * @reg: Initial register to write to | |
1992 | * @val: Block of data to be written, laid out for direct transmission to the | |
1993 | * device. Must be valid until regmap_async_complete() is called. | |
1994 | * @val_len: Length of data pointed to by val. | |
1995 | * | |
1996 | * This function is intended to be used for things like firmware | |
1997 | * download where a large block of data needs to be transferred to the | |
1998 | * device. No formatting will be done on the data provided. | |
1999 | * | |
2000 | * If supported by the underlying bus the write will be scheduled | |
2001 | * asynchronously, helping maximise I/O speed on higher speed buses | |
2002 | * like SPI. regmap_async_complete() can be called to ensure that all | |
2003 | * asynchrnous writes have been completed. | |
2004 | * | |
2005 | * A value of zero will be returned on success, a negative errno will | |
2006 | * be returned in error cases. | |
2007 | */ | |
2008 | int regmap_raw_write_async(struct regmap *map, unsigned int reg, | |
2009 | const void *val, size_t val_len) | |
2010 | { | |
2011 | int ret; | |
2012 | ||
2013 | if (val_len % map->format.val_bytes) | |
2014 | return -EINVAL; | |
2015 | if (reg % map->reg_stride) | |
2016 | return -EINVAL; | |
2017 | ||
2018 | map->lock(map->lock_arg); | |
2019 | ||
0a819809 MB |
2020 | map->async = true; |
2021 | ||
2022 | ret = _regmap_raw_write(map, reg, val, val_len); | |
2023 | ||
2024 | map->async = false; | |
0d509f2b MB |
2025 | |
2026 | map->unlock(map->lock_arg); | |
2027 | ||
2028 | return ret; | |
2029 | } | |
2030 | EXPORT_SYMBOL_GPL(regmap_raw_write_async); | |
2031 | ||
b83a313b MB |
2032 | static int _regmap_raw_read(struct regmap *map, unsigned int reg, void *val, |
2033 | unsigned int val_len) | |
2034 | { | |
98bc7dfd | 2035 | struct regmap_range_node *range; |
b83a313b MB |
2036 | u8 *u8 = map->work_buf; |
2037 | int ret; | |
2038 | ||
f1b5c5c3 | 2039 | WARN_ON(!map->bus); |
d2a5884a | 2040 | |
98bc7dfd MB |
2041 | range = _regmap_range_lookup(map, reg); |
2042 | if (range) { | |
2043 | ret = _regmap_select_page(map, ®, range, | |
2044 | val_len / map->format.val_bytes); | |
0ff3e62f | 2045 | if (ret != 0) |
98bc7dfd MB |
2046 | return ret; |
2047 | } | |
6863ca62 | 2048 | |
d939fb9a | 2049 | map->format.format_reg(map->work_buf, reg, map->reg_shift); |
b83a313b MB |
2050 | |
2051 | /* | |
6f306441 | 2052 | * Some buses or devices flag reads by setting the high bits in the |
b83a313b MB |
2053 | * register addresss; since it's always the high bits for all |
2054 | * current formats we can do this here rather than in | |
2055 | * formatting. This may break if we get interesting formats. | |
2056 | */ | |
6f306441 | 2057 | u8[0] |= map->read_flag_mask; |
b83a313b | 2058 | |
c6b570d9 | 2059 | trace_regmap_hw_read_start(map, reg, val_len / map->format.val_bytes); |
fb2736bb | 2060 | |
0135bbcc | 2061 | ret = map->bus->read(map->bus_context, map->work_buf, |
82159ba8 | 2062 | map->format.reg_bytes + map->format.pad_bytes, |
40c5cc26 | 2063 | val, val_len); |
b83a313b | 2064 | |
c6b570d9 | 2065 | trace_regmap_hw_read_done(map, reg, val_len / map->format.val_bytes); |
fb2736bb MB |
2066 | |
2067 | return ret; | |
b83a313b MB |
2068 | } |
2069 | ||
3ac17037 BB |
2070 | static int _regmap_bus_reg_read(void *context, unsigned int reg, |
2071 | unsigned int *val) | |
2072 | { | |
2073 | struct regmap *map = context; | |
2074 | ||
2075 | return map->bus->reg_read(map->bus_context, reg, val); | |
2076 | } | |
2077 | ||
ad278406 AS |
2078 | static int _regmap_bus_read(void *context, unsigned int reg, |
2079 | unsigned int *val) | |
2080 | { | |
2081 | int ret; | |
2082 | struct regmap *map = context; | |
2083 | ||
2084 | if (!map->format.parse_val) | |
2085 | return -EINVAL; | |
2086 | ||
2087 | ret = _regmap_raw_read(map, reg, map->work_buf, map->format.val_bytes); | |
2088 | if (ret == 0) | |
2089 | *val = map->format.parse_val(map->work_buf); | |
2090 | ||
2091 | return ret; | |
2092 | } | |
2093 | ||
b83a313b MB |
2094 | static int _regmap_read(struct regmap *map, unsigned int reg, |
2095 | unsigned int *val) | |
2096 | { | |
2097 | int ret; | |
d2a5884a AS |
2098 | void *context = _regmap_map_get_context(map); |
2099 | ||
f1b5c5c3 | 2100 | WARN_ON(!map->reg_read); |
b83a313b | 2101 | |
5d1729e7 DP |
2102 | if (!map->cache_bypass) { |
2103 | ret = regcache_read(map, reg, val); | |
2104 | if (ret == 0) | |
2105 | return 0; | |
2106 | } | |
2107 | ||
2108 | if (map->cache_only) | |
2109 | return -EBUSY; | |
2110 | ||
d4807ad2 MS |
2111 | if (!regmap_readable(map, reg)) |
2112 | return -EIO; | |
2113 | ||
d2a5884a | 2114 | ret = map->reg_read(context, reg, val); |
fb2736bb | 2115 | if (ret == 0) { |
1044c180 | 2116 | #ifdef LOG_DEVICE |
5336be84 | 2117 | if (map->dev && strcmp(dev_name(map->dev), LOG_DEVICE) == 0) |
1044c180 MB |
2118 | dev_info(map->dev, "%x => %x\n", reg, *val); |
2119 | #endif | |
2120 | ||
c6b570d9 | 2121 | trace_regmap_reg_read(map, reg, *val); |
b83a313b | 2122 | |
ad278406 AS |
2123 | if (!map->cache_bypass) |
2124 | regcache_write(map, reg, *val); | |
2125 | } | |
f2985367 | 2126 | |
b83a313b MB |
2127 | return ret; |
2128 | } | |
2129 | ||
2130 | /** | |
2131 | * regmap_read(): Read a value from a single register | |
2132 | * | |
0093380c | 2133 | * @map: Register map to read from |
b83a313b MB |
2134 | * @reg: Register to be read from |
2135 | * @val: Pointer to store read value | |
2136 | * | |
2137 | * A value of zero will be returned on success, a negative errno will | |
2138 | * be returned in error cases. | |
2139 | */ | |
2140 | int regmap_read(struct regmap *map, unsigned int reg, unsigned int *val) | |
2141 | { | |
2142 | int ret; | |
2143 | ||
f01ee60f SW |
2144 | if (reg % map->reg_stride) |
2145 | return -EINVAL; | |
2146 | ||
0d4529c5 | 2147 | map->lock(map->lock_arg); |
b83a313b MB |
2148 | |
2149 | ret = _regmap_read(map, reg, val); | |
2150 | ||
0d4529c5 | 2151 | map->unlock(map->lock_arg); |
b83a313b MB |
2152 | |
2153 | return ret; | |
2154 | } | |
2155 | EXPORT_SYMBOL_GPL(regmap_read); | |
2156 | ||
2157 | /** | |
2158 | * regmap_raw_read(): Read raw data from the device | |
2159 | * | |
0093380c | 2160 | * @map: Register map to read from |
b83a313b MB |
2161 | * @reg: First register to be read from |
2162 | * @val: Pointer to store read value | |
2163 | * @val_len: Size of data to read | |
2164 | * | |
2165 | * A value of zero will be returned on success, a negative errno will | |
2166 | * be returned in error cases. | |
2167 | */ | |
2168 | int regmap_raw_read(struct regmap *map, unsigned int reg, void *val, | |
2169 | size_t val_len) | |
2170 | { | |
b8fb5ab1 MB |
2171 | size_t val_bytes = map->format.val_bytes; |
2172 | size_t val_count = val_len / val_bytes; | |
2173 | unsigned int v; | |
2174 | int ret, i; | |
04e016ad | 2175 | |
d2a5884a AS |
2176 | if (!map->bus) |
2177 | return -EINVAL; | |
851960ba SW |
2178 | if (val_len % map->format.val_bytes) |
2179 | return -EINVAL; | |
f01ee60f SW |
2180 | if (reg % map->reg_stride) |
2181 | return -EINVAL; | |
851960ba | 2182 | |
0d4529c5 | 2183 | map->lock(map->lock_arg); |
b83a313b | 2184 | |
b8fb5ab1 MB |
2185 | if (regmap_volatile_range(map, reg, val_count) || map->cache_bypass || |
2186 | map->cache_type == REGCACHE_NONE) { | |
2187 | /* Physical block read if there's no cache involved */ | |
2188 | ret = _regmap_raw_read(map, reg, val, val_len); | |
2189 | ||
2190 | } else { | |
2191 | /* Otherwise go word by word for the cache; should be low | |
2192 | * cost as we expect to hit the cache. | |
2193 | */ | |
2194 | for (i = 0; i < val_count; i++) { | |
f01ee60f SW |
2195 | ret = _regmap_read(map, reg + (i * map->reg_stride), |
2196 | &v); | |
b8fb5ab1 MB |
2197 | if (ret != 0) |
2198 | goto out; | |
2199 | ||
d939fb9a | 2200 | map->format.format_val(val + (i * val_bytes), v, 0); |
b8fb5ab1 MB |
2201 | } |
2202 | } | |
b83a313b | 2203 | |
b8fb5ab1 | 2204 | out: |
0d4529c5 | 2205 | map->unlock(map->lock_arg); |
b83a313b MB |
2206 | |
2207 | return ret; | |
2208 | } | |
2209 | EXPORT_SYMBOL_GPL(regmap_raw_read); | |
2210 | ||
67252287 SK |
2211 | /** |
2212 | * regmap_field_read(): Read a value to a single register field | |
2213 | * | |
2214 | * @field: Register field to read from | |
2215 | * @val: Pointer to store read value | |
2216 | * | |
2217 | * A value of zero will be returned on success, a negative errno will | |
2218 | * be returned in error cases. | |
2219 | */ | |
2220 | int regmap_field_read(struct regmap_field *field, unsigned int *val) | |
2221 | { | |
2222 | int ret; | |
2223 | unsigned int reg_val; | |
2224 | ret = regmap_read(field->regmap, field->reg, ®_val); | |
2225 | if (ret != 0) | |
2226 | return ret; | |
2227 | ||
2228 | reg_val &= field->mask; | |
2229 | reg_val >>= field->shift; | |
2230 | *val = reg_val; | |
2231 | ||
2232 | return ret; | |
2233 | } | |
2234 | EXPORT_SYMBOL_GPL(regmap_field_read); | |
2235 | ||
a0102375 KM |
2236 | /** |
2237 | * regmap_fields_read(): Read a value to a single register field with port ID | |
2238 | * | |
2239 | * @field: Register field to read from | |
2240 | * @id: port ID | |
2241 | * @val: Pointer to store read value | |
2242 | * | |
2243 | * A value of zero will be returned on success, a negative errno will | |
2244 | * be returned in error cases. | |
2245 | */ | |
2246 | int regmap_fields_read(struct regmap_field *field, unsigned int id, | |
2247 | unsigned int *val) | |
2248 | { | |
2249 | int ret; | |
2250 | unsigned int reg_val; | |
2251 | ||
2252 | if (id >= field->id_size) | |
2253 | return -EINVAL; | |
2254 | ||
2255 | ret = regmap_read(field->regmap, | |
2256 | field->reg + (field->id_offset * id), | |
2257 | ®_val); | |
2258 | if (ret != 0) | |
2259 | return ret; | |
2260 | ||
2261 | reg_val &= field->mask; | |
2262 | reg_val >>= field->shift; | |
2263 | *val = reg_val; | |
2264 | ||
2265 | return ret; | |
2266 | } | |
2267 | EXPORT_SYMBOL_GPL(regmap_fields_read); | |
2268 | ||
b83a313b MB |
2269 | /** |
2270 | * regmap_bulk_read(): Read multiple registers from the device | |
2271 | * | |
0093380c | 2272 | * @map: Register map to read from |
b83a313b MB |
2273 | * @reg: First register to be read from |
2274 | * @val: Pointer to store read value, in native register size for device | |
2275 | * @val_count: Number of registers to read | |
2276 | * | |
2277 | * A value of zero will be returned on success, a negative errno will | |
2278 | * be returned in error cases. | |
2279 | */ | |
2280 | int regmap_bulk_read(struct regmap *map, unsigned int reg, void *val, | |
2281 | size_t val_count) | |
2282 | { | |
2283 | int ret, i; | |
2284 | size_t val_bytes = map->format.val_bytes; | |
82cd9965 | 2285 | bool vol = regmap_volatile_range(map, reg, val_count); |
5d1729e7 | 2286 | |
f01ee60f SW |
2287 | if (reg % map->reg_stride) |
2288 | return -EINVAL; | |
b83a313b | 2289 | |
3b58ee13 | 2290 | if (map->bus && map->format.parse_inplace && (vol || map->cache_type == REGCACHE_NONE)) { |
2e33caf1 AJ |
2291 | /* |
2292 | * Some devices does not support bulk read, for | |
2293 | * them we have a series of single read operations. | |
2294 | */ | |
2295 | if (map->use_single_rw) { | |
2296 | for (i = 0; i < val_count; i++) { | |
2297 | ret = regmap_raw_read(map, | |
2298 | reg + (i * map->reg_stride), | |
2299 | val + (i * val_bytes), | |
2300 | val_bytes); | |
2301 | if (ret != 0) | |
2302 | return ret; | |
2303 | } | |
2304 | } else { | |
2305 | ret = regmap_raw_read(map, reg, val, | |
2306 | val_bytes * val_count); | |
2307 | if (ret != 0) | |
2308 | return ret; | |
2309 | } | |
de2d808f MB |
2310 | |
2311 | for (i = 0; i < val_count * val_bytes; i += val_bytes) | |
8a819ff8 | 2312 | map->format.parse_inplace(val + i); |
de2d808f MB |
2313 | } else { |
2314 | for (i = 0; i < val_count; i++) { | |
6560ffd1 | 2315 | unsigned int ival; |
f01ee60f | 2316 | ret = regmap_read(map, reg + (i * map->reg_stride), |
25061d28 | 2317 | &ival); |
de2d808f MB |
2318 | if (ret != 0) |
2319 | return ret; | |
15b8d2c4 | 2320 | map->format.format_val(val + (i * val_bytes), ival, 0); |
de2d808f MB |
2321 | } |
2322 | } | |
b83a313b MB |
2323 | |
2324 | return 0; | |
2325 | } | |
2326 | EXPORT_SYMBOL_GPL(regmap_bulk_read); | |
2327 | ||
018690d3 MB |
2328 | static int _regmap_update_bits(struct regmap *map, unsigned int reg, |
2329 | unsigned int mask, unsigned int val, | |
7ff0589c | 2330 | bool *change, bool force_write) |
b83a313b MB |
2331 | { |
2332 | int ret; | |
d91e8db2 | 2333 | unsigned int tmp, orig; |
b83a313b | 2334 | |
d91e8db2 | 2335 | ret = _regmap_read(map, reg, &orig); |
b83a313b | 2336 | if (ret != 0) |
fc3ebd78 | 2337 | return ret; |
b83a313b | 2338 | |
d91e8db2 | 2339 | tmp = orig & ~mask; |
b83a313b MB |
2340 | tmp |= val & mask; |
2341 | ||
7ff0589c | 2342 | if (force_write || (tmp != orig)) { |
d91e8db2 | 2343 | ret = _regmap_write(map, reg, tmp); |
e2f74dc6 XL |
2344 | if (change) |
2345 | *change = true; | |
018690d3 | 2346 | } else { |
e2f74dc6 XL |
2347 | if (change) |
2348 | *change = false; | |
018690d3 | 2349 | } |
b83a313b | 2350 | |
b83a313b MB |
2351 | return ret; |
2352 | } | |
018690d3 MB |
2353 | |
2354 | /** | |
2355 | * regmap_update_bits: Perform a read/modify/write cycle on the register map | |
2356 | * | |
2357 | * @map: Register map to update | |
2358 | * @reg: Register to update | |
2359 | * @mask: Bitmask to change | |
2360 | * @val: New value for bitmask | |
2361 | * | |
2362 | * Returns zero for success, a negative number on error. | |
2363 | */ | |
2364 | int regmap_update_bits(struct regmap *map, unsigned int reg, | |
2365 | unsigned int mask, unsigned int val) | |
2366 | { | |
fc3ebd78 KG |
2367 | int ret; |
2368 | ||
0d4529c5 | 2369 | map->lock(map->lock_arg); |
7ff0589c | 2370 | ret = _regmap_update_bits(map, reg, mask, val, NULL, false); |
0d4529c5 | 2371 | map->unlock(map->lock_arg); |
fc3ebd78 KG |
2372 | |
2373 | return ret; | |
018690d3 | 2374 | } |
b83a313b | 2375 | EXPORT_SYMBOL_GPL(regmap_update_bits); |
31244e39 | 2376 | |
fd4b7286 KM |
2377 | /** |
2378 | * regmap_write_bits: Perform a read/modify/write cycle on the register map | |
2379 | * | |
2380 | * @map: Register map to update | |
2381 | * @reg: Register to update | |
2382 | * @mask: Bitmask to change | |
2383 | * @val: New value for bitmask | |
2384 | * | |
2385 | * Returns zero for success, a negative number on error. | |
2386 | */ | |
2387 | int regmap_write_bits(struct regmap *map, unsigned int reg, | |
2388 | unsigned int mask, unsigned int val) | |
2389 | { | |
2390 | int ret; | |
2391 | ||
2392 | map->lock(map->lock_arg); | |
2393 | ret = _regmap_update_bits(map, reg, mask, val, NULL, true); | |
2394 | map->unlock(map->lock_arg); | |
2395 | ||
2396 | return ret; | |
2397 | } | |
2398 | EXPORT_SYMBOL_GPL(regmap_write_bits); | |
2399 | ||
915f441b MB |
2400 | /** |
2401 | * regmap_update_bits_async: Perform a read/modify/write cycle on the register | |
2402 | * map asynchronously | |
2403 | * | |
2404 | * @map: Register map to update | |
2405 | * @reg: Register to update | |
2406 | * @mask: Bitmask to change | |
2407 | * @val: New value for bitmask | |
2408 | * | |
2409 | * With most buses the read must be done synchronously so this is most | |
2410 | * useful for devices with a cache which do not need to interact with | |
2411 | * the hardware to determine the current register value. | |
2412 | * | |
2413 | * Returns zero for success, a negative number on error. | |
2414 | */ | |
2415 | int regmap_update_bits_async(struct regmap *map, unsigned int reg, | |
2416 | unsigned int mask, unsigned int val) | |
2417 | { | |
915f441b MB |
2418 | int ret; |
2419 | ||
2420 | map->lock(map->lock_arg); | |
2421 | ||
2422 | map->async = true; | |
2423 | ||
7ff0589c | 2424 | ret = _regmap_update_bits(map, reg, mask, val, NULL, false); |
915f441b MB |
2425 | |
2426 | map->async = false; | |
2427 | ||
2428 | map->unlock(map->lock_arg); | |
2429 | ||
2430 | return ret; | |
2431 | } | |
2432 | EXPORT_SYMBOL_GPL(regmap_update_bits_async); | |
2433 | ||
018690d3 MB |
2434 | /** |
2435 | * regmap_update_bits_check: Perform a read/modify/write cycle on the | |
2436 | * register map and report if updated | |
2437 | * | |
2438 | * @map: Register map to update | |
2439 | * @reg: Register to update | |
2440 | * @mask: Bitmask to change | |
2441 | * @val: New value for bitmask | |
2442 | * @change: Boolean indicating if a write was done | |
2443 | * | |
2444 | * Returns zero for success, a negative number on error. | |
2445 | */ | |
2446 | int regmap_update_bits_check(struct regmap *map, unsigned int reg, | |
2447 | unsigned int mask, unsigned int val, | |
2448 | bool *change) | |
2449 | { | |
fc3ebd78 KG |
2450 | int ret; |
2451 | ||
0d4529c5 | 2452 | map->lock(map->lock_arg); |
7ff0589c | 2453 | ret = _regmap_update_bits(map, reg, mask, val, change, false); |
0d4529c5 | 2454 | map->unlock(map->lock_arg); |
fc3ebd78 | 2455 | return ret; |
018690d3 MB |
2456 | } |
2457 | EXPORT_SYMBOL_GPL(regmap_update_bits_check); | |
2458 | ||
915f441b MB |
2459 | /** |
2460 | * regmap_update_bits_check_async: Perform a read/modify/write cycle on the | |
2461 | * register map asynchronously and report if | |
2462 | * updated | |
2463 | * | |
2464 | * @map: Register map to update | |
2465 | * @reg: Register to update | |
2466 | * @mask: Bitmask to change | |
2467 | * @val: New value for bitmask | |
2468 | * @change: Boolean indicating if a write was done | |
2469 | * | |
2470 | * With most buses the read must be done synchronously so this is most | |
2471 | * useful for devices with a cache which do not need to interact with | |
2472 | * the hardware to determine the current register value. | |
2473 | * | |
2474 | * Returns zero for success, a negative number on error. | |
2475 | */ | |
2476 | int regmap_update_bits_check_async(struct regmap *map, unsigned int reg, | |
2477 | unsigned int mask, unsigned int val, | |
2478 | bool *change) | |
2479 | { | |
2480 | int ret; | |
2481 | ||
2482 | map->lock(map->lock_arg); | |
2483 | ||
2484 | map->async = true; | |
2485 | ||
7ff0589c | 2486 | ret = _regmap_update_bits(map, reg, mask, val, change, false); |
915f441b MB |
2487 | |
2488 | map->async = false; | |
2489 | ||
2490 | map->unlock(map->lock_arg); | |
2491 | ||
2492 | return ret; | |
2493 | } | |
2494 | EXPORT_SYMBOL_GPL(regmap_update_bits_check_async); | |
2495 | ||
0d509f2b MB |
2496 | void regmap_async_complete_cb(struct regmap_async *async, int ret) |
2497 | { | |
2498 | struct regmap *map = async->map; | |
2499 | bool wake; | |
2500 | ||
c6b570d9 | 2501 | trace_regmap_async_io_complete(map); |
fe7d4ccd | 2502 | |
0d509f2b | 2503 | spin_lock(&map->async_lock); |
7e09a979 | 2504 | list_move(&async->list, &map->async_free); |
0d509f2b MB |
2505 | wake = list_empty(&map->async_list); |
2506 | ||
2507 | if (ret != 0) | |
2508 | map->async_ret = ret; | |
2509 | ||
2510 | spin_unlock(&map->async_lock); | |
2511 | ||
0d509f2b MB |
2512 | if (wake) |
2513 | wake_up(&map->async_waitq); | |
2514 | } | |
f804fb56 | 2515 | EXPORT_SYMBOL_GPL(regmap_async_complete_cb); |
0d509f2b MB |
2516 | |
2517 | static int regmap_async_is_done(struct regmap *map) | |
2518 | { | |
2519 | unsigned long flags; | |
2520 | int ret; | |
2521 | ||
2522 | spin_lock_irqsave(&map->async_lock, flags); | |
2523 | ret = list_empty(&map->async_list); | |
2524 | spin_unlock_irqrestore(&map->async_lock, flags); | |
2525 | ||
2526 | return ret; | |
2527 | } | |
2528 | ||
2529 | /** | |
2530 | * regmap_async_complete: Ensure all asynchronous I/O has completed. | |
2531 | * | |
2532 | * @map: Map to operate on. | |
2533 | * | |
2534 | * Blocks until any pending asynchronous I/O has completed. Returns | |
2535 | * an error code for any failed I/O operations. | |
2536 | */ | |
2537 | int regmap_async_complete(struct regmap *map) | |
2538 | { | |
2539 | unsigned long flags; | |
2540 | int ret; | |
2541 | ||
2542 | /* Nothing to do with no async support */ | |
f2e055e7 | 2543 | if (!map->bus || !map->bus->async_write) |
0d509f2b MB |
2544 | return 0; |
2545 | ||
c6b570d9 | 2546 | trace_regmap_async_complete_start(map); |
fe7d4ccd | 2547 | |
0d509f2b MB |
2548 | wait_event(map->async_waitq, regmap_async_is_done(map)); |
2549 | ||
2550 | spin_lock_irqsave(&map->async_lock, flags); | |
2551 | ret = map->async_ret; | |
2552 | map->async_ret = 0; | |
2553 | spin_unlock_irqrestore(&map->async_lock, flags); | |
2554 | ||
c6b570d9 | 2555 | trace_regmap_async_complete_done(map); |
fe7d4ccd | 2556 | |
0d509f2b MB |
2557 | return ret; |
2558 | } | |
f88948ef | 2559 | EXPORT_SYMBOL_GPL(regmap_async_complete); |
0d509f2b | 2560 | |
22f0d90a MB |
2561 | /** |
2562 | * regmap_register_patch: Register and apply register updates to be applied | |
2563 | * on device initialistion | |
2564 | * | |
2565 | * @map: Register map to apply updates to. | |
2566 | * @regs: Values to update. | |
2567 | * @num_regs: Number of entries in regs. | |
2568 | * | |
2569 | * Register a set of register updates to be applied to the device | |
2570 | * whenever the device registers are synchronised with the cache and | |
2571 | * apply them immediately. Typically this is used to apply | |
2572 | * corrections to be applied to the device defaults on startup, such | |
2573 | * as the updates some vendors provide to undocumented registers. | |
56fb1c74 MB |
2574 | * |
2575 | * The caller must ensure that this function cannot be called | |
2576 | * concurrently with either itself or regcache_sync(). | |
22f0d90a MB |
2577 | */ |
2578 | int regmap_register_patch(struct regmap *map, const struct reg_default *regs, | |
2579 | int num_regs) | |
2580 | { | |
aab13ebc | 2581 | struct reg_default *p; |
6bf13103 | 2582 | int ret; |
22f0d90a MB |
2583 | bool bypass; |
2584 | ||
bd60e381 CZ |
2585 | if (WARN_ONCE(num_regs <= 0, "invalid registers number (%d)\n", |
2586 | num_regs)) | |
2587 | return 0; | |
2588 | ||
aab13ebc MB |
2589 | p = krealloc(map->patch, |
2590 | sizeof(struct reg_default) * (map->patch_regs + num_regs), | |
2591 | GFP_KERNEL); | |
2592 | if (p) { | |
2593 | memcpy(p + map->patch_regs, regs, num_regs * sizeof(*regs)); | |
2594 | map->patch = p; | |
2595 | map->patch_regs += num_regs; | |
22f0d90a | 2596 | } else { |
56fb1c74 | 2597 | return -ENOMEM; |
22f0d90a MB |
2598 | } |
2599 | ||
0d4529c5 | 2600 | map->lock(map->lock_arg); |
22f0d90a MB |
2601 | |
2602 | bypass = map->cache_bypass; | |
2603 | ||
2604 | map->cache_bypass = true; | |
1a25f261 | 2605 | map->async = true; |
22f0d90a | 2606 | |
6bf13103 | 2607 | ret = _regmap_multi_reg_write(map, regs, num_regs); |
22f0d90a | 2608 | |
1a25f261 | 2609 | map->async = false; |
22f0d90a MB |
2610 | map->cache_bypass = bypass; |
2611 | ||
0d4529c5 | 2612 | map->unlock(map->lock_arg); |
22f0d90a | 2613 | |
1a25f261 MB |
2614 | regmap_async_complete(map); |
2615 | ||
22f0d90a MB |
2616 | return ret; |
2617 | } | |
2618 | EXPORT_SYMBOL_GPL(regmap_register_patch); | |
2619 | ||
eae4b51b | 2620 | /* |
a6539c32 MB |
2621 | * regmap_get_val_bytes(): Report the size of a register value |
2622 | * | |
2623 | * Report the size of a register value, mainly intended to for use by | |
2624 | * generic infrastructure built on top of regmap. | |
2625 | */ | |
2626 | int regmap_get_val_bytes(struct regmap *map) | |
2627 | { | |
2628 | if (map->format.format_write) | |
2629 | return -EINVAL; | |
2630 | ||
2631 | return map->format.val_bytes; | |
2632 | } | |
2633 | EXPORT_SYMBOL_GPL(regmap_get_val_bytes); | |
2634 | ||
668abc72 SK |
2635 | /** |
2636 | * regmap_get_max_register(): Report the max register value | |
2637 | * | |
2638 | * Report the max register value, mainly intended to for use by | |
2639 | * generic infrastructure built on top of regmap. | |
2640 | */ | |
2641 | int regmap_get_max_register(struct regmap *map) | |
2642 | { | |
2643 | return map->max_register ? map->max_register : -EINVAL; | |
2644 | } | |
2645 | EXPORT_SYMBOL_GPL(regmap_get_max_register); | |
2646 | ||
a2f776cb SK |
2647 | /** |
2648 | * regmap_get_reg_stride(): Report the register address stride | |
2649 | * | |
2650 | * Report the register address stride, mainly intended to for use by | |
2651 | * generic infrastructure built on top of regmap. | |
2652 | */ | |
2653 | int regmap_get_reg_stride(struct regmap *map) | |
2654 | { | |
2655 | return map->reg_stride; | |
2656 | } | |
2657 | EXPORT_SYMBOL_GPL(regmap_get_reg_stride); | |
2658 | ||
13ff50c8 NC |
2659 | int regmap_parse_val(struct regmap *map, const void *buf, |
2660 | unsigned int *val) | |
2661 | { | |
2662 | if (!map->format.parse_val) | |
2663 | return -EINVAL; | |
2664 | ||
2665 | *val = map->format.parse_val(buf); | |
2666 | ||
2667 | return 0; | |
2668 | } | |
2669 | EXPORT_SYMBOL_GPL(regmap_parse_val); | |
2670 | ||
31244e39 MB |
2671 | static int __init regmap_initcall(void) |
2672 | { | |
2673 | regmap_debugfs_initcall(); | |
2674 | ||
2675 | return 0; | |
2676 | } | |
2677 | postcore_initcall(regmap_initcall); |