]> git.proxmox.com Git - mirror_ubuntu-artful-kernel.git/blame - drivers/block/cciss.c
projects / mirror_ubuntu-artful-kernel.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Merge branch 'for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/viro/vfs
[mirror_ubuntu-artful-kernel.git] / drivers / block / cciss.c
CommitLineData
1da177e4 1/*
bd4f36d6
MM		 2 * Disk Array driver for HP Smart Array controllers.
3 * (C) Copyright 2000, 2007 Hewlett-Packard Development Company, L.P.
1da177e4
LT		 4 *
5 * This program is free software; you can redistribute it and/or modify
6 * it under the terms of the GNU General Public License as published by
bd4f36d6 7 * the Free Software Foundation; version 2 of the License.
1da177e4
LT		 8 *
9 * This program is distributed in the hope that it will be useful,
10 * but WITHOUT ANY WARRANTY; without even the implied warranty of
bd4f36d6
MM		 11 * MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE. See the GNU
12 * General Public License for more details.
1da177e4
LT		 13 *
14 * You should have received a copy of the GNU General Public License
15 * along with this program; if not, write to the Free Software
bd4f36d6
MM		 16 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA
17 * 02111-1307, USA.
1da177e4
LT		 18 *
19 * Questions/Comments/Bugfixes to iss_storagedev@hp.com
20 *
21 */
22
1da177e4
LT		 23#include <linux/module.h>
24#include <linux/interrupt.h>
25#include <linux/types.h>
26#include <linux/pci.h>
19373358 27#include <linux/pci-aspm.h>
1da177e4
LT		 28#include <linux/kernel.h>
29#include <linux/slab.h>
30#include <linux/delay.h>
31#include <linux/major.h>
32#include <linux/fs.h>
33#include <linux/bio.h>
34#include <linux/blkpg.h>
35#include <linux/timer.h>
36#include <linux/proc_fs.h>
89b6e743 37#include <linux/seq_file.h>
7c832835 38#include <linux/init.h>
4d761609 39#include <linux/jiffies.h>
1da177e4
LT		 40#include <linux/hdreg.h>
41#include <linux/spinlock.h>
42#include <linux/compat.h>
b368c9dd 43#include <linux/mutex.h>
1f118bc4 44#include <linux/bitmap.h>
d48c152a 45#include <linux/io.h>
1da177e4 46#include <asm/uaccess.h>
1da177e4 47
eb0df996 48#include <linux/dma-mapping.h>
1da177e4
LT		 49#include <linux/blkdev.h>
50#include <linux/genhd.h>
51#include <linux/completion.h>
d5d3b736 52#include <scsi/scsi.h>
03bbfee5
MMOD		 53#include <scsi/sg.h>
54#include <scsi/scsi_ioctl.h>
55#include <linux/cdrom.h>
231bc2a2 56#include <linux/scatterlist.h>
0a9279cc 57#include <linux/kthread.h>
1da177e4
LT		 58
59#define CCISS_DRIVER_VERSION(maj,min,submin) ((maj<<16)|(min<<8)|(submin))
841fdffd
MM		 60#define DRIVER_NAME "HP CISS Driver (v 3.6.26)"
61#define DRIVER_VERSION CCISS_DRIVER_VERSION(3, 6, 26)
1da177e4
LT		 62
63/* Embedded module documentation macros - see modules.h */
64MODULE_AUTHOR("Hewlett-Packard Company");
24aac480 65MODULE_DESCRIPTION("Driver for HP Smart Array Controllers");
841fdffd
MM		 66MODULE_SUPPORTED_DEVICE("HP Smart Array Controllers");
67MODULE_VERSION("3.6.26");
1da177e4 68MODULE_LICENSE("GPL");
8a4ec67b
SC		 69static int cciss_tape_cmds = 6;
70module_param(cciss_tape_cmds, int, 0644);
71MODULE_PARM_DESC(cciss_tape_cmds,
72 "number of commands to allocate for tape devices (default: 6)");
13049537
JH		 73static int cciss_simple_mode;
74module_param(cciss_simple_mode, int, S_IRUGO|S_IWUSR);
75MODULE_PARM_DESC(cciss_simple_mode,
76 "Use 'simple mode' rather than 'performant mode'");
1da177e4 77
e4292e05
MM		 78static int cciss_allow_hpsa;
79module_param(cciss_allow_hpsa, int, S_IRUGO|S_IWUSR);
80MODULE_PARM_DESC(cciss_allow_hpsa,
81 "Prevent cciss driver from accessing hardware known to be "
82 " supported by the hpsa driver");
83
2a48fc0a 84static DEFINE_MUTEX(cciss_mutex);
bbe425cd 85static struct proc_dir_entry *proc_cciss;
2ec24ff1 86
1da177e4
LT		 87#include "cciss_cmd.h"
88#include "cciss.h"
89#include <linux/cciss_ioctl.h>
90
91/* define the PCI info for the cards we can control */
92static const struct pci_device_id cciss_pci_device_id[] = {
f82ccdb9
BH		 93 {PCI_VENDOR_ID_COMPAQ, PCI_DEVICE_ID_COMPAQ_CISS, 0x0E11, 0x4070},
94 {PCI_VENDOR_ID_COMPAQ, PCI_DEVICE_ID_COMPAQ_CISSB, 0x0E11, 0x4080},
95 {PCI_VENDOR_ID_COMPAQ, PCI_DEVICE_ID_COMPAQ_CISSB, 0x0E11, 0x4082},
96 {PCI_VENDOR_ID_COMPAQ, PCI_DEVICE_ID_COMPAQ_CISSB, 0x0E11, 0x4083},
97 {PCI_VENDOR_ID_COMPAQ, PCI_DEVICE_ID_COMPAQ_CISSC, 0x0E11, 0x4091},
98 {PCI_VENDOR_ID_COMPAQ, PCI_DEVICE_ID_COMPAQ_CISSC, 0x0E11, 0x409A},
99 {PCI_VENDOR_ID_COMPAQ, PCI_DEVICE_ID_COMPAQ_CISSC, 0x0E11, 0x409B},
100 {PCI_VENDOR_ID_COMPAQ, PCI_DEVICE_ID_COMPAQ_CISSC, 0x0E11, 0x409C},
101 {PCI_VENDOR_ID_COMPAQ, PCI_DEVICE_ID_COMPAQ_CISSC, 0x0E11, 0x409D},
102 {PCI_VENDOR_ID_HP, PCI_DEVICE_ID_HP_CISSA, 0x103C, 0x3225},
103 {PCI_VENDOR_ID_HP, PCI_DEVICE_ID_HP_CISSC, 0x103C, 0x3223},
104 {PCI_VENDOR_ID_HP, PCI_DEVICE_ID_HP_CISSC, 0x103C, 0x3234},
105 {PCI_VENDOR_ID_HP, PCI_DEVICE_ID_HP_CISSC, 0x103C, 0x3235},
106 {PCI_VENDOR_ID_HP, PCI_DEVICE_ID_HP_CISSD, 0x103C, 0x3211},
107 {PCI_VENDOR_ID_HP, PCI_DEVICE_ID_HP_CISSD, 0x103C, 0x3212},
108 {PCI_VENDOR_ID_HP, PCI_DEVICE_ID_HP_CISSD, 0x103C, 0x3213},
109 {PCI_VENDOR_ID_HP, PCI_DEVICE_ID_HP_CISSD, 0x103C, 0x3214},
110 {PCI_VENDOR_ID_HP, PCI_DEVICE_ID_HP_CISSD, 0x103C, 0x3215},
de923916 111 {PCI_VENDOR_ID_HP, PCI_DEVICE_ID_HP_CISSC, 0x103C, 0x3237},
9cff3b38 112 {PCI_VENDOR_ID_HP, PCI_DEVICE_ID_HP_CISSC, 0x103C, 0x323D},
1da177e4
LT		 113 {0,}
114};
7c832835 115
1da177e4
LT		 116MODULE_DEVICE_TABLE(pci, cciss_pci_device_id);
117
1da177e4
LT		 118/* board_id = Subsystem Device ID & Vendor ID
119 * product = Marketing Name for the board
7c832835 120 * access = Address of the struct of function pointers
1da177e4
LT		 121 */
122static struct board_type products[] = {
49153998
MM		 123 {0x40700E11, "Smart Array 5300", &SA5_access},
124 {0x40800E11, "Smart Array 5i", &SA5B_access},
125 {0x40820E11, "Smart Array 532", &SA5B_access},
126 {0x40830E11, "Smart Array 5312", &SA5B_access},
127 {0x409A0E11, "Smart Array 641", &SA5_access},
128 {0x409B0E11, "Smart Array 642", &SA5_access},
129 {0x409C0E11, "Smart Array 6400", &SA5_access},
130 {0x409D0E11, "Smart Array 6400 EM", &SA5_access},
131 {0x40910E11, "Smart Array 6i", &SA5_access},
132 {0x3225103C, "Smart Array P600", &SA5_access},
4205df34
SC		 133 {0x3223103C, "Smart Array P800", &SA5_access},
134 {0x3234103C, "Smart Array P400", &SA5_access},
49153998
MM		 135 {0x3235103C, "Smart Array P400i", &SA5_access},
136 {0x3211103C, "Smart Array E200i", &SA5_access},
137 {0x3212103C, "Smart Array E200", &SA5_access},
138 {0x3213103C, "Smart Array E200i", &SA5_access},
139 {0x3214103C, "Smart Array E200i", &SA5_access},
140 {0x3215103C, "Smart Array E200i", &SA5_access},
141 {0x3237103C, "Smart Array E500", &SA5_access},
2ec24ff1
SC		 142 {0x3223103C, "Smart Array P800", &SA5_access},
143 {0x3234103C, "Smart Array P400", &SA5_access},
49153998 144 {0x323D103C, "Smart Array P700m", &SA5_access},
1da177e4
LT		 145};
146
d14c4ab5 147/* How long to wait (in milliseconds) for board to go into simple mode */
7c832835 148#define MAX_CONFIG_WAIT 30000
1da177e4
LT		 149#define MAX_IOCTL_CONFIG_WAIT 1000
150
151/*define how many times we will try a command because of bus resets */
152#define MAX_CMD_RETRIES 3
153
1da177e4
LT		 154#define MAX_CTLR 32
155
156/* Originally cciss driver only supports 8 major numbers */
157#define MAX_CTLR_ORIG 8
158
1da177e4
LT		 159static ctlr_info_t *hba[MAX_CTLR];
160
b368c9dd
AP		 161static struct task_struct *cciss_scan_thread;
162static DEFINE_MUTEX(scan_mutex);
163static LIST_HEAD(scan_q);
164
165125e1 165static void do_cciss_request(struct request_queue *q);
0c2b3908
MM		 166static irqreturn_t do_cciss_intx(int irq, void *dev_id);
167static irqreturn_t do_cciss_msix_intr(int irq, void *dev_id);
ef7822c2 168static int cciss_open(struct block_device *bdev, fmode_t mode);
6e9624b8 169static int cciss_unlocked_open(struct block_device *bdev, fmode_t mode);
db2a144b 170static void cciss_release(struct gendisk *disk, fmode_t mode);
ef7822c2 171static int cciss_ioctl(struct block_device *bdev, fmode_t mode,
7c832835 172 unsigned int cmd, unsigned long arg);
a885c8c4 173static int cciss_getgeo(struct block_device *bdev, struct hd_geometry *geo);
1da177e4 174
1da177e4 175static int cciss_revalidate(struct gendisk *disk);
2d11d993 176static int rebuild_lun_table(ctlr_info_t *h, int first_time, int via_ioctl);
a0ea8622 177static int deregister_disk(ctlr_info_t *h, int drv_index,
2d11d993 178 int clear_all, int via_ioctl);
1da177e4 179
f70dba83 180static void cciss_read_capacity(ctlr_info_t *h, int logvol,
00988a35 181 sector_t *total_size, unsigned int *block_size);
f70dba83 182static void cciss_read_capacity_16(ctlr_info_t *h, int logvol,
00988a35 183 sector_t *total_size, unsigned int *block_size);
f70dba83 184static void cciss_geometry_inquiry(ctlr_info_t *h, int logvol,
7b838bde 185 sector_t total_size,
00988a35 186 unsigned int block_size, InquiryData_struct *inq_buff,
7c832835 187 drive_info_struct *drv);
8d85fce7
GKH		 188static void cciss_interrupt_mode(ctlr_info_t *);
189static int cciss_enter_simple_mode(struct ctlr_info *h);
7c832835 190static void start_io(ctlr_info_t *h);
f70dba83 191static int sendcmd_withirq(ctlr_info_t *h, __u8 cmd, void *buff, size_t size,
b57695fe 192 __u8 page_code, unsigned char scsi3addr[],
193 int cmd_type);
85cc61ae 194static int sendcmd_withirq_core(ctlr_info_t *h, CommandList_struct *c,
195 int attempt_retry);
196static int process_sendcmd_error(ctlr_info_t *h, CommandList_struct *c);
1da177e4 197
d6f4965d 198static int add_to_scan_list(struct ctlr_info *h);
0a9279cc
MM		 199static int scan_thread(void *data);
200static int check_for_unit_attention(ctlr_info_t *h, CommandList_struct *c);
617e1344
SC		 201static void cciss_hba_release(struct device *dev);
202static void cciss_device_release(struct device *dev);
361e9b07 203static void cciss_free_gendisk(ctlr_info_t *h, int drv_index);
9cef0d2f 204static void cciss_free_drive_info(ctlr_info_t *h, int drv_index);
29979a71 205static inline u32 next_command(ctlr_info_t *h);
8d85fce7
GKH		 206static int cciss_find_cfg_addrs(struct pci_dev *pdev, void __iomem *vaddr,
207 u32 *cfg_base_addr, u64 *cfg_base_addr_index,
208 u64 *cfg_offset);
209static int cciss_pci_find_memory_BAR(struct pci_dev *pdev,
210 unsigned long *memory_bar);
16011131 211static inline u32 cciss_tag_discard_error_bits(ctlr_info_t *h, u32 tag);
8d85fce7 212static int write_driver_ver_to_cfgtable(CfgTable_struct __iomem *cfgtable);
33079b21 213
5e216153
MM		 214/* performant mode helper functions */
215static void calc_bucket_map(int *bucket, int num_buckets, int nsgs,
216 int *bucket_map);
217static void cciss_put_controller_into_performant_mode(ctlr_info_t *h);
33079b21 218
1da177e4 219#ifdef CONFIG_PROC_FS
f70dba83 220static void cciss_procinit(ctlr_info_t *h);
1da177e4 221#else
f70dba83 222static void cciss_procinit(ctlr_info_t *h)
7c832835
BH		 223{
224}
225#endif /* CONFIG_PROC_FS */
1da177e4
LT		 226
227#ifdef CONFIG_COMPAT
ef7822c2
AV		 228static int cciss_compat_ioctl(struct block_device *, fmode_t,
229 unsigned, unsigned long);
1da177e4
LT		 230#endif
231
83d5cde4 232static const struct block_device_operations cciss_fops = {
7c832835 233 .owner = THIS_MODULE,
6e9624b8 234 .open = cciss_unlocked_open,
ef7822c2 235 .release = cciss_release,
03f47e88 236 .ioctl = cciss_ioctl,
7c832835 237 .getgeo = cciss_getgeo,
1da177e4 238#ifdef CONFIG_COMPAT
ef7822c2 239 .compat_ioctl = cciss_compat_ioctl,
1da177e4 240#endif
7c832835 241 .revalidate_disk = cciss_revalidate,
1da177e4
LT		 242};
243
5e216153
MM		 244/* set_performant_mode: Modify the tag for cciss performant
245 * set bit 0 for pull model, bits 3-1 for block fetch
246 * register number
247 */
248static void set_performant_mode(ctlr_info_t *h, CommandList_struct *c)
249{
0498cc2a 250 if (likely(h->transMethod & CFGTBL_Trans_Performant))
5e216153
MM		 251 c->busaddr |= 1 | (h->blockFetchTable[c->Header.SGList] << 1);
252}
253
1da177e4
LT		 254/*
255 * Enqueuing and dequeuing functions for cmdlists.
256 */
e6e1ee93 257static inline void addQ(struct list_head *list, CommandList_struct *c)
1da177e4 258{
e6e1ee93 259 list_add_tail(&c->list, list);
1da177e4
LT		 260}
261
8a3173de 262static inline void removeQ(CommandList_struct *c)
1da177e4 263{
b59e64d0
HR		 264 /*
265 * After kexec/dump some commands might still
266 * be in flight, which the firmware will try
267 * to complete. Resetting the firmware doesn't work
268 * with old fw revisions, so we have to mark
269 * them off as 'stale' to prevent the driver from
270 * falling over.
271 */
e6e1ee93 272 if (WARN_ON(list_empty(&c->list))) {
b59e64d0 273 c->cmd_type = CMD_MSG_STALE;
8a3173de 274 return;
b59e64d0 275 }
8a3173de 276
e6e1ee93 277 list_del_init(&c->list);
1da177e4
LT		 278}
279
664a717d
MM		 280static void enqueue_cmd_and_start_io(ctlr_info_t *h,
281 CommandList_struct *c)
282{
283 unsigned long flags;
5e216153 284 set_performant_mode(h, c);
664a717d
MM		 285 spin_lock_irqsave(&h->lock, flags);
286 addQ(&h->reqQ, c);
287 h->Qdepth++;
2a643ec6
SC		 288 if (h->Qdepth > h->maxQsinceinit)
289 h->maxQsinceinit = h->Qdepth;
664a717d
MM		 290 start_io(h);
291 spin_unlock_irqrestore(&h->lock, flags);
292}
293
dccc9b56 294static void cciss_free_sg_chain_blocks(SGDescriptor_struct **cmd_sg_list,
49fc5601
SC		 295 int nr_cmds)
296{
297 int i;
298
299 if (!cmd_sg_list)
300 return;
301 for (i = 0; i < nr_cmds; i++) {
dccc9b56
SC		 302 kfree(cmd_sg_list[i]);
303 cmd_sg_list[i] = NULL;
49fc5601
SC		 304 }
305 kfree(cmd_sg_list);
306}
307
dccc9b56
SC		 308static SGDescriptor_struct **cciss_allocate_sg_chain_blocks(
309 ctlr_info_t *h, int chainsize, int nr_cmds)
49fc5601
SC		 310{
311 int j;
dccc9b56 312 SGDescriptor_struct **cmd_sg_list;
49fc5601
SC		 313
314 if (chainsize <= 0)
315 return NULL;
316
317 cmd_sg_list = kmalloc(sizeof(*cmd_sg_list) * nr_cmds, GFP_KERNEL);
318 if (!cmd_sg_list)
319 return NULL;
320
321 /* Build up chain blocks for each command */
322 for (j = 0; j < nr_cmds; j++) {
49fc5601 323 /* Need a block of chainsized s/g elements. */
dccc9b56
SC		 324 cmd_sg_list[j] = kmalloc((chainsize *
325 sizeof(*cmd_sg_list[j])), GFP_KERNEL);
326 if (!cmd_sg_list[j]) {
49fc5601
SC		 327 dev_err(&h->pdev->dev, "Cannot get memory "
328 "for s/g chains.\n");
329 goto clean;
330 }
331 }
332 return cmd_sg_list;
333clean:
334 cciss_free_sg_chain_blocks(cmd_sg_list, nr_cmds);
335 return NULL;
336}
337
d45033ef
SC		 338static void cciss_unmap_sg_chain_block(ctlr_info_t *h, CommandList_struct *c)
339{
340 SGDescriptor_struct *chain_sg;
341 u64bit temp64;
342
343 if (c->Header.SGTotal <= h->max_cmd_sgentries)
344 return;
345
346 chain_sg = &c->SG[h->max_cmd_sgentries - 1];
347 temp64.val32.lower = chain_sg->Addr.lower;
348 temp64.val32.upper = chain_sg->Addr.upper;
349 pci_unmap_single(h->pdev, temp64.val, chain_sg->Len, PCI_DMA_TODEVICE);
350}
351
352static void cciss_map_sg_chain_block(ctlr_info_t *h, CommandList_struct *c,
353 SGDescriptor_struct *chain_block, int len)
354{
355 SGDescriptor_struct *chain_sg;
356 u64bit temp64;
357
358 chain_sg = &c->SG[h->max_cmd_sgentries - 1];
359 chain_sg->Ext = CCISS_SG_CHAIN;
360 chain_sg->Len = len;
361 temp64.val = pci_map_single(h->pdev, chain_block, len,
362 PCI_DMA_TODEVICE);
363 chain_sg->Addr.lower = temp64.val32.lower;
364 chain_sg->Addr.upper = temp64.val32.upper;
365}
366
1da177e4
LT		 367#include "cciss_scsi.c" /* For SCSI tape support */
368
1e6f2dc1
AB		 369static const char *raid_label[] = { "0", "4", "1(1+0)", "5", "5+1", "ADG",
370 "UNKNOWN"
371};
0e4a9d03 372#define RAID_UNKNOWN (ARRAY_SIZE(raid_label)-1)
0f5486ec 373
1da177e4
LT		 374#ifdef CONFIG_PROC_FS
375
376/*
377 * Report information about this controller.
378 */
379#define ENG_GIG 1000000000
380#define ENG_GIG_FACTOR (ENG_GIG/512)
89b6e743 381#define ENGAGE_SCSI "engage scsi"
1da177e4 382
89b6e743 383static void cciss_seq_show_header(struct seq_file *seq)
1da177e4 384{
89b6e743
MM		 385 ctlr_info_t *h = seq->private;
386
387 seq_printf(seq, "%s: HP %s Controller\n"
388 "Board ID: 0x%08lx\n"
389 "Firmware Version: %c%c%c%c\n"
390 "IRQ: %d\n"
391 "Logical drives: %d\n"
392 "Current Q depth: %d\n"
393 "Current # commands on controller: %d\n"
394 "Max Q depth since init: %d\n"
395 "Max # commands on controller since init: %d\n"
396 "Max SG entries since init: %d\n",
397 h->devname,
398 h->product_name,
399 (unsigned long)h->board_id,
400 h->firm_ver[0], h->firm_ver[1], h->firm_ver[2],
13049537 401 h->firm_ver[3], (unsigned int)h->intr[h->intr_mode],
89b6e743
MM		 402 h->num_luns,
403 h->Qdepth, h->commands_outstanding,
404 h->maxQsinceinit, h->max_outstanding, h->maxSG);
405
406#ifdef CONFIG_CISS_SCSI_TAPE
f70dba83 407 cciss_seq_tape_report(seq, h);
89b6e743
MM		 408#endif /* CONFIG_CISS_SCSI_TAPE */
409}
1da177e4 410
89b6e743
MM		 411static void *cciss_seq_start(struct seq_file *seq, loff_t *pos)
412{
413 ctlr_info_t *h = seq->private;
89b6e743 414 unsigned long flags;
1da177e4
LT		 415
416 /* prevent displaying bogus info during configuration
417 * or deconfiguration of a logical volume
418 */
f70dba83 419 spin_lock_irqsave(&h->lock, flags);
1da177e4 420 if (h->busy_configuring) {
f70dba83 421 spin_unlock_irqrestore(&h->lock, flags);
89b6e743 422 return ERR_PTR(-EBUSY);
1da177e4
LT		 423 }
424 h->busy_configuring = 1;
f70dba83 425 spin_unlock_irqrestore(&h->lock, flags);
1da177e4 426
89b6e743
MM		 427 if (*pos == 0)
428 cciss_seq_show_header(seq);
429
430 return pos;
431}
432
433static int cciss_seq_show(struct seq_file *seq, void *v)
434{
435 sector_t vol_sz, vol_sz_frac;
436 ctlr_info_t *h = seq->private;
437 unsigned ctlr = h->ctlr;
438 loff_t *pos = v;
9cef0d2f 439 drive_info_struct *drv = h->drv[*pos];
89b6e743
MM		 440
441 if (*pos > h->highest_lun)
442 return 0;
443
531c2dc7
SC		 444 if (drv == NULL) /* it's possible for h->drv[] to have holes. */
445 return 0;
446
89b6e743
MM		 447 if (drv->heads == 0)
448 return 0;
449
450 vol_sz = drv->nr_blocks;
451 vol_sz_frac = sector_div(vol_sz, ENG_GIG_FACTOR);
452 vol_sz_frac *= 100;
453 sector_div(vol_sz_frac, ENG_GIG_FACTOR);
454
fa52bec9 455 if (drv->raid_level < 0 || drv->raid_level > RAID_UNKNOWN)
89b6e743
MM		 456 drv->raid_level = RAID_UNKNOWN;
457 seq_printf(seq, "cciss/c%dd%d:"
458 "\t%4u.%02uGB\tRAID %s\n",
459 ctlr, (int) *pos, (int)vol_sz, (int)vol_sz_frac,
460 raid_label[drv->raid_level]);
461 return 0;
462}
463
464static void *cciss_seq_next(struct seq_file *seq, void *v, loff_t *pos)
465{
466 ctlr_info_t *h = seq->private;
467
468 if (*pos > h->highest_lun)
469 return NULL;
470 *pos += 1;
471
472 return pos;
473}
474
475static void cciss_seq_stop(struct seq_file *seq, void *v)
476{
477 ctlr_info_t *h = seq->private;
478
479 /* Only reset h->busy_configuring if we succeeded in setting
480 * it during cciss_seq_start. */
481 if (v == ERR_PTR(-EBUSY))
482 return;
7c832835 483
1da177e4 484 h->busy_configuring = 0;
1da177e4
LT		 485}
486
88e9d34c 487static const struct seq_operations cciss_seq_ops = {
89b6e743
MM		 488 .start = cciss_seq_start,
489 .show = cciss_seq_show,
490 .next = cciss_seq_next,
491 .stop = cciss_seq_stop,
492};
493
494static int cciss_seq_open(struct inode *inode, struct file *file)
495{
496 int ret = seq_open(file, &cciss_seq_ops);
497 struct seq_file *seq = file->private_data;
498
499 if (!ret)
d9dda78b 500 seq->private = PDE_DATA(inode);
89b6e743
MM		 501
502 return ret;
503}
504
505static ssize_t
506cciss_proc_write(struct file *file, const char __user *buf,
507 size_t length, loff_t *ppos)
1da177e4 508{
89b6e743
MM		 509 int err;
510 char *buffer;
511
512#ifndef CONFIG_CISS_SCSI_TAPE
513 return -EINVAL;
1da177e4
LT		 514#endif
515
89b6e743 516 if (!buf || length > PAGE_SIZE - 1)
7c832835 517 return -EINVAL;
89b6e743
MM		 518
519 buffer = (char *)__get_free_page(GFP_KERNEL);
520 if (!buffer)
521 return -ENOMEM;
522
523 err = -EFAULT;
524 if (copy_from_user(buffer, buf, length))
525 goto out;
526 buffer[length] = '\0';
527
528#ifdef CONFIG_CISS_SCSI_TAPE
529 if (strncmp(ENGAGE_SCSI, buffer, sizeof ENGAGE_SCSI - 1) == 0) {
530 struct seq_file *seq = file->private_data;
531 ctlr_info_t *h = seq->private;
89b6e743 532
f70dba83 533 err = cciss_engage_scsi(h);
8721c81f 534 if (err == 0)
89b6e743
MM		 535 err = length;
536 } else
537#endif /* CONFIG_CISS_SCSI_TAPE */
538 err = -EINVAL;
7c832835
BH		 539 /* might be nice to have "disengage" too, but it's not
540 safely possible. (only 1 module use count, lock issues.) */
89b6e743
MM		 541
542out:
543 free_page((unsigned long)buffer);
544 return err;
1da177e4
LT		 545}
546
828c0950 547static const struct file_operations cciss_proc_fops = {
89b6e743
MM		 548 .owner = THIS_MODULE,
549 .open = cciss_seq_open,
550 .read = seq_read,
551 .llseek = seq_lseek,
552 .release = seq_release,
553 .write = cciss_proc_write,
554};
555
8d85fce7 556static void cciss_procinit(ctlr_info_t *h)
1da177e4
LT		 557{
558 struct proc_dir_entry *pde;
559
89b6e743 560 if (proc_cciss == NULL)
928b4d8c 561 proc_cciss = proc_mkdir("driver/cciss", NULL);
89b6e743
MM		 562 if (!proc_cciss)
563 return;
f70dba83 564 pde = proc_create_data(h->devname, S_IWUSR | S_IRUSR | S_IRGRP |
89b6e743 565 S_IROTH, proc_cciss,
f70dba83 566 &cciss_proc_fops, h);
1da177e4 567}
7c832835 568#endif /* CONFIG_PROC_FS */
1da177e4 569
7fe06326
AP		 570#define MAX_PRODUCT_NAME_LEN 19
571
572#define to_hba(n) container_of(n, struct ctlr_info, dev)
573#define to_drv(n) container_of(n, drive_info_struct, dev)
574
ec52d5f1 575/* List of controllers which cannot be hard reset on kexec with reset_devices */
957c2ec5
SC		 576static u32 unresettable_controller[] = {
577 0x324a103C, /* Smart Array P712m */
578 0x324b103C, /* SmartArray P711m */
579 0x3223103C, /* Smart Array P800 */
580 0x3234103C, /* Smart Array P400 */
581 0x3235103C, /* Smart Array P400i */
582 0x3211103C, /* Smart Array E200i */
583 0x3212103C, /* Smart Array E200 */
584 0x3213103C, /* Smart Array E200i */
585 0x3214103C, /* Smart Array E200i */
586 0x3215103C, /* Smart Array E200i */
587 0x3237103C, /* Smart Array E500 */
588 0x323D103C, /* Smart Array P700m */
589 0x409C0E11, /* Smart Array 6400 */
590 0x409D0E11, /* Smart Array 6400 EM */
591};
592
ec52d5f1
SC		 593/* List of controllers which cannot even be soft reset */
594static u32 soft_unresettable_controller[] = {
595 0x409C0E11, /* Smart Array 6400 */
596 0x409D0E11, /* Smart Array 6400 EM */
597};
598
599static int ctlr_is_hard_resettable(u32 board_id)
957c2ec5
SC		 600{
601 int i;
602
603 for (i = 0; i < ARRAY_SIZE(unresettable_controller); i++)
ec52d5f1 604 if (unresettable_controller[i] == board_id)
957c2ec5
SC		 605 return 0;
606 return 1;
607}
608
ec52d5f1
SC		 609static int ctlr_is_soft_resettable(u32 board_id)
610{
611 int i;
612
613 for (i = 0; i < ARRAY_SIZE(soft_unresettable_controller); i++)
614 if (soft_unresettable_controller[i] == board_id)
615 return 0;
616 return 1;
617}
618
619static int ctlr_is_resettable(u32 board_id)
620{
621 return ctlr_is_hard_resettable(board_id) ||
622 ctlr_is_soft_resettable(board_id);
623}
624
957c2ec5
SC		 625static ssize_t host_show_resettable(struct device *dev,
626 struct device_attribute *attr,
627 char *buf)
628{
629 struct ctlr_info *h = to_hba(dev);
630
ec52d5f1 631 return snprintf(buf, 20, "%d\n", ctlr_is_resettable(h->board_id));
957c2ec5
SC		 632}
633static DEVICE_ATTR(resettable, S_IRUGO, host_show_resettable, NULL);
634
d6f4965d
AP		 635static ssize_t host_store_rescan(struct device *dev,
636 struct device_attribute *attr,
637 const char *buf, size_t count)
638{
639 struct ctlr_info *h = to_hba(dev);
640
641 add_to_scan_list(h);
642 wake_up_process(cciss_scan_thread);
643 wait_for_completion_interruptible(&h->scan_wait);
644
645 return count;
646}
8ba95c69 647static DEVICE_ATTR(rescan, S_IWUSR, NULL, host_store_rescan);
7fe06326 648
f963d270
JH		 649static ssize_t host_show_transport_mode(struct device *dev,
650 struct device_attribute *attr,
651 char *buf)
652{
653 struct ctlr_info *h = to_hba(dev);
654
655 return snprintf(buf, 20, "%s\n",
656 h->transMethod & CFGTBL_Trans_Performant ?
657 "performant" : "simple");
658}
659static DEVICE_ATTR(transport_mode, S_IRUGO, host_show_transport_mode, NULL);
660
7fe06326
AP		 661static ssize_t dev_show_unique_id(struct device *dev,
662 struct device_attribute *attr,
663 char *buf)
664{
665 drive_info_struct *drv = to_drv(dev);
666 struct ctlr_info *h = to_hba(drv->dev.parent);
667 __u8 sn[16];
668 unsigned long flags;
669 int ret = 0;
670
f70dba83 671 spin_lock_irqsave(&h->lock, flags);
7fe06326
AP		 672 if (h->busy_configuring)
673 ret = -EBUSY;
674 else
675 memcpy(sn, drv->serial_no, sizeof(sn));
f70dba83 676 spin_unlock_irqrestore(&h->lock, flags);
7fe06326
AP		 677
678 if (ret)
679 return ret;
680 else
681 return snprintf(buf, 16 * 2 + 2,
682 "%02X%02X%02X%02X%02X%02X%02X%02X"
683 "%02X%02X%02X%02X%02X%02X%02X%02X\n",
684 sn[0], sn[1], sn[2], sn[3],
685 sn[4], sn[5], sn[6], sn[7],
686 sn[8], sn[9], sn[10], sn[11],
687 sn[12], sn[13], sn[14], sn[15]);
688}
8ba95c69 689static DEVICE_ATTR(unique_id, S_IRUGO, dev_show_unique_id, NULL);
7fe06326
AP		 690
691static ssize_t dev_show_vendor(struct device *dev,
692 struct device_attribute *attr,
693 char *buf)
694{
695 drive_info_struct *drv = to_drv(dev);
696 struct ctlr_info *h = to_hba(drv->dev.parent);
697 char vendor[VENDOR_LEN + 1];
698 unsigned long flags;
699 int ret = 0;
700
f70dba83 701 spin_lock_irqsave(&h->lock, flags);
7fe06326
AP		 702 if (h->busy_configuring)
703 ret = -EBUSY;
704 else
705 memcpy(vendor, drv->vendor, VENDOR_LEN + 1);
f70dba83 706 spin_unlock_irqrestore(&h->lock, flags);
7fe06326
AP		 707
708 if (ret)
709 return ret;
710 else
711 return snprintf(buf, sizeof(vendor) + 1, "%s\n", drv->vendor);
712}
8ba95c69 713static DEVICE_ATTR(vendor, S_IRUGO, dev_show_vendor, NULL);
7fe06326
AP		 714
715static ssize_t dev_show_model(struct device *dev,
716 struct device_attribute *attr,
717 char *buf)
718{
719 drive_info_struct *drv = to_drv(dev);
720 struct ctlr_info *h = to_hba(drv->dev.parent);
721 char model[MODEL_LEN + 1];
722 unsigned long flags;
723 int ret = 0;
724
f70dba83 725 spin_lock_irqsave(&h->lock, flags);
7fe06326
AP		 726 if (h->busy_configuring)
727 ret = -EBUSY;
728 else
729 memcpy(model, drv->model, MODEL_LEN + 1);
f70dba83 730 spin_unlock_irqrestore(&h->lock, flags);
7fe06326
AP		 731
732 if (ret)
733 return ret;
734 else
735 return snprintf(buf, sizeof(model) + 1, "%s\n", drv->model);
736}
8ba95c69 737static DEVICE_ATTR(model, S_IRUGO, dev_show_model, NULL);
7fe06326
AP		 738
739static ssize_t dev_show_rev(struct device *dev,
740 struct device_attribute *attr,
741 char *buf)
742{
743 drive_info_struct *drv = to_drv(dev);
744 struct ctlr_info *h = to_hba(drv->dev.parent);
745 char rev[REV_LEN + 1];
746 unsigned long flags;
747 int ret = 0;
748
f70dba83 749 spin_lock_irqsave(&h->lock, flags);
7fe06326
AP		 750 if (h->busy_configuring)
751 ret = -EBUSY;
752 else
753 memcpy(rev, drv->rev, REV_LEN + 1);
f70dba83 754 spin_unlock_irqrestore(&h->lock, flags);
7fe06326
AP		 755
756 if (ret)
757 return ret;
758 else
759 return snprintf(buf, sizeof(rev) + 1, "%s\n", drv->rev);
760}
8ba95c69 761static DEVICE_ATTR(rev, S_IRUGO, dev_show_rev, NULL);
7fe06326 762
ce84a8ae
SC		 763static ssize_t cciss_show_lunid(struct device *dev,
764 struct device_attribute *attr, char *buf)
765{
9cef0d2f
SC		 766 drive_info_struct *drv = to_drv(dev);
767 struct ctlr_info *h = to_hba(drv->dev.parent);
ce84a8ae
SC		 768 unsigned long flags;
769 unsigned char lunid[8];
770
f70dba83 771 spin_lock_irqsave(&h->lock, flags);
ce84a8ae 772 if (h->busy_configuring) {
f70dba83 773 spin_unlock_irqrestore(&h->lock, flags);
ce84a8ae
SC		 774 return -EBUSY;
775 }
776 if (!drv->heads) {
f70dba83 777 spin_unlock_irqrestore(&h->lock, flags);
ce84a8ae
SC		 778 return -ENOTTY;
779 }
780 memcpy(lunid, drv->LunID, sizeof(lunid));
f70dba83 781 spin_unlock_irqrestore(&h->lock, flags);
ce84a8ae
SC		 782 return snprintf(buf, 20, "0x%02x%02x%02x%02x%02x%02x%02x%02x\n",
783 lunid[0], lunid[1], lunid[2], lunid[3],
784 lunid[4], lunid[5], lunid[6], lunid[7]);
785}
8ba95c69 786static DEVICE_ATTR(lunid, S_IRUGO, cciss_show_lunid, NULL);
ce84a8ae 787
3ff1111d
SC		 788static ssize_t cciss_show_raid_level(struct device *dev,
789 struct device_attribute *attr, char *buf)
790{
9cef0d2f
SC		 791 drive_info_struct *drv = to_drv(dev);
792 struct ctlr_info *h = to_hba(drv->dev.parent);
3ff1111d
SC		 793 int raid;
794 unsigned long flags;
795
f70dba83 796 spin_lock_irqsave(&h->lock, flags);
3ff1111d 797 if (h->busy_configuring) {
f70dba83 798 spin_unlock_irqrestore(&h->lock, flags);
3ff1111d
SC		 799 return -EBUSY;
800 }
801 raid = drv->raid_level;
f70dba83 802 spin_unlock_irqrestore(&h->lock, flags);
3ff1111d
SC		 803 if (raid < 0 || raid > RAID_UNKNOWN)
804 raid = RAID_UNKNOWN;
805
806 return snprintf(buf, strlen(raid_label[raid]) + 7, "RAID %s\n",
807 raid_label[raid]);
808}
8ba95c69 809static DEVICE_ATTR(raid_level, S_IRUGO, cciss_show_raid_level, NULL);
3ff1111d 810
e272afec
SC		 811static ssize_t cciss_show_usage_count(struct device *dev,
812 struct device_attribute *attr, char *buf)
813{
9cef0d2f
SC		 814 drive_info_struct *drv = to_drv(dev);
815 struct ctlr_info *h = to_hba(drv->dev.parent);
e272afec
SC		 816 unsigned long flags;
817 int count;
818
f70dba83 819 spin_lock_irqsave(&h->lock, flags);
e272afec 820 if (h->busy_configuring) {
f70dba83 821 spin_unlock_irqrestore(&h->lock, flags);
e272afec
SC		 822 return -EBUSY;
823 }
824 count = drv->usage_count;
f70dba83 825 spin_unlock_irqrestore(&h->lock, flags);
e272afec
SC		 826 return snprintf(buf, 20, "%d\n", count);
827}
8ba95c69 828static DEVICE_ATTR(usage_count, S_IRUGO, cciss_show_usage_count, NULL);
e272afec 829
d6f4965d
AP		 830static struct attribute *cciss_host_attrs[] = {
831 &dev_attr_rescan.attr,
957c2ec5 832 &dev_attr_resettable.attr,
f963d270 833 &dev_attr_transport_mode.attr,
d6f4965d
AP		 834 NULL
835};
836
837static struct attribute_group cciss_host_attr_group = {
838 .attrs = cciss_host_attrs,
839};
840
9f792d9f 841static const struct attribute_group *cciss_host_attr_groups[] = {
d6f4965d
AP		 842 &cciss_host_attr_group,
843 NULL
844};
845
846static struct device_type cciss_host_type = {
847 .name = "cciss_host",
848 .groups = cciss_host_attr_groups,
617e1344 849 .release = cciss_hba_release,
d6f4965d
AP		 850};
851
7fe06326
AP		 852static struct attribute *cciss_dev_attrs[] = {
853 &dev_attr_unique_id.attr,
854 &dev_attr_model.attr,
855 &dev_attr_vendor.attr,
856 &dev_attr_rev.attr,
ce84a8ae 857 &dev_attr_lunid.attr,
3ff1111d 858 &dev_attr_raid_level.attr,
e272afec 859 &dev_attr_usage_count.attr,
7fe06326
AP		 860 NULL
861};
862
863static struct attribute_group cciss_dev_attr_group = {
864 .attrs = cciss_dev_attrs,
865};
866
a4dbd674 867static const struct attribute_group *cciss_dev_attr_groups[] = {
7fe06326
AP		 868 &cciss_dev_attr_group,
869 NULL
870};
871
872static struct device_type cciss_dev_type = {
873 .name = "cciss_device",
874 .groups = cciss_dev_attr_groups,
617e1344 875 .release = cciss_device_release,
7fe06326
AP		 876};
877
878static struct bus_type cciss_bus_type = {
879 .name = "cciss",
880};
881
617e1344
SC		 882/*
883 * cciss_hba_release is called when the reference count
884 * of h->dev goes to zero.
885 */
886static void cciss_hba_release(struct device *dev)
887{
888 /*
889 * nothing to do, but need this to avoid a warning
890 * about not having a release handler from lib/kref.c.
891 */
892}
7fe06326
AP		 893
894/*
895 * Initialize sysfs entry for each controller. This sets up and registers
896 * the 'cciss#' directory for each individual controller under
897 * /sys/bus/pci/devices/<dev>/.
898 */
899static int cciss_create_hba_sysfs_entry(struct ctlr_info *h)
900{
901 device_initialize(&h->dev);
902 h->dev.type = &cciss_host_type;
903 h->dev.bus = &cciss_bus_type;
904 dev_set_name(&h->dev, "%s", h->devname);
905 h->dev.parent = &h->pdev->dev;
906
907 return device_add(&h->dev);
908}
909
910/*
911 * Remove sysfs entries for an hba.
912 */
913static void cciss_destroy_hba_sysfs_entry(struct ctlr_info *h)
914{
915 device_del(&h->dev);
617e1344
SC		 916 put_device(&h->dev); /* final put. */
917}
918
919/* cciss_device_release is called when the reference count
9cef0d2f 920 * of h->drv[x]dev goes to zero.
617e1344
SC		 921 */
922static void cciss_device_release(struct device *dev)
923{
9cef0d2f
SC		 924 drive_info_struct *drv = to_drv(dev);
925 kfree(drv);
7fe06326
AP		 926}
927
928/*
929 * Initialize sysfs for each logical drive. This sets up and registers
930 * the 'c#d#' directory for each individual logical drive under
931 * /sys/bus/pci/devices/<dev/ccis#/. We also create a link from
932 * /sys/block/cciss!c#d# to this entry.
933 */
617e1344 934static long cciss_create_ld_sysfs_entry(struct ctlr_info *h,
7fe06326
AP		 935 int drv_index)
936{
617e1344
SC		 937 struct device *dev;
938
9cef0d2f 939 if (h->drv[drv_index]->device_initialized)
8ce51966
SC		 940 return 0;
941
9cef0d2f 942 dev = &h->drv[drv_index]->dev;
617e1344
SC		 943 device_initialize(dev);
944 dev->type = &cciss_dev_type;
945 dev->bus = &cciss_bus_type;
946 dev_set_name(dev, "c%dd%d", h->ctlr, drv_index);
947 dev->parent = &h->dev;
9cef0d2f 948 h->drv[drv_index]->device_initialized = 1;
617e1344 949 return device_add(dev);
7fe06326
AP		 950}
951
952/*
953 * Remove sysfs entries for a logical drive.
954 */
8ce51966
SC		 955static void cciss_destroy_ld_sysfs_entry(struct ctlr_info *h, int drv_index,
956 int ctlr_exiting)
7fe06326 957{
9cef0d2f 958 struct device *dev = &h->drv[drv_index]->dev;
8ce51966
SC		 959
960 /* special case for c*d0, we only destroy it on controller exit */
961 if (drv_index == 0 && !ctlr_exiting)
962 return;
963
617e1344
SC		 964 device_del(dev);
965 put_device(dev); /* the "final" put. */
9cef0d2f 966 h->drv[drv_index] = NULL;
7fe06326
AP		 967}
968
7c832835
BH		 969/*
970 * For operations that cannot sleep, a command block is allocated at init,
1da177e4 971 * and managed by cmd_alloc() and cmd_free() using a simple bitmap to track
6b4d96b8 972 * which ones are free or in use.
7c832835 973 */
6b4d96b8 974static CommandList_struct *cmd_alloc(ctlr_info_t *h)
1da177e4
LT		 975{
976 CommandList_struct *c;
7c832835 977 int i;
1da177e4
LT		 978 u64bit temp64;
979 dma_addr_t cmd_dma_handle, err_dma_handle;
980
6b4d96b8
SC		 981 do {
982 i = find_first_zero_bit(h->cmd_pool_bits, h->nr_cmds);
983 if (i == h->nr_cmds)
7c832835 984 return NULL;
1f118bc4 985 } while (test_and_set_bit(i, h->cmd_pool_bits) != 0);
6b4d96b8
SC		 986 c = h->cmd_pool + i;
987 memset(c, 0, sizeof(CommandList_struct));
988 cmd_dma_handle = h->cmd_pool_dhandle + i * sizeof(CommandList_struct);
989 c->err_info = h->errinfo_pool + i;
990 memset(c->err_info, 0, sizeof(ErrorInfo_struct));
991 err_dma_handle = h->errinfo_pool_dhandle
992 + i * sizeof(ErrorInfo_struct);
993 h->nr_allocs++;
1da177e4 994
6b4d96b8 995 c->cmdindex = i;
33079b21 996
e6e1ee93 997 INIT_LIST_HEAD(&c->list);
6b4d96b8
SC		 998 c->busaddr = (__u32) cmd_dma_handle;
999 temp64.val = (__u64) err_dma_handle;
1000 c->ErrDesc.Addr.lower = temp64.val32.lower;
1001 c->ErrDesc.Addr.upper = temp64.val32.upper;
1002 c->ErrDesc.Len = sizeof(ErrorInfo_struct);
7c832835 1003
6b4d96b8
SC		 1004 c->ctlr = h->ctlr;
1005 return c;
1006}
33079b21 1007
6b4d96b8
SC		 1008/* allocate a command using pci_alloc_consistent, used for ioctls,
1009 * etc., not for the main i/o path.
1010 */
1011static CommandList_struct *cmd_special_alloc(ctlr_info_t *h)
1012{
1013 CommandList_struct *c;
1014 u64bit temp64;
1015 dma_addr_t cmd_dma_handle, err_dma_handle;
1016
1017 c = (CommandList_struct *) pci_alloc_consistent(h->pdev,
1018 sizeof(CommandList_struct), &cmd_dma_handle);
1019 if (c == NULL)
1020 return NULL;
1021 memset(c, 0, sizeof(CommandList_struct));
1022
1023 c->cmdindex = -1;
1024
1025 c->err_info = (ErrorInfo_struct *)
1026 pci_alloc_consistent(h->pdev, sizeof(ErrorInfo_struct),
1027 &err_dma_handle);
1028
1029 if (c->err_info == NULL) {
1030 pci_free_consistent(h->pdev,
1031 sizeof(CommandList_struct), c, cmd_dma_handle);
1032 return NULL;
7c832835 1033 }
6b4d96b8 1034 memset(c->err_info, 0, sizeof(ErrorInfo_struct));
1da177e4 1035
e6e1ee93 1036 INIT_LIST_HEAD(&c->list);
1da177e4 1037 c->busaddr = (__u32) cmd_dma_handle;
7c832835 1038 temp64.val = (__u64) err_dma_handle;
1da177e4
LT		 1039 c->ErrDesc.Addr.lower = temp64.val32.lower;
1040 c->ErrDesc.Addr.upper = temp64.val32.upper;
1041 c->ErrDesc.Len = sizeof(ErrorInfo_struct);
1da177e4 1042
7c832835
BH		 1043 c->ctlr = h->ctlr;
1044 return c;
1da177e4
LT		 1045}
1046
6b4d96b8 1047static void cmd_free(ctlr_info_t *h, CommandList_struct *c)
1da177e4
LT		 1048{
1049 int i;
6b4d96b8
SC		 1050
1051 i = c - h->cmd_pool;
1f118bc4 1052 clear_bit(i, h->cmd_pool_bits);
6b4d96b8
SC		 1053 h->nr_frees++;
1054}
1055
1056static void cmd_special_free(ctlr_info_t *h, CommandList_struct *c)
1057{
1da177e4
LT		 1058 u64bit temp64;
1059
6b4d96b8
SC		 1060 temp64.val32.lower = c->ErrDesc.Addr.lower;
1061 temp64.val32.upper = c->ErrDesc.Addr.upper;
1062 pci_free_consistent(h->pdev, sizeof(ErrorInfo_struct),
1063 c->err_info, (dma_addr_t) temp64.val);
16011131
SC		 1064 pci_free_consistent(h->pdev, sizeof(CommandList_struct), c,
1065 (dma_addr_t) cciss_tag_discard_error_bits(h, (u32) c->busaddr));
1da177e4
LT		 1066}
1067
1068static inline ctlr_info_t *get_host(struct gendisk *disk)
1069{
7c832835 1070 return disk->queue->queuedata;
1da177e4
LT		 1071}
1072
1073static inline drive_info_struct *get_drv(struct gendisk *disk)
1074{
1075 return disk->private_data;
1076}
1077
1078/*
1079 * Open. Make sure the device is really there.
1080 */
ef7822c2 1081static int cciss_open(struct block_device *bdev, fmode_t mode)
1da177e4 1082{
f70dba83 1083 ctlr_info_t *h = get_host(bdev->bd_disk);
ef7822c2 1084 drive_info_struct *drv = get_drv(bdev->bd_disk);
1da177e4 1085
b2a4a43d 1086 dev_dbg(&h->pdev->dev, "cciss_open %s\n", bdev->bd_disk->disk_name);
2e043986 1087 if (drv->busy_configuring)
ddd47442 1088 return -EBUSY;
1da177e4
LT		 1089 /*
1090 * Root is allowed to open raw volume zero even if it's not configured
1091 * so array config can still work. Root is also allowed to open any
1092 * volume that has a LUN ID, so it can issue IOCTL to reread the
1093 * disk information. I don't think I really like this
1094 * but I'm already using way to many device nodes to claim another one
1095 * for "raw controller".
1096 */
7a06f789 1097 if (drv->heads == 0) {
ef7822c2 1098 if (MINOR(bdev->bd_dev) != 0) { /* not node 0? */
1da177e4 1099 /* if not node 0 make sure it is a partition = 0 */
ef7822c2 1100 if (MINOR(bdev->bd_dev) & 0x0f) {
7c832835 1101 return -ENXIO;
1da177e4 1102 /* if it is, make sure we have a LUN ID */
39ccf9a6
SC		 1103 } else if (memcmp(drv->LunID, CTLR_LUNID,
1104 sizeof(drv->LunID))) {
1da177e4
LT		 1105 return -ENXIO;
1106 }
1107 }
1108 if (!capable(CAP_SYS_ADMIN))
1109 return -EPERM;
1110 }
1111 drv->usage_count++;
f70dba83 1112 h->usage_count++;
1da177e4
LT		 1113 return 0;
1114}
7c832835 1115
6e9624b8
AB		 1116static int cciss_unlocked_open(struct block_device *bdev, fmode_t mode)
1117{
1118 int ret;
1119
2a48fc0a 1120 mutex_lock(&cciss_mutex);
6e9624b8 1121 ret = cciss_open(bdev, mode);
2a48fc0a 1122 mutex_unlock(&cciss_mutex);
6e9624b8
AB		 1123
1124 return ret;
1125}
1126
1da177e4
LT		 1127/*
1128 * Close. Sync first.
1129 */
db2a144b 1130static void cciss_release(struct gendisk *disk, fmode_t mode)
1da177e4 1131{
f70dba83 1132 ctlr_info_t *h;
6e9624b8 1133 drive_info_struct *drv;
1da177e4 1134
2a48fc0a 1135 mutex_lock(&cciss_mutex);
f70dba83 1136 h = get_host(disk);
6e9624b8 1137 drv = get_drv(disk);
b2a4a43d 1138 dev_dbg(&h->pdev->dev, "cciss_release %s\n", disk->disk_name);
1da177e4 1139 drv->usage_count--;
f70dba83 1140 h->usage_count--;
2a48fc0a 1141 mutex_unlock(&cciss_mutex);
1da177e4
LT		 1142}
1143
8a6cfeb6
AB		 1144#ifdef CONFIG_COMPAT
1145
ef7822c2
AV		 1146static int cciss_ioctl32_passthru(struct block_device *bdev, fmode_t mode,
1147 unsigned cmd, unsigned long arg);
1148static int cciss_ioctl32_big_passthru(struct block_device *bdev, fmode_t mode,
1149 unsigned cmd, unsigned long arg);
1da177e4 1150
ef7822c2
AV		 1151static int cciss_compat_ioctl(struct block_device *bdev, fmode_t mode,
1152 unsigned cmd, unsigned long arg)
1da177e4
LT		 1153{
1154 switch (cmd) {
1155 case CCISS_GETPCIINFO:
1156 case CCISS_GETINTINFO:
1157 case CCISS_SETINTINFO:
1158 case CCISS_GETNODENAME:
1159 case CCISS_SETNODENAME:
1160 case CCISS_GETHEARTBEAT:
1161 case CCISS_GETBUSTYPES:
1162 case CCISS_GETFIRMVER:
1163 case CCISS_GETDRIVVER:
1164 case CCISS_REVALIDVOLS:
1165 case CCISS_DEREGDISK:
1166 case CCISS_REGNEWDISK:
1167 case CCISS_REGNEWD:
1168 case CCISS_RESCANDISK:
1169 case CCISS_GETLUNINFO:
03f47e88 1170 return cciss_ioctl(bdev, mode, cmd, arg);
1da177e4
LT		 1171
1172 case CCISS_PASSTHRU32:
ef7822c2 1173 return cciss_ioctl32_passthru(bdev, mode, cmd, arg);
1da177e4 1174 case CCISS_BIG_PASSTHRU32:
ef7822c2 1175 return cciss_ioctl32_big_passthru(bdev, mode, cmd, arg);
1da177e4
LT		 1176
1177 default:
1178 return -ENOIOCTLCMD;
1179 }
1180}
1181
ef7822c2
AV		 1182static int cciss_ioctl32_passthru(struct block_device *bdev, fmode_t mode,
1183 unsigned cmd, unsigned long arg)
1da177e4
LT		 1184{
1185 IOCTL32_Command_struct __user *arg32 =
7c832835 1186 (IOCTL32_Command_struct __user *) arg;
1da177e4
LT		 1187 IOCTL_Command_struct arg64;
1188 IOCTL_Command_struct __user *p = compat_alloc_user_space(sizeof(arg64));
1189 int err;
1190 u32 cp;
1191
1192 err = 0;
7c832835
BH		 1193 err |=
1194 copy_from_user(&arg64.LUN_info, &arg32->LUN_info,
1195 sizeof(arg64.LUN_info));
1196 err |=
1197 copy_from_user(&arg64.Request, &arg32->Request,
1198 sizeof(arg64.Request));
1199 err |=
1200 copy_from_user(&arg64.error_info, &arg32->error_info,
1201 sizeof(arg64.error_info));
1da177e4
LT		 1202 err |= get_user(arg64.buf_size, &arg32->buf_size);
1203 err |= get_user(cp, &arg32->buf);
1204 arg64.buf = compat_ptr(cp);
1205 err |= copy_to_user(p, &arg64, sizeof(arg64));
1206
1207 if (err)
1208 return -EFAULT;
1209
03f47e88 1210 err = cciss_ioctl(bdev, mode, CCISS_PASSTHRU, (unsigned long)p);
1da177e4
LT		 1211 if (err)
1212 return err;
7c832835
BH		 1213 err |=
1214 copy_in_user(&arg32->error_info, &p->error_info,
1215 sizeof(arg32->error_info));
1da177e4
LT		 1216 if (err)
1217 return -EFAULT;
1218 return err;
1219}
1220
ef7822c2
AV		 1221static int cciss_ioctl32_big_passthru(struct block_device *bdev, fmode_t mode,
1222 unsigned cmd, unsigned long arg)
1da177e4
LT		 1223{
1224 BIG_IOCTL32_Command_struct __user *arg32 =
7c832835 1225 (BIG_IOCTL32_Command_struct __user *) arg;
1da177e4 1226 BIG_IOCTL_Command_struct arg64;
7c832835
BH		 1227 BIG_IOCTL_Command_struct __user *p =
1228 compat_alloc_user_space(sizeof(arg64));
1da177e4
LT		 1229 int err;
1230 u32 cp;
1231
7ab5118d 1232 memset(&arg64, 0, sizeof(arg64));
1da177e4 1233 err = 0;
7c832835
BH		 1234 err |=
1235 copy_from_user(&arg64.LUN_info, &arg32->LUN_info,
1236 sizeof(arg64.LUN_info));
1237 err |=
1238 copy_from_user(&arg64.Request, &arg32->Request,
1239 sizeof(arg64.Request));
1240 err |=
1241 copy_from_user(&arg64.error_info, &arg32->error_info,
1242 sizeof(arg64.error_info));
1da177e4
LT		 1243 err |= get_user(arg64.buf_size, &arg32->buf_size);
1244 err |= get_user(arg64.malloc_size, &arg32->malloc_size);
1245 err |= get_user(cp, &arg32->buf);
1246 arg64.buf = compat_ptr(cp);
1247 err |= copy_to_user(p, &arg64, sizeof(arg64));
1248
1249 if (err)
7c832835 1250 return -EFAULT;
1da177e4 1251
03f47e88 1252 err = cciss_ioctl(bdev, mode, CCISS_BIG_PASSTHRU, (unsigned long)p);
1da177e4
LT		 1253 if (err)
1254 return err;
7c832835
BH		 1255 err |=
1256 copy_in_user(&arg32->error_info, &p->error_info,
1257 sizeof(arg32->error_info));
1da177e4
LT		 1258 if (err)
1259 return -EFAULT;
1260 return err;
1261}
1262#endif
a885c8c4
CH		 1263
1264static int cciss_getgeo(struct block_device *bdev, struct hd_geometry *geo)
1265{
1266 drive_info_struct *drv = get_drv(bdev->bd_disk);
1267
1268 if (!drv->cylinders)
1269 return -ENXIO;
1270
1271 geo->heads = drv->heads;
1272 geo->sectors = drv->sectors;
1273 geo->cylinders = drv->cylinders;
1274 return 0;
1275}
1276
f70dba83 1277static void check_ioctl_unit_attention(ctlr_info_t *h, CommandList_struct *c)
0a9279cc
MM		 1278{
1279 if (c->err_info->CommandStatus == CMD_TARGET_STATUS &&
1280 c->err_info->ScsiStatus != SAM_STAT_CHECK_CONDITION)
f70dba83 1281 (void)check_for_unit_attention(h, c);
0a9279cc 1282}
0a25a5ae
SC		 1283
1284static int cciss_getpciinfo(ctlr_info_t *h, void __user *argp)
1da177e4 1285{
0a25a5ae 1286 cciss_pci_info_struct pciinfo;
1da177e4 1287
0a25a5ae
SC		 1288 if (!argp)
1289 return -EINVAL;
1290 pciinfo.domain = pci_domain_nr(h->pdev->bus);
1291 pciinfo.bus = h->pdev->bus->number;
1292 pciinfo.dev_fn = h->pdev->devfn;
1293 pciinfo.board_id = h->board_id;
1294 if (copy_to_user(argp, &pciinfo, sizeof(cciss_pci_info_struct)))
1295 return -EFAULT;
1296 return 0;
1297}
1da177e4 1298
576e661c
SC		 1299static int cciss_getintinfo(ctlr_info_t *h, void __user *argp)
1300{
1301 cciss_coalint_struct intinfo;
03f47e88 1302 unsigned long flags;
1da177e4 1303
576e661c
SC		 1304 if (!argp)
1305 return -EINVAL;
03f47e88 1306 spin_lock_irqsave(&h->lock, flags);
576e661c
SC		 1307 intinfo.delay = readl(&h->cfgtable->HostWrite.CoalIntDelay);
1308 intinfo.count = readl(&h->cfgtable->HostWrite.CoalIntCount);
03f47e88 1309 spin_unlock_irqrestore(&h->lock, flags);
576e661c
SC		 1310 if (copy_to_user
1311 (argp, &intinfo, sizeof(cciss_coalint_struct)))
1312 return -EFAULT;
1313 return 0;
1314}
1da177e4 1315
4c800eed
SC		 1316static int cciss_setintinfo(ctlr_info_t *h, void __user *argp)
1317{
1318 cciss_coalint_struct intinfo;
1319 unsigned long flags;
1320 int i;
1da177e4 1321
4c800eed
SC		 1322 if (!argp)
1323 return -EINVAL;
1324 if (!capable(CAP_SYS_ADMIN))
1325 return -EPERM;
1326 if (copy_from_user(&intinfo, argp, sizeof(intinfo)))
1327 return -EFAULT;
1328 if ((intinfo.delay == 0) && (intinfo.count == 0))
1329 return -EINVAL;
1330 spin_lock_irqsave(&h->lock, flags);
1331 /* Update the field, and then ring the doorbell */
1332 writel(intinfo.delay, &(h->cfgtable->HostWrite.CoalIntDelay));
1333 writel(intinfo.count, &(h->cfgtable->HostWrite.CoalIntCount));
1334 writel(CFGTBL_ChangeReq, h->vaddr + SA5_DOORBELL);
1335
1336 for (i = 0; i < MAX_IOCTL_CONFIG_WAIT; i++) {
1337 if (!(readl(h->vaddr + SA5_DOORBELL) & CFGTBL_ChangeReq))
1338 break;
1339 udelay(1000); /* delay and try again */
1340 }
1341 spin_unlock_irqrestore(&h->lock, flags);
1342 if (i >= MAX_IOCTL_CONFIG_WAIT)
1343 return -EAGAIN;
1344 return 0;
1345}
1da177e4 1346
25216109
SC		 1347static int cciss_getnodename(ctlr_info_t *h, void __user *argp)
1348{
1349 NodeName_type NodeName;
03f47e88 1350 unsigned long flags;
25216109 1351 int i;
1da177e4 1352
25216109
SC		 1353 if (!argp)
1354 return -EINVAL;
03f47e88 1355 spin_lock_irqsave(&h->lock, flags);
25216109
SC		 1356 for (i = 0; i < 16; i++)
1357 NodeName[i] = readb(&h->cfgtable->ServerName[i]);
03f47e88 1358 spin_unlock_irqrestore(&h->lock, flags);
25216109
SC		 1359 if (copy_to_user(argp, NodeName, sizeof(NodeName_type)))
1360 return -EFAULT;
1361 return 0;
1362}
7c832835 1363
4f43f32c
SC		 1364static int cciss_setnodename(ctlr_info_t *h, void __user *argp)
1365{
1366 NodeName_type NodeName;
1367 unsigned long flags;
1368 int i;
7c832835 1369
4f43f32c
SC		 1370 if (!argp)
1371 return -EINVAL;
1372 if (!capable(CAP_SYS_ADMIN))
1373 return -EPERM;
1374 if (copy_from_user(NodeName, argp, sizeof(NodeName_type)))
1375 return -EFAULT;
1376 spin_lock_irqsave(&h->lock, flags);
1377 /* Update the field, and then ring the doorbell */
1378 for (i = 0; i < 16; i++)
1379 writeb(NodeName[i], &h->cfgtable->ServerName[i]);
1380 writel(CFGTBL_ChangeReq, h->vaddr + SA5_DOORBELL);
1381 for (i = 0; i < MAX_IOCTL_CONFIG_WAIT; i++) {
1382 if (!(readl(h->vaddr + SA5_DOORBELL) & CFGTBL_ChangeReq))
1383 break;
1384 udelay(1000); /* delay and try again */
1385 }
1386 spin_unlock_irqrestore(&h->lock, flags);
1387 if (i >= MAX_IOCTL_CONFIG_WAIT)
1388 return -EAGAIN;
1389 return 0;
1390}
7c832835 1391
93c74931
SC		 1392static int cciss_getheartbeat(ctlr_info_t *h, void __user *argp)
1393{
1394 Heartbeat_type heartbeat;
03f47e88 1395 unsigned long flags;
7c832835 1396
93c74931
SC		 1397 if (!argp)
1398 return -EINVAL;
03f47e88 1399 spin_lock_irqsave(&h->lock, flags);
93c74931 1400 heartbeat = readl(&h->cfgtable->HeartBeat);
03f47e88 1401 spin_unlock_irqrestore(&h->lock, flags);
93c74931
SC		 1402 if (copy_to_user(argp, &heartbeat, sizeof(Heartbeat_type)))
1403 return -EFAULT;
1404 return 0;
1405}
0a9279cc 1406
d18dfad4
SC		 1407static int cciss_getbustypes(ctlr_info_t *h, void __user *argp)
1408{
1409 BusTypes_type BusTypes;
03f47e88 1410 unsigned long flags;
7c832835 1411
d18dfad4
SC		 1412 if (!argp)
1413 return -EINVAL;
03f47e88 1414 spin_lock_irqsave(&h->lock, flags);
d18dfad4 1415 BusTypes = readl(&h->cfgtable->BusTypes);
03f47e88 1416 spin_unlock_irqrestore(&h->lock, flags);
d18dfad4
SC		 1417 if (copy_to_user(argp, &BusTypes, sizeof(BusTypes_type)))
1418 return -EFAULT;
1419 return 0;
1420}
1421
8a4f7fbf
SC		 1422static int cciss_getfirmver(ctlr_info_t *h, void __user *argp)
1423{
1424 FirmwareVer_type firmware;
1425
1426 if (!argp)
1427 return -EINVAL;
1428 memcpy(firmware, h->firm_ver, 4);
1429
1430 if (copy_to_user
1431 (argp, firmware, sizeof(FirmwareVer_type)))
1432 return -EFAULT;
1433 return 0;
1434}
1435
c525919d
SC		 1436static int cciss_getdrivver(ctlr_info_t *h, void __user *argp)
1437{
1438 DriverVer_type DriverVer = DRIVER_VERSION;
1439
1440 if (!argp)
1441 return -EINVAL;
1442 if (copy_to_user(argp, &DriverVer, sizeof(DriverVer_type)))
1443 return -EFAULT;
1444 return 0;
1445}
1446
0894b32c
SC		 1447static int cciss_getluninfo(ctlr_info_t *h,
1448 struct gendisk *disk, void __user *argp)
1449{
1450 LogvolInfo_struct luninfo;
1451 drive_info_struct *drv = get_drv(disk);
1452
1453 if (!argp)
1454 return -EINVAL;
1455 memcpy(&luninfo.LunID, drv->LunID, sizeof(luninfo.LunID));
1456 luninfo.num_opens = drv->usage_count;
1457 luninfo.num_parts = 0;
1458 if (copy_to_user(argp, &luninfo, sizeof(LogvolInfo_struct)))
1459 return -EFAULT;
1460 return 0;
1461}
1462
f32f125b
SC		 1463static int cciss_passthru(ctlr_info_t *h, void __user *argp)
1464{
1465 IOCTL_Command_struct iocommand;
1466 CommandList_struct *c;
1467 char *buff = NULL;
1468 u64bit temp64;
1469 DECLARE_COMPLETION_ONSTACK(wait);
1470
1471 if (!argp)
1472 return -EINVAL;
1473
1474 if (!capable(CAP_SYS_RAWIO))
1475 return -EPERM;
1476
1477 if (copy_from_user
1478 (&iocommand, argp, sizeof(IOCTL_Command_struct)))
1479 return -EFAULT;
1480 if ((iocommand.buf_size < 1) &&
1481 (iocommand.Request.Type.Direction != XFER_NONE)) {
1482 return -EINVAL;
1483 }
1484 if (iocommand.buf_size > 0) {
1485 buff = kmalloc(iocommand.buf_size, GFP_KERNEL);
1486 if (buff == NULL)
1487 return -EFAULT;
1488 }
1489 if (iocommand.Request.Type.Direction == XFER_WRITE) {
1490 /* Copy the data into the buffer we created */
1491 if (copy_from_user(buff, iocommand.buf, iocommand.buf_size)) {
1492 kfree(buff);
1493 return -EFAULT;
1494 }
1495 } else {
1496 memset(buff, 0, iocommand.buf_size);
1497 }
1498 c = cmd_special_alloc(h);
1499 if (!c) {
1500 kfree(buff);
1501 return -ENOMEM;
1502 }
1503 /* Fill in the command type */
1504 c->cmd_type = CMD_IOCTL_PEND;
1505 /* Fill in Command Header */
1506 c->Header.ReplyQueue = 0; /* unused in simple mode */
1507 if (iocommand.buf_size > 0) { /* buffer to fill */
1508 c->Header.SGList = 1;
1509 c->Header.SGTotal = 1;
1510 } else { /* no buffers to fill */
1511 c->Header.SGList = 0;
1512 c->Header.SGTotal = 0;
1513 }
1514 c->Header.LUN = iocommand.LUN_info;
1515 /* use the kernel address the cmd block for tag */
1516 c->Header.Tag.lower = c->busaddr;
1517
1518 /* Fill in Request block */
1519 c->Request = iocommand.Request;
1520
1521 /* Fill in the scatter gather information */
1522 if (iocommand.buf_size > 0) {
1523 temp64.val = pci_map_single(h->pdev, buff,
1524 iocommand.buf_size, PCI_DMA_BIDIRECTIONAL);
1525 c->SG[0].Addr.lower = temp64.val32.lower;
1526 c->SG[0].Addr.upper = temp64.val32.upper;
1527 c->SG[0].Len = iocommand.buf_size;
1528 c->SG[0].Ext = 0; /* we are not chaining */
1529 }
1530 c->waiting = &wait;
1531
1532 enqueue_cmd_and_start_io(h, c);
1533 wait_for_completion(&wait);
1534
1535 /* unlock the buffers from DMA */
1536 temp64.val32.lower = c->SG[0].Addr.lower;
1537 temp64.val32.upper = c->SG[0].Addr.upper;
1538 pci_unmap_single(h->pdev, (dma_addr_t) temp64.val, iocommand.buf_size,
1539 PCI_DMA_BIDIRECTIONAL);
1540 check_ioctl_unit_attention(h, c);
1541
1542 /* Copy the error information out */
1543 iocommand.error_info = *(c->err_info);
1544 if (copy_to_user(argp, &iocommand, sizeof(IOCTL_Command_struct))) {
1545 kfree(buff);
1546 cmd_special_free(h, c);
1547 return -EFAULT;
1548 }
1549
1550 if (iocommand.Request.Type.Direction == XFER_READ) {
1551 /* Copy the data out of the buffer we created */
1552 if (copy_to_user(iocommand.buf, buff, iocommand.buf_size)) {
7c832835 1553 kfree(buff);
6b4d96b8 1554 cmd_special_free(h, c);
f32f125b 1555 return -EFAULT;
1da177e4 1556 }
f32f125b
SC		 1557 }
1558 kfree(buff);
1559 cmd_special_free(h, c);
1560 return 0;
1561}
1562
0c9f5ba7
SC		 1563static int cciss_bigpassthru(ctlr_info_t *h, void __user *argp)
1564{
1565 BIG_IOCTL_Command_struct *ioc;
1566 CommandList_struct *c;
1567 unsigned char **buff = NULL;
1568 int *buff_size = NULL;
1569 u64bit temp64;
1570 BYTE sg_used = 0;
1571 int status = 0;
1572 int i;
1573 DECLARE_COMPLETION_ONSTACK(wait);
1574 __u32 left;
1575 __u32 sz;
1576 BYTE __user *data_ptr;
1577
1578 if (!argp)
1579 return -EINVAL;
1580 if (!capable(CAP_SYS_RAWIO))
1581 return -EPERM;
fcab1c11 1582 ioc = kmalloc(sizeof(*ioc), GFP_KERNEL);
0c9f5ba7
SC		 1583 if (!ioc) {
1584 status = -ENOMEM;
1585 goto cleanup1;
1586 }
1587 if (copy_from_user(ioc, argp, sizeof(*ioc))) {
1588 status = -EFAULT;
1589 goto cleanup1;
1590 }
1591 if ((ioc->buf_size < 1) &&
1592 (ioc->Request.Type.Direction != XFER_NONE)) {
1593 status = -EINVAL;
1594 goto cleanup1;
1595 }
1596 /* Check kmalloc limits using all SGs */
1597 if (ioc->malloc_size > MAX_KMALLOC_SIZE) {
1598 status = -EINVAL;
1599 goto cleanup1;
1600 }
1601 if (ioc->buf_size > ioc->malloc_size * MAXSGENTRIES) {
1602 status = -EINVAL;
1603 goto cleanup1;
1604 }
1605 buff = kzalloc(MAXSGENTRIES * sizeof(char *), GFP_KERNEL);
1606 if (!buff) {
1607 status = -ENOMEM;
1608 goto cleanup1;
1609 }
1610 buff_size = kmalloc(MAXSGENTRIES * sizeof(int), GFP_KERNEL);
1611 if (!buff_size) {
1612 status = -ENOMEM;
1613 goto cleanup1;
1614 }
1615 left = ioc->buf_size;
1616 data_ptr = ioc->buf;
1617 while (left) {
1618 sz = (left > ioc->malloc_size) ? ioc->malloc_size : left;
1619 buff_size[sg_used] = sz;
1620 buff[sg_used] = kmalloc(sz, GFP_KERNEL);
1621 if (buff[sg_used] == NULL) {
1622 status = -ENOMEM;
1623 goto cleanup1;
1624 }
1625 if (ioc->Request.Type.Direction == XFER_WRITE) {
1626 if (copy_from_user(buff[sg_used], data_ptr, sz)) {
7c832835
BH		 1627 status = -EFAULT;
1628 goto cleanup1;
1629 }
0c9f5ba7
SC		 1630 } else {
1631 memset(buff[sg_used], 0, sz);
1632 }
1633 left -= sz;
1634 data_ptr += sz;
1635 sg_used++;
1636 }
1637 c = cmd_special_alloc(h);
1638 if (!c) {
1639 status = -ENOMEM;
1640 goto cleanup1;
1641 }
1642 c->cmd_type = CMD_IOCTL_PEND;
1643 c->Header.ReplyQueue = 0;
fcfb5c0c
SC		 1644 c->Header.SGList = sg_used;
1645 c->Header.SGTotal = sg_used;
0c9f5ba7
SC		 1646 c->Header.LUN = ioc->LUN_info;
1647 c->Header.Tag.lower = c->busaddr;
1648
1649 c->Request = ioc->Request;
fcfb5c0c
SC		 1650 for (i = 0; i < sg_used; i++) {
1651 temp64.val = pci_map_single(h->pdev, buff[i], buff_size[i],
0c9f5ba7 1652 PCI_DMA_BIDIRECTIONAL);
fcfb5c0c
SC		 1653 c->SG[i].Addr.lower = temp64.val32.lower;
1654 c->SG[i].Addr.upper = temp64.val32.upper;
1655 c->SG[i].Len = buff_size[i];
1656 c->SG[i].Ext = 0; /* we are not chaining */
0c9f5ba7
SC		 1657 }
1658 c->waiting = &wait;
1659 enqueue_cmd_and_start_io(h, c);
1660 wait_for_completion(&wait);
1661 /* unlock the buffers from DMA */
1662 for (i = 0; i < sg_used; i++) {
1663 temp64.val32.lower = c->SG[i].Addr.lower;
1664 temp64.val32.upper = c->SG[i].Addr.upper;
1665 pci_unmap_single(h->pdev,
1666 (dma_addr_t) temp64.val, buff_size[i],
1667 PCI_DMA_BIDIRECTIONAL);
1668 }
1669 check_ioctl_unit_attention(h, c);
1670 /* Copy the error information out */
1671 ioc->error_info = *(c->err_info);
1672 if (copy_to_user(argp, ioc, sizeof(*ioc))) {
1673 cmd_special_free(h, c);
1674 status = -EFAULT;
1675 goto cleanup1;
1676 }
1677 if (ioc->Request.Type.Direction == XFER_READ) {
1678 /* Copy the data out of the buffer we created */
1679 BYTE __user *ptr = ioc->buf;
1680 for (i = 0; i < sg_used; i++) {
1681 if (copy_to_user(ptr, buff[i], buff_size[i])) {
6b4d96b8 1682 cmd_special_free(h, c);
7c832835
BH		 1683 status = -EFAULT;
1684 goto cleanup1;
1685 }
0c9f5ba7 1686 ptr += buff_size[i];
1da177e4 1687 }
0c9f5ba7
SC		 1688 }
1689 cmd_special_free(h, c);
1690 status = 0;
1691cleanup1:
1692 if (buff) {
1693 for (i = 0; i < sg_used; i++)
1694 kfree(buff[i]);
1695 kfree(buff);
1696 }
1697 kfree(buff_size);
1698 kfree(ioc);
1699 return status;
1700}
1701
ef7822c2 1702static int cciss_ioctl(struct block_device *bdev, fmode_t mode,
c525919d 1703 unsigned int cmd, unsigned long arg)
1da177e4 1704{
1da177e4 1705 struct gendisk *disk = bdev->bd_disk;
f70dba83 1706 ctlr_info_t *h = get_host(disk);
1da177e4
LT		 1707 void __user *argp = (void __user *)arg;
1708
b2a4a43d
SC		 1709 dev_dbg(&h->pdev->dev, "cciss_ioctl: Called with cmd=%x %lx\n",
1710 cmd, arg);
7c832835 1711 switch (cmd) {
1da177e4 1712 case CCISS_GETPCIINFO:
0a25a5ae 1713 return cciss_getpciinfo(h, argp);
1da177e4 1714 case CCISS_GETINTINFO:
576e661c 1715 return cciss_getintinfo(h, argp);
1da177e4 1716 case CCISS_SETINTINFO:
4c800eed 1717 return cciss_setintinfo(h, argp);
1da177e4 1718 case CCISS_GETNODENAME:
25216109 1719 return cciss_getnodename(h, argp);
1da177e4 1720 case CCISS_SETNODENAME:
4f43f32c 1721 return cciss_setnodename(h, argp);
1da177e4 1722 case CCISS_GETHEARTBEAT:
93c74931 1723 return cciss_getheartbeat(h, argp);
1da177e4 1724 case CCISS_GETBUSTYPES:
d18dfad4 1725 return cciss_getbustypes(h, argp);
1da177e4 1726 case CCISS_GETFIRMVER:
8a4f7fbf 1727 return cciss_getfirmver(h, argp);
7c832835 1728 case CCISS_GETDRIVVER:
c525919d 1729 return cciss_getdrivver(h, argp);
6ae5ce8e
MM		 1730 case CCISS_DEREGDISK:
1731 case CCISS_REGNEWD:
1da177e4 1732 case CCISS_REVALIDVOLS:
f70dba83 1733 return rebuild_lun_table(h, 0, 1);
0894b32c
SC		 1734 case CCISS_GETLUNINFO:
1735 return cciss_getluninfo(h, disk, argp);
1da177e4 1736 case CCISS_PASSTHRU:
f32f125b 1737 return cciss_passthru(h, argp);
0c9f5ba7
SC		 1738 case CCISS_BIG_PASSTHRU:
1739 return cciss_bigpassthru(h, argp);
03bbfee5 1740
577ebb37 1741 /* scsi_cmd_blk_ioctl handles these, below, though some are not */
03bbfee5
MMOD		 1742 /* very meaningful for cciss. SG_IO is the main one people want. */
1743
1744 case SG_GET_VERSION_NUM:
1745 case SG_SET_TIMEOUT:
1746 case SG_GET_TIMEOUT:
1747 case SG_GET_RESERVED_SIZE:
1748 case SG_SET_RESERVED_SIZE:
1749 case SG_EMULATED_HOST:
1750 case SG_IO:
1751 case SCSI_IOCTL_SEND_COMMAND:
577ebb37 1752 return scsi_cmd_blk_ioctl(bdev, mode, cmd, argp);
03bbfee5 1753
577ebb37 1754 /* scsi_cmd_blk_ioctl would normally handle these, below, but */
03bbfee5
MMOD		 1755 /* they aren't a good fit for cciss, as CD-ROMs are */
1756 /* not supported, and we don't have any bus/target/lun */
1757 /* which we present to the kernel. */
1758
1759 case CDROM_SEND_PACKET:
1760 case CDROMCLOSETRAY:
1761 case CDROMEJECT:
1762 case SCSI_IOCTL_GET_IDLUN:
1763 case SCSI_IOCTL_GET_BUS_NUMBER:
1da177e4
LT		 1764 default:
1765 return -ENOTTY;
1766 }
1da177e4
LT		 1767}
1768
7b30f092
JA		 1769static void cciss_check_queues(ctlr_info_t *h)
1770{
1771 int start_queue = h->next_to_run;
1772 int i;
1773
1774 /* check to see if we have maxed out the number of commands that can
1775 * be placed on the queue. If so then exit. We do this check here
1776 * in case the interrupt we serviced was from an ioctl and did not
1777 * free any new commands.
1778 */
f880632f 1779 if ((find_first_zero_bit(h->cmd_pool_bits, h->nr_cmds)) == h->nr_cmds)
7b30f092
JA		 1780 return;
1781
1782 /* We have room on the queue for more commands. Now we need to queue
1783 * them up. We will also keep track of the next queue to run so
1784 * that every queue gets a chance to be started first.
1785 */
1786 for (i = 0; i < h->highest_lun + 1; i++) {
1787 int curr_queue = (start_queue + i) % (h->highest_lun + 1);
1788 /* make sure the disk has been added and the drive is real
1789 * because this can be called from the middle of init_one.
1790 */
9cef0d2f
SC		 1791 if (!h->drv[curr_queue])
1792 continue;
1793 if (!(h->drv[curr_queue]->queue) ||
1794 !(h->drv[curr_queue]->heads))
7b30f092
JA		 1795 continue;
1796 blk_start_queue(h->gendisk[curr_queue]->queue);
1797
1798 /* check to see if we have maxed out the number of commands
1799 * that can be placed on the queue.
1800 */
f880632f 1801 if ((find_first_zero_bit(h->cmd_pool_bits, h->nr_cmds)) == h->nr_cmds) {
7b30f092
JA		 1802 if (curr_queue == start_queue) {
1803 h->next_to_run =
1804 (start_queue + 1) % (h->highest_lun + 1);
1805 break;
1806 } else {
1807 h->next_to_run = curr_queue;
1808 break;
1809 }
7b30f092
JA		 1810 }
1811 }
1812}
1813
ca1e0484
MM		 1814static void cciss_softirq_done(struct request *rq)
1815{
f70dba83
SC		 1816 CommandList_struct *c = rq->completion_data;
1817 ctlr_info_t *h = hba[c->ctlr];
1818 SGDescriptor_struct *curr_sg = c->SG;
ca1e0484 1819 u64bit temp64;
664a717d 1820 unsigned long flags;
ca1e0484 1821 int i, ddir;
5c07a311 1822 int sg_index = 0;
ca1e0484 1823
f70dba83 1824 if (c->Request.Type.Direction == XFER_READ)
ca1e0484
MM		 1825 ddir = PCI_DMA_FROMDEVICE;
1826 else
1827 ddir = PCI_DMA_TODEVICE;
1828
1829 /* command did not need to be retried */
1830 /* unmap the DMA mapping for all the scatter gather elements */
f70dba83 1831 for (i = 0; i < c->Header.SGList; i++) {
5c07a311 1832 if (curr_sg[sg_index].Ext == CCISS_SG_CHAIN) {
f70dba83 1833 cciss_unmap_sg_chain_block(h, c);
5c07a311 1834 /* Point to the next block */
f70dba83 1835 curr_sg = h->cmd_sg_list[c->cmdindex];
5c07a311
DB		 1836 sg_index = 0;
1837 }
1838 temp64.val32.lower = curr_sg[sg_index].Addr.lower;
1839 temp64.val32.upper = curr_sg[sg_index].Addr.upper;
1840 pci_unmap_page(h->pdev, temp64.val, curr_sg[sg_index].Len,
1841 ddir);
1842 ++sg_index;
ca1e0484
MM		 1843 }
1844
b2a4a43d 1845 dev_dbg(&h->pdev->dev, "Done with %p\n", rq);
ca1e0484 1846
c3a4d78c 1847 /* set the residual count for pc requests */
33659ebb 1848 if (rq->cmd_type == REQ_TYPE_BLOCK_PC)
f70dba83 1849 rq->resid_len = c->err_info->ResidualCnt;
ac44e5b2 1850
c3a4d78c 1851 blk_end_request_all(rq, (rq->errors == 0) ? 0 : -EIO);
3daeea29 1852
ca1e0484 1853 spin_lock_irqsave(&h->lock, flags);
6b4d96b8 1854 cmd_free(h, c);
7b30f092 1855 cciss_check_queues(h);
ca1e0484
MM		 1856 spin_unlock_irqrestore(&h->lock, flags);
1857}
1858
39ccf9a6
SC		 1859static inline void log_unit_to_scsi3addr(ctlr_info_t *h,
1860 unsigned char scsi3addr[], uint32_t log_unit)
b57695fe 1861{
9cef0d2f
SC		 1862 memcpy(scsi3addr, h->drv[log_unit]->LunID,
1863 sizeof(h->drv[log_unit]->LunID));
b57695fe 1864}
1865
7fe06326
AP		 1866/* This function gets the SCSI vendor, model, and revision of a logical drive
1867 * via the inquiry page 0. Model, vendor, and rev are set to empty strings if
1868 * they cannot be read.
1869 */
f70dba83 1870static void cciss_get_device_descr(ctlr_info_t *h, int logvol,
7fe06326
AP		 1871 char *vendor, char *model, char *rev)
1872{
1873 int rc;
1874 InquiryData_struct *inq_buf;
b57695fe 1875 unsigned char scsi3addr[8];
7fe06326
AP		 1876
1877 *vendor = '\0';
1878 *model = '\0';
1879 *rev = '\0';
1880
1881 inq_buf = kzalloc(sizeof(InquiryData_struct), GFP_KERNEL);
1882 if (!inq_buf)
1883 return;
1884
f70dba83
SC		 1885 log_unit_to_scsi3addr(h, scsi3addr, logvol);
1886 rc = sendcmd_withirq(h, CISS_INQUIRY, inq_buf, sizeof(*inq_buf), 0,
7b838bde 1887 scsi3addr, TYPE_CMD);
7fe06326
AP		 1888 if (rc == IO_OK) {
1889 memcpy(vendor, &inq_buf->data_byte[8], VENDOR_LEN);
1890 vendor[VENDOR_LEN] = '\0';
1891 memcpy(model, &inq_buf->data_byte[16], MODEL_LEN);
1892 model[MODEL_LEN] = '\0';
1893 memcpy(rev, &inq_buf->data_byte[32], REV_LEN);
1894 rev[REV_LEN] = '\0';
1895 }
1896
1897 kfree(inq_buf);
1898 return;
1899}
1900
a72da29b
MM		 1901/* This function gets the serial number of a logical drive via
1902 * inquiry page 0x83. Serial no. is 16 bytes. If the serial
1903 * number cannot be had, for whatever reason, 16 bytes of 0xff
1904 * are returned instead.
1905 */
f70dba83 1906static void cciss_get_serial_no(ctlr_info_t *h, int logvol,
a72da29b
MM		 1907 unsigned char *serial_no, int buflen)
1908{
1909#define PAGE_83_INQ_BYTES 64
1910 int rc;
1911 unsigned char *buf;
b57695fe 1912 unsigned char scsi3addr[8];
a72da29b
MM		 1913
1914 if (buflen > 16)
1915 buflen = 16;
1916 memset(serial_no, 0xff, buflen);
1917 buf = kzalloc(PAGE_83_INQ_BYTES, GFP_KERNEL);
1918 if (!buf)
1919 return;
1920 memset(serial_no, 0, buflen);
f70dba83
SC		 1921 log_unit_to_scsi3addr(h, scsi3addr, logvol);
1922 rc = sendcmd_withirq(h, CISS_INQUIRY, buf,
7b838bde 1923 PAGE_83_INQ_BYTES, 0x83, scsi3addr, TYPE_CMD);
a72da29b
MM		 1924 if (rc == IO_OK)
1925 memcpy(serial_no, &buf[8], buflen);
1926 kfree(buf);
1927 return;
1928}
1929
617e1344
SC		 1930/*
1931 * cciss_add_disk sets up the block device queue for a logical drive
1932 */
1933static int cciss_add_disk(ctlr_info_t *h, struct gendisk *disk,
6ae5ce8e
MM		 1934 int drv_index)
1935{
1936 disk->queue = blk_init_queue(do_cciss_request, &h->lock);
e8074f79
SC		 1937 if (!disk->queue)
1938 goto init_queue_failure;
6ae5ce8e
MM		 1939 sprintf(disk->disk_name, "cciss/c%dd%d", h->ctlr, drv_index);
1940 disk->major = h->major;
1941 disk->first_minor = drv_index << NWD_SHIFT;
1942 disk->fops = &cciss_fops;
9cef0d2f
SC		 1943 if (cciss_create_ld_sysfs_entry(h, drv_index))
1944 goto cleanup_queue;
1945 disk->private_data = h->drv[drv_index];
1946 disk->driverfs_dev = &h->drv[drv_index]->dev;
6ae5ce8e
MM		 1947
1948 /* Set up queue information */
1949 blk_queue_bounce_limit(disk->queue, h->pdev->dma_mask);
1950
1951 /* This is a hardware imposed limit. */
8a78362c 1952 blk_queue_max_segments(disk->queue, h->maxsgentries);
6ae5ce8e 1953
086fa5ff 1954 blk_queue_max_hw_sectors(disk->queue, h->cciss_max_sectors);
6ae5ce8e
MM		 1955
1956 blk_queue_softirq_done(disk->queue, cciss_softirq_done);
1957
1958 disk->queue->queuedata = h;
1959
e1defc4f 1960 blk_queue_logical_block_size(disk->queue,
9cef0d2f 1961 h->drv[drv_index]->block_size);
6ae5ce8e
MM		 1962
1963 /* Make sure all queue data is written out before */
9cef0d2f 1964 /* setting h->drv[drv_index]->queue, as setting this */
6ae5ce8e
MM		 1965 /* allows the interrupt handler to start the queue */
1966 wmb();
9cef0d2f 1967 h->drv[drv_index]->queue = disk->queue;
6ae5ce8e 1968 add_disk(disk);
617e1344
SC		 1969 return 0;
1970
1971cleanup_queue:
1972 blk_cleanup_queue(disk->queue);
1973 disk->queue = NULL;
e8074f79 1974init_queue_failure:
617e1344 1975 return -1;
6ae5ce8e
MM		 1976}
1977
ddd47442 1978/* This function will check the usage_count of the drive to be updated/added.
a72da29b
MM		 1979 * If the usage_count is zero and it is a heretofore unknown drive, or,
1980 * the drive's capacity, geometry, or serial number has changed,
1981 * then the drive information will be updated and the disk will be
1982 * re-registered with the kernel. If these conditions don't hold,
1983 * then it will be left alone for the next reboot. The exception to this
1984 * is disk 0 which will always be left registered with the kernel since it
1985 * is also the controller node. Any changes to disk 0 will show up on
1986 * the next reboot.
7c832835 1987 */
f70dba83
SC		 1988static void cciss_update_drive_info(ctlr_info_t *h, int drv_index,
1989 int first_time, int via_ioctl)
7c832835 1990{
ddd47442 1991 struct gendisk *disk;
ddd47442
MM		 1992 InquiryData_struct *inq_buff = NULL;
1993 unsigned int block_size;
00988a35 1994 sector_t total_size;
ddd47442
MM		 1995 unsigned long flags = 0;
1996 int ret = 0;
a72da29b
MM		 1997 drive_info_struct *drvinfo;
1998
1999 /* Get information about the disk and modify the driver structure */
2000 inq_buff = kmalloc(sizeof(InquiryData_struct), GFP_KERNEL);
9cef0d2f 2001 drvinfo = kzalloc(sizeof(*drvinfo), GFP_KERNEL);
a72da29b
MM		 2002 if (inq_buff == NULL || drvinfo == NULL)
2003 goto mem_msg;
2004
2005 /* testing to see if 16-byte CDBs are already being used */
2006 if (h->cciss_read == CCISS_READ_16) {
f70dba83 2007 cciss_read_capacity_16(h, drv_index,
a72da29b
MM		 2008 &total_size, &block_size);
2009
2010 } else {
f70dba83 2011 cciss_read_capacity(h, drv_index, &total_size, &block_size);
a72da29b
MM		 2012 /* if read_capacity returns all F's this volume is >2TB */
2013 /* in size so we switch to 16-byte CDB's for all */
2014 /* read/write ops */
2015 if (total_size == 0xFFFFFFFFULL) {
f70dba83 2016 cciss_read_capacity_16(h, drv_index,
a72da29b
MM		 2017 &total_size, &block_size);
2018 h->cciss_read = CCISS_READ_16;
2019 h->cciss_write = CCISS_WRITE_16;
2020 } else {
2021 h->cciss_read = CCISS_READ_10;
2022 h->cciss_write = CCISS_WRITE_10;
2023 }
2024 }
2025
f70dba83 2026 cciss_geometry_inquiry(h, drv_index, total_size, block_size,
a72da29b
MM		 2027 inq_buff, drvinfo);
2028 drvinfo->block_size = block_size;
2029 drvinfo->nr_blocks = total_size + 1;
2030
f70dba83 2031 cciss_get_device_descr(h, drv_index, drvinfo->vendor,
7fe06326 2032 drvinfo->model, drvinfo->rev);
f70dba83 2033 cciss_get_serial_no(h, drv_index, drvinfo->serial_no,
a72da29b 2034 sizeof(drvinfo->serial_no));
9cef0d2f
SC		 2035 /* Save the lunid in case we deregister the disk, below. */
2036 memcpy(drvinfo->LunID, h->drv[drv_index]->LunID,
2037 sizeof(drvinfo->LunID));
a72da29b
MM		 2038
2039 /* Is it the same disk we already know, and nothing's changed? */
9cef0d2f 2040 if (h->drv[drv_index]->raid_level != -1 &&
a72da29b 2041 ((memcmp(drvinfo->serial_no,
9cef0d2f
SC		 2042 h->drv[drv_index]->serial_no, 16) == 0) &&
2043 drvinfo->block_size == h->drv[drv_index]->block_size &&
2044 drvinfo->nr_blocks == h->drv[drv_index]->nr_blocks &&
2045 drvinfo->heads == h->drv[drv_index]->heads &&
2046 drvinfo->sectors == h->drv[drv_index]->sectors &&
2047 drvinfo->cylinders == h->drv[drv_index]->cylinders))
a72da29b
MM		 2048 /* The disk is unchanged, nothing to update */
2049 goto freeret;
a72da29b 2050
6ae5ce8e
MM		 2051 /* If we get here it's not the same disk, or something's changed,
2052 * so we need to * deregister it, and re-register it, if it's not
2053 * in use.
2054 * If the disk already exists then deregister it before proceeding
2055 * (unless it's the first disk (for the controller node).
2056 */
9cef0d2f 2057 if (h->drv[drv_index]->raid_level != -1 && drv_index != 0) {
b2a4a43d 2058 dev_warn(&h->pdev->dev, "disk %d has changed.\n", drv_index);
f70dba83 2059 spin_lock_irqsave(&h->lock, flags);
9cef0d2f 2060 h->drv[drv_index]->busy_configuring = 1;
f70dba83 2061 spin_unlock_irqrestore(&h->lock, flags);
e14ac670 2062
9cef0d2f 2063 /* deregister_disk sets h->drv[drv_index]->queue = NULL
6ae5ce8e
MM		 2064 * which keeps the interrupt handler from starting
2065 * the queue.
2066 */
2d11d993 2067 ret = deregister_disk(h, drv_index, 0, via_ioctl);
ddd47442
MM		 2068 }
2069
2070 /* If the disk is in use return */
2071 if (ret)
a72da29b
MM		 2072 goto freeret;
2073
6ae5ce8e 2074 /* Save the new information from cciss_geometry_inquiry
9cef0d2f
SC		 2075 * and serial number inquiry. If the disk was deregistered
2076 * above, then h->drv[drv_index] will be NULL.
6ae5ce8e 2077 */
9cef0d2f
SC		 2078 if (h->drv[drv_index] == NULL) {
2079 drvinfo->device_initialized = 0;
2080 h->drv[drv_index] = drvinfo;
2081 drvinfo = NULL; /* so it won't be freed below. */
2082 } else {
2083 /* special case for cxd0 */
2084 h->drv[drv_index]->block_size = drvinfo->block_size;
2085 h->drv[drv_index]->nr_blocks = drvinfo->nr_blocks;
2086 h->drv[drv_index]->heads = drvinfo->heads;
2087 h->drv[drv_index]->sectors = drvinfo->sectors;
2088 h->drv[drv_index]->cylinders = drvinfo->cylinders;
2089 h->drv[drv_index]->raid_level = drvinfo->raid_level;
2090 memcpy(h->drv[drv_index]->serial_no, drvinfo->serial_no, 16);
2091 memcpy(h->drv[drv_index]->vendor, drvinfo->vendor,
2092 VENDOR_LEN + 1);
2093 memcpy(h->drv[drv_index]->model, drvinfo->model, MODEL_LEN + 1);
2094 memcpy(h->drv[drv_index]->rev, drvinfo->rev, REV_LEN + 1);
2095 }
ddd47442
MM		 2096
2097 ++h->num_luns;
2098 disk = h->gendisk[drv_index];
9cef0d2f 2099 set_capacity(disk, h->drv[drv_index]->nr_blocks);
ddd47442 2100
6ae5ce8e
MM		 2101 /* If it's not disk 0 (drv_index != 0)
2102 * or if it was disk 0, but there was previously
2103 * no actual corresponding configured logical drive
2104 * (raid_leve == -1) then we want to update the
2105 * logical drive's information.
2106 */
361e9b07
SC		 2107 if (drv_index || first_time) {
2108 if (cciss_add_disk(h, disk, drv_index) != 0) {
2109 cciss_free_gendisk(h, drv_index);
9cef0d2f 2110 cciss_free_drive_info(h, drv_index);
b2a4a43d
SC		 2111 dev_warn(&h->pdev->dev, "could not update disk %d\n",
2112 drv_index);
361e9b07
SC		 2113 --h->num_luns;
2114 }
2115 }
ddd47442 2116
6ae5ce8e 2117freeret:
ddd47442 2118 kfree(inq_buff);
a72da29b 2119 kfree(drvinfo);
ddd47442 2120 return;
6ae5ce8e 2121mem_msg:
b2a4a43d 2122 dev_err(&h->pdev->dev, "out of memory\n");
ddd47442
MM		 2123 goto freeret;
2124}
2125
2126/* This function will find the first index of the controllers drive array
9cef0d2f
SC		 2127 * that has a null drv pointer and allocate the drive info struct and
2128 * will return that index This is where new drives will be added.
2129 * If the index to be returned is greater than the highest_lun index for
2130 * the controller then highest_lun is set * to this new index.
2131 * If there are no available indexes or if tha allocation fails, then -1
2132 * is returned. * "controller_node" is used to know if this is a real
2133 * logical drive, or just the controller node, which determines if this
2134 * counts towards highest_lun.
7c832835 2135 */
9cef0d2f 2136static int cciss_alloc_drive_info(ctlr_info_t *h, int controller_node)
ddd47442
MM		 2137{
2138 int i;
9cef0d2f 2139 drive_info_struct *drv;
ddd47442 2140
9cef0d2f 2141 /* Search for an empty slot for our drive info */
7c832835 2142 for (i = 0; i < CISS_MAX_LUN; i++) {
9cef0d2f
SC		 2143
2144 /* if not cxd0 case, and it's occupied, skip it. */
2145 if (h->drv[i] && i != 0)
2146 continue;
2147 /*
2148 * If it's cxd0 case, and drv is alloc'ed already, and a
2149 * disk is configured there, skip it.
2150 */
2151 if (i == 0 && h->drv[i] && h->drv[i]->raid_level != -1)
2152 continue;
2153
2154 /*
2155 * We've found an empty slot. Update highest_lun
2156 * provided this isn't just the fake cxd0 controller node.
2157 */
2158 if (i > h->highest_lun && !controller_node)
2159 h->highest_lun = i;
2160
2161 /* If adding a real disk at cxd0, and it's already alloc'ed */
2162 if (i == 0 && h->drv[i] != NULL)
ddd47442 2163 return i;
9cef0d2f
SC		 2164
2165 /*
2166 * Found an empty slot, not already alloc'ed. Allocate it.
2167 * Mark it with raid_level == -1, so we know it's new later on.
2168 */
2169 drv = kzalloc(sizeof(*drv), GFP_KERNEL);
2170 if (!drv)
2171 return -1;
2172 drv->raid_level = -1; /* so we know it's new */
2173 h->drv[i] = drv;
2174 return i;
ddd47442
MM		 2175 }
2176 return -1;
2177}
2178
9cef0d2f
SC		 2179static void cciss_free_drive_info(ctlr_info_t *h, int drv_index)
2180{
2181 kfree(h->drv[drv_index]);
2182 h->drv[drv_index] = NULL;
2183}
2184
361e9b07
SC		 2185static void cciss_free_gendisk(ctlr_info_t *h, int drv_index)
2186{
2187 put_disk(h->gendisk[drv_index]);
2188 h->gendisk[drv_index] = NULL;
2189}
2190
6ae5ce8e
MM		 2191/* cciss_add_gendisk finds a free hba[]->drv structure
2192 * and allocates a gendisk if needed, and sets the lunid
2193 * in the drvinfo structure. It returns the index into
2194 * the ->drv[] array, or -1 if none are free.
2195 * is_controller_node indicates whether highest_lun should
2196 * count this disk, or if it's only being added to provide
2197 * a means to talk to the controller in case no logical
2198 * drives have yet been configured.
2199 */
39ccf9a6
SC		 2200static int cciss_add_gendisk(ctlr_info_t *h, unsigned char lunid[],
2201 int controller_node)
6ae5ce8e
MM		 2202{
2203 int drv_index;
2204
9cef0d2f 2205 drv_index = cciss_alloc_drive_info(h, controller_node);
6ae5ce8e
MM		 2206 if (drv_index == -1)
2207 return -1;
8ce51966 2208
6ae5ce8e
MM		 2209 /*Check if the gendisk needs to be allocated */
2210 if (!h->gendisk[drv_index]) {
2211 h->gendisk[drv_index] =
2212 alloc_disk(1 << NWD_SHIFT);
2213 if (!h->gendisk[drv_index]) {
b2a4a43d
SC		 2214 dev_err(&h->pdev->dev,
2215 "could not allocate a new disk %d\n",
2216 drv_index);
9cef0d2f 2217 goto err_free_drive_info;
6ae5ce8e
MM		 2218 }
2219 }
9cef0d2f
SC		 2220 memcpy(h->drv[drv_index]->LunID, lunid,
2221 sizeof(h->drv[drv_index]->LunID));
2222 if (cciss_create_ld_sysfs_entry(h, drv_index))
7fe06326 2223 goto err_free_disk;
6ae5ce8e
MM		 2224 /* Don't need to mark this busy because nobody */
2225 /* else knows about this disk yet to contend */
2226 /* for access to it. */
9cef0d2f 2227 h->drv[drv_index]->busy_configuring = 0;
6ae5ce8e
MM		 2228 wmb();
2229 return drv_index;
7fe06326
AP		 2230
2231err_free_disk:
361e9b07 2232 cciss_free_gendisk(h, drv_index);
9cef0d2f
SC		 2233err_free_drive_info:
2234 cciss_free_drive_info(h, drv_index);
7fe06326 2235 return -1;
6ae5ce8e
MM		 2236}
2237
2238/* This is for the special case of a controller which
2239 * has no logical drives. In this case, we still need
2240 * to register a disk so the controller can be accessed
2241 * by the Array Config Utility.
2242 */
2243static void cciss_add_controller_node(ctlr_info_t *h)
2244{
2245 struct gendisk *disk;
2246 int drv_index;
2247
2248 if (h->gendisk[0] != NULL) /* already did this? Then bail. */
2249 return;
2250
39ccf9a6 2251 drv_index = cciss_add_gendisk(h, CTLR_LUNID, 1);
361e9b07
SC		 2252 if (drv_index == -1)
2253 goto error;
9cef0d2f
SC		 2254 h->drv[drv_index]->block_size = 512;
2255 h->drv[drv_index]->nr_blocks = 0;
2256 h->drv[drv_index]->heads = 0;
2257 h->drv[drv_index]->sectors = 0;
2258 h->drv[drv_index]->cylinders = 0;
2259 h->drv[drv_index]->raid_level = -1;
2260 memset(h->drv[drv_index]->serial_no, 0, 16);
6ae5ce8e 2261 disk = h->gendisk[drv_index];
361e9b07
SC		 2262 if (cciss_add_disk(h, disk, drv_index) == 0)
2263 return;
2264 cciss_free_gendisk(h, drv_index);
9cef0d2f 2265 cciss_free_drive_info(h, drv_index);
361e9b07 2266error:
b2a4a43d 2267 dev_warn(&h->pdev->dev, "could not add disk 0.\n");
361e9b07 2268 return;
6ae5ce8e
MM		 2269}
2270
ddd47442 2271/* This function will add and remove logical drives from the Logical
d14c4ab5 2272 * drive array of the controller and maintain persistency of ordering
ddd47442
MM		 2273 * so that mount points are preserved until the next reboot. This allows
2274 * for the removal of logical drives in the middle of the drive array
2275 * without a re-ordering of those drives.
2276 * INPUT
2277 * h = The controller to perform the operations on
7c832835 2278 */
2d11d993
SC		 2279static int rebuild_lun_table(ctlr_info_t *h, int first_time,
2280 int via_ioctl)
1da177e4 2281{
ddd47442
MM		 2282 int num_luns;
2283 ReportLunData_struct *ld_buff = NULL;
ddd47442
MM		 2284 int return_code;
2285 int listlength = 0;
2286 int i;
2287 int drv_found;
2288 int drv_index = 0;
39ccf9a6 2289 unsigned char lunid[8] = CTLR_LUNID;
1da177e4 2290 unsigned long flags;
ddd47442 2291
6ae5ce8e
MM		 2292 if (!capable(CAP_SYS_RAWIO))
2293 return -EPERM;
2294
ddd47442 2295 /* Set busy_configuring flag for this operation */
f70dba83 2296 spin_lock_irqsave(&h->lock, flags);
7c832835 2297 if (h->busy_configuring) {
f70dba83 2298 spin_unlock_irqrestore(&h->lock, flags);
ddd47442
MM		 2299 return -EBUSY;
2300 }
2301 h->busy_configuring = 1;
f70dba83 2302 spin_unlock_irqrestore(&h->lock, flags);
ddd47442 2303
a72da29b
MM		 2304 ld_buff = kzalloc(sizeof(ReportLunData_struct), GFP_KERNEL);
2305 if (ld_buff == NULL)
2306 goto mem_msg;
2307
f70dba83 2308 return_code = sendcmd_withirq(h, CISS_REPORT_LOG, ld_buff,
b57695fe 2309 sizeof(ReportLunData_struct),
2310 0, CTLR_LUNID, TYPE_CMD);
ddd47442 2311
a72da29b
MM		 2312 if (return_code == IO_OK)
2313 listlength = be32_to_cpu(*(__be32 *) ld_buff->LUNListLength);
2314 else { /* reading number of logical volumes failed */
b2a4a43d
SC		 2315 dev_warn(&h->pdev->dev,
2316 "report logical volume command failed\n");
a72da29b
MM		 2317 listlength = 0;
2318 goto freeret;
2319 }
2320
2321 num_luns = listlength / 8; /* 8 bytes per entry */
2322 if (num_luns > CISS_MAX_LUN) {
2323 num_luns = CISS_MAX_LUN;
b2a4a43d 2324 dev_warn(&h->pdev->dev, "more luns configured"
a72da29b
MM		 2325 " on controller than can be handled by"
2326 " this driver.\n");
2327 }
2328
6ae5ce8e
MM		 2329 if (num_luns == 0)
2330 cciss_add_controller_node(h);
2331
2332 /* Compare controller drive array to driver's drive array
2333 * to see if any drives are missing on the controller due
2334 * to action of Array Config Utility (user deletes drive)
2335 * and deregister logical drives which have disappeared.
2336 */
a72da29b
MM		 2337 for (i = 0; i <= h->highest_lun; i++) {
2338 int j;
2339 drv_found = 0;
d8a0be6a
SC		 2340
2341 /* skip holes in the array from already deleted drives */
9cef0d2f 2342 if (h->drv[i] == NULL)
d8a0be6a
SC		 2343 continue;
2344
a72da29b 2345 for (j = 0; j < num_luns; j++) {
39ccf9a6 2346 memcpy(lunid, &ld_buff->LUN[j][0], sizeof(lunid));
9cef0d2f 2347 if (memcmp(h->drv[i]->LunID, lunid,
39ccf9a6 2348 sizeof(lunid)) == 0) {
a72da29b
MM		 2349 drv_found = 1;
2350 break;
2351 }
2352 }
2353 if (!drv_found) {
2354 /* Deregister it from the OS, it's gone. */
f70dba83 2355 spin_lock_irqsave(&h->lock, flags);
9cef0d2f 2356 h->drv[i]->busy_configuring = 1;
f70dba83 2357 spin_unlock_irqrestore(&h->lock, flags);
2d11d993 2358 return_code = deregister_disk(h, i, 1, via_ioctl);
9cef0d2f
SC		 2359 if (h->drv[i] != NULL)
2360 h->drv[i]->busy_configuring = 0;
ddd47442 2361 }
a72da29b 2362 }
ddd47442 2363
a72da29b
MM		 2364 /* Compare controller drive array to driver's drive array.
2365 * Check for updates in the drive information and any new drives
2366 * on the controller due to ACU adding logical drives, or changing
2367 * a logical drive's size, etc. Reregister any new/changed drives
2368 */
2369 for (i = 0; i < num_luns; i++) {
2370 int j;
ddd47442 2371
a72da29b 2372 drv_found = 0;
ddd47442 2373
39ccf9a6 2374 memcpy(lunid, &ld_buff->LUN[i][0], sizeof(lunid));
a72da29b
MM		 2375 /* Find if the LUN is already in the drive array
2376 * of the driver. If so then update its info
2377 * if not in use. If it does not exist then find
2378 * the first free index and add it.
2379 */
2380 for (j = 0; j <= h->highest_lun; j++) {
9cef0d2f
SC		 2381 if (h->drv[j] != NULL &&
2382 memcmp(h->drv[j]->LunID, lunid,
2383 sizeof(h->drv[j]->LunID)) == 0) {
a72da29b
MM		 2384 drv_index = j;
2385 drv_found = 1;
2386 break;
ddd47442 2387 }
a72da29b 2388 }
ddd47442 2389
a72da29b
MM		 2390 /* check if the drive was found already in the array */
2391 if (!drv_found) {
eece695f 2392 drv_index = cciss_add_gendisk(h, lunid, 0);
a72da29b
MM		 2393 if (drv_index == -1)
2394 goto freeret;
a72da29b 2395 }
f70dba83 2396 cciss_update_drive_info(h, drv_index, first_time, via_ioctl);
a72da29b 2397 } /* end for */
ddd47442 2398
6ae5ce8e 2399freeret:
ddd47442
MM		 2400 kfree(ld_buff);
2401 h->busy_configuring = 0;
2402 /* We return -1 here to tell the ACU that we have registered/updated
2403 * all of the drives that we can and to keep it from calling us
2404 * additional times.
7c832835 2405 */
ddd47442 2406 return -1;
6ae5ce8e 2407mem_msg:
b2a4a43d 2408 dev_err(&h->pdev->dev, "out of memory\n");
a72da29b 2409 h->busy_configuring = 0;
ddd47442
MM		 2410 goto freeret;
2411}
2412
9ddb27b4
SC		 2413static void cciss_clear_drive_info(drive_info_struct *drive_info)
2414{
2415 /* zero out the disk size info */
2416 drive_info->nr_blocks = 0;
2417 drive_info->block_size = 0;
2418 drive_info->heads = 0;
2419 drive_info->sectors = 0;
2420 drive_info->cylinders = 0;
2421 drive_info->raid_level = -1;
2422 memset(drive_info->serial_no, 0, sizeof(drive_info->serial_no));
2423 memset(drive_info->model, 0, sizeof(drive_info->model));
2424 memset(drive_info->rev, 0, sizeof(drive_info->rev));
2425 memset(drive_info->vendor, 0, sizeof(drive_info->vendor));
2426 /*
2427 * don't clear the LUNID though, we need to remember which
2428 * one this one is.
2429 */
2430}
2431
ddd47442
MM		 2432/* This function will deregister the disk and it's queue from the
2433 * kernel. It must be called with the controller lock held and the
2434 * drv structures busy_configuring flag set. It's parameters are:
2435 *
2436 * disk = This is the disk to be deregistered
2437 * drv = This is the drive_info_struct associated with the disk to be
2438 * deregistered. It contains information about the disk used
2439 * by the driver.
2440 * clear_all = This flag determines whether or not the disk information
2441 * is going to be completely cleared out and the highest_lun
2442 * reset. Sometimes we want to clear out information about
d14c4ab5 2443 * the disk in preparation for re-adding it. In this case
ddd47442
MM		 2444 * the highest_lun should be left unchanged and the LunID
2445 * should not be cleared.
2d11d993
SC		 2446 * via_ioctl
2447 * This indicates whether we've reached this path via ioctl.
2448 * This affects the maximum usage count allowed for c0d0 to be messed with.
2449 * If this path is reached via ioctl(), then the max_usage_count will
2450 * be 1, as the process calling ioctl() has got to have the device open.
2451 * If we get here via sysfs, then the max usage count will be zero.
ddd47442 2452*/
a0ea8622 2453static int deregister_disk(ctlr_info_t *h, int drv_index,
2d11d993 2454 int clear_all, int via_ioctl)
ddd47442 2455{
799202cb 2456 int i;
a0ea8622
SC		 2457 struct gendisk *disk;
2458 drive_info_struct *drv;
9cef0d2f 2459 int recalculate_highest_lun;
1da177e4
LT		 2460
2461 if (!capable(CAP_SYS_RAWIO))
2462 return -EPERM;
2463
9cef0d2f 2464 drv = h->drv[drv_index];
a0ea8622
SC		 2465 disk = h->gendisk[drv_index];
2466
1da177e4 2467 /* make sure logical volume is NOT is use */
7c832835 2468 if (clear_all || (h->gendisk[0] == disk)) {
2d11d993 2469 if (drv->usage_count > via_ioctl)
7c832835
BH		 2470 return -EBUSY;
2471 } else if (drv->usage_count > 0)
2472 return -EBUSY;
1da177e4 2473
9cef0d2f
SC		 2474 recalculate_highest_lun = (drv == h->drv[h->highest_lun]);
2475
ddd47442
MM		 2476 /* invalidate the devices and deregister the disk. If it is disk
2477 * zero do not deregister it but just zero out it's values. This
2478 * allows us to delete disk zero but keep the controller registered.
7c832835
BH		 2479 */
2480 if (h->gendisk[0] != disk) {
5a9df732 2481 struct request_queue *q = disk->queue;
097d0264 2482 if (disk->flags & GENHD_FL_UP) {
8ce51966 2483 cciss_destroy_ld_sysfs_entry(h, drv_index, 0);
5a9df732 2484 del_gendisk(disk);
5a9df732 2485 }
9cef0d2f 2486 if (q)
5a9df732 2487 blk_cleanup_queue(q);
5a9df732
AB		 2488 /* If clear_all is set then we are deleting the logical
2489 * drive, not just refreshing its info. For drives
2490 * other than disk 0 we will call put_disk. We do not
2491 * do this for disk 0 as we need it to be able to
2492 * configure the controller.
a72da29b 2493 */
5a9df732
AB		 2494 if (clear_all){
2495 /* This isn't pretty, but we need to find the
2496 * disk in our array and NULL our the pointer.
2497 * This is so that we will call alloc_disk if
2498 * this index is used again later.
a72da29b 2499 */
5a9df732 2500 for (i=0; i < CISS_MAX_LUN; i++){
a72da29b 2501 if (h->gendisk[i] == disk) {
5a9df732
AB		 2502 h->gendisk[i] = NULL;
2503 break;
799202cb 2504 }
799202cb 2505 }
5a9df732 2506 put_disk(disk);
ddd47442 2507 }
799202cb
MM		 2508 } else {
2509 set_capacity(disk, 0);
9cef0d2f 2510 cciss_clear_drive_info(drv);
ddd47442
MM		 2511 }
2512
2513 --h->num_luns;
ddd47442 2514
9cef0d2f
SC		 2515 /* if it was the last disk, find the new hightest lun */
2516 if (clear_all && recalculate_highest_lun) {
c2d45b4d 2517 int newhighest = -1;
9cef0d2f
SC		 2518 for (i = 0; i <= h->highest_lun; i++) {
2519 /* if the disk has size > 0, it is available */
2520 if (h->drv[i] && h->drv[i]->heads)
2521 newhighest = i;
1da177e4 2522 }
9cef0d2f 2523 h->highest_lun = newhighest;
ddd47442 2524 }
e2019b58 2525 return 0;
1da177e4 2526}
ddd47442 2527
f70dba83 2528static int fill_cmd(ctlr_info_t *h, CommandList_struct *c, __u8 cmd, void *buff,
b57695fe 2529 size_t size, __u8 page_code, unsigned char *scsi3addr,
2530 int cmd_type)
1da177e4 2531{
1da177e4
LT		 2532 u64bit buff_dma_handle;
2533 int status = IO_OK;
2534
2535 c->cmd_type = CMD_IOCTL_PEND;
2536 c->Header.ReplyQueue = 0;
7c832835 2537 if (buff != NULL) {
1da177e4 2538 c->Header.SGList = 1;
7c832835 2539 c->Header.SGTotal = 1;
1da177e4
LT		 2540 } else {
2541 c->Header.SGList = 0;
7c832835 2542 c->Header.SGTotal = 0;
1da177e4
LT		 2543 }
2544 c->Header.Tag.lower = c->busaddr;
b57695fe 2545 memcpy(c->Header.LUN.LunAddrBytes, scsi3addr, 8);
1da177e4
LT		 2546
2547 c->Request.Type.Type = cmd_type;
2548 if (cmd_type == TYPE_CMD) {
7c832835
BH		 2549 switch (cmd) {
2550 case CISS_INQUIRY:
1da177e4 2551 /* are we trying to read a vital product page */
7c832835 2552 if (page_code != 0) {
1da177e4
LT		 2553 c->Request.CDB[1] = 0x01;
2554 c->Request.CDB[2] = page_code;
2555 }
2556 c->Request.CDBLen = 6;
7c832835 2557 c->Request.Type.Attribute = ATTR_SIMPLE;
1da177e4
LT		 2558 c->Request.Type.Direction = XFER_READ;
2559 c->Request.Timeout = 0;
7c832835
BH		 2560 c->Request.CDB[0] = CISS_INQUIRY;
2561 c->Request.CDB[4] = size & 0xFF;
2562 break;
1da177e4
LT		 2563 case CISS_REPORT_LOG:
2564 case CISS_REPORT_PHYS:
7c832835 2565 /* Talking to controller so It's a physical command
1da177e4 2566 mode = 00 target = 0. Nothing to write.
7c832835 2567 */
1da177e4
LT		 2568 c->Request.CDBLen = 12;
2569 c->Request.Type.Attribute = ATTR_SIMPLE;
2570 c->Request.Type.Direction = XFER_READ;
2571 c->Request.Timeout = 0;
2572 c->Request.CDB[0] = cmd;
b028461d 2573 c->Request.CDB[6] = (size >> 24) & 0xFF; /* MSB */
1da177e4
LT		 2574 c->Request.CDB[7] = (size >> 16) & 0xFF;
2575 c->Request.CDB[8] = (size >> 8) & 0xFF;
2576 c->Request.CDB[9] = size & 0xFF;
2577 break;
2578
2579 case CCISS_READ_CAPACITY:
1da177e4
LT		 2580 c->Request.CDBLen = 10;
2581 c->Request.Type.Attribute = ATTR_SIMPLE;
2582 c->Request.Type.Direction = XFER_READ;
2583 c->Request.Timeout = 0;
2584 c->Request.CDB[0] = cmd;
7c832835 2585 break;
00988a35 2586 case CCISS_READ_CAPACITY_16:
00988a35
MMOD		 2587 c->Request.CDBLen = 16;
2588 c->Request.Type.Attribute = ATTR_SIMPLE;
2589 c->Request.Type.Direction = XFER_READ;
2590 c->Request.Timeout = 0;
2591 c->Request.CDB[0] = cmd;
2592 c->Request.CDB[1] = 0x10;
2593 c->Request.CDB[10] = (size >> 24) & 0xFF;
2594 c->Request.CDB[11] = (size >> 16) & 0xFF;
2595 c->Request.CDB[12] = (size >> 8) & 0xFF;
2596 c->Request.CDB[13] = size & 0xFF;
2597 c->Request.Timeout = 0;
2598 c->Request.CDB[0] = cmd;
2599 break;
1da177e4
LT		 2600 case CCISS_CACHE_FLUSH:
2601 c->Request.CDBLen = 12;
2602 c->Request.Type.Attribute = ATTR_SIMPLE;
2603 c->Request.Type.Direction = XFER_WRITE;
2604 c->Request.Timeout = 0;
2605 c->Request.CDB[0] = BMIC_WRITE;
2606 c->Request.CDB[6] = BMIC_CACHE_FLUSH;
59bd71a8
SC		 2607 c->Request.CDB[7] = (size >> 8) & 0xFF;
2608 c->Request.CDB[8] = size & 0xFF;
7c832835 2609 break;
88f627ae 2610 case TEST_UNIT_READY:
88f627ae
SC		 2611 c->Request.CDBLen = 6;
2612 c->Request.Type.Attribute = ATTR_SIMPLE;
2613 c->Request.Type.Direction = XFER_NONE;
2614 c->Request.Timeout = 0;
2615 break;
1da177e4 2616 default:
b2a4a43d 2617 dev_warn(&h->pdev->dev, "Unknown Command 0x%c\n", cmd);
e2019b58 2618 return IO_ERROR;
1da177e4
LT		 2619 }
2620 } else if (cmd_type == TYPE_MSG) {
2621 switch (cmd) {
8f71bb82 2622 case CCISS_ABORT_MSG:
3da8b713 2623 c->Request.CDBLen = 12;
2624 c->Request.Type.Attribute = ATTR_SIMPLE;
2625 c->Request.Type.Direction = XFER_WRITE;
2626 c->Request.Timeout = 0;
7c832835
BH		 2627 c->Request.CDB[0] = cmd; /* abort */
2628 c->Request.CDB[1] = 0; /* abort a command */
3da8b713 2629 /* buff contains the tag of the command to abort */
2630 memcpy(&c->Request.CDB[4], buff, 8);
2631 break;
8f71bb82 2632 case CCISS_RESET_MSG:
88f627ae 2633 c->Request.CDBLen = 16;
3da8b713 2634 c->Request.Type.Attribute = ATTR_SIMPLE;
88f627ae 2635 c->Request.Type.Direction = XFER_NONE;
3da8b713 2636 c->Request.Timeout = 0;
2637 memset(&c->Request.CDB[0], 0, sizeof(c->Request.CDB));
7c832835 2638 c->Request.CDB[0] = cmd; /* reset */
8f71bb82 2639 c->Request.CDB[1] = CCISS_RESET_TYPE_TARGET;
00988a35 2640 break;
8f71bb82 2641 case CCISS_NOOP_MSG:
1da177e4
LT		 2642 c->Request.CDBLen = 1;
2643 c->Request.Type.Attribute = ATTR_SIMPLE;
2644 c->Request.Type.Direction = XFER_WRITE;
2645 c->Request.Timeout = 0;
2646 c->Request.CDB[0] = cmd;
2647 break;
2648 default:
b2a4a43d
SC		 2649 dev_warn(&h->pdev->dev,
2650 "unknown message type %d\n", cmd);
1da177e4
LT		 2651 return IO_ERROR;
2652 }
2653 } else {
b2a4a43d 2654 dev_warn(&h->pdev->dev, "unknown command type %d\n", cmd_type);
1da177e4
LT		 2655 return IO_ERROR;
2656 }
2657 /* Fill in the scatter gather information */
2658 if (size > 0) {
2659 buff_dma_handle.val = (__u64) pci_map_single(h->pdev,
7c832835
BH		 2660 buff, size,
2661 PCI_DMA_BIDIRECTIONAL);
1da177e4
LT		 2662 c->SG[0].Addr.lower = buff_dma_handle.val32.lower;
2663 c->SG[0].Addr.upper = buff_dma_handle.val32.upper;
2664 c->SG[0].Len = size;
7c832835 2665 c->SG[0].Ext = 0; /* we are not chaining */
1da177e4
LT		 2666 }
2667 return status;
2668}
7c832835 2669
8d85fce7
GKH		 2670static int cciss_send_reset(ctlr_info_t *h, unsigned char *scsi3addr,
2671 u8 reset_type)
edc83d47
JA		 2672{
2673 CommandList_struct *c;
2674 int return_status;
2675
2676 c = cmd_alloc(h);
2677 if (!c)
2678 return -ENOMEM;
2679 return_status = fill_cmd(h, c, CCISS_RESET_MSG, NULL, 0, 0,
2680 CTLR_LUNID, TYPE_MSG);
2681 c->Request.CDB[1] = reset_type; /* fill_cmd defaults to target reset */
2682 if (return_status != IO_OK) {
2683 cmd_special_free(h, c);
2684 return return_status;
2685 }
2686 c->waiting = NULL;
2687 enqueue_cmd_and_start_io(h, c);
2688 /* Don't wait for completion, the reset won't complete. Don't free
2689 * the command either. This is the last command we will send before
2690 * re-initializing everything, so it doesn't matter and won't leak.
2691 */
2692 return 0;
2693}
2694
3c2ab402 2695static int check_target_status(ctlr_info_t *h, CommandList_struct *c)
2696{
2697 switch (c->err_info->ScsiStatus) {
2698 case SAM_STAT_GOOD:
2699 return IO_OK;
2700 case SAM_STAT_CHECK_CONDITION:
2701 switch (0xf & c->err_info->SenseInfo[2]) {
2702 case 0: return IO_OK; /* no sense */
2703 case 1: return IO_OK; /* recovered error */
2704 default:
c08fac65
SC		 2705 if (check_for_unit_attention(h, c))
2706 return IO_NEEDS_RETRY;
b2a4a43d 2707 dev_warn(&h->pdev->dev, "cmd 0x%02x "
3c2ab402 2708 "check condition, sense key = 0x%02x\n",
b2a4a43d 2709 c->Request.CDB[0], c->err_info->SenseInfo[2]);
3c2ab402 2710 }
2711 break;
2712 default:
b2a4a43d
SC		 2713 dev_warn(&h->pdev->dev, "cmd 0x%02x"
2714 "scsi status = 0x%02x\n",
3c2ab402 2715 c->Request.CDB[0], c->err_info->ScsiStatus);
2716 break;
2717 }
2718 return IO_ERROR;
2719}
2720
789a424a 2721static int process_sendcmd_error(ctlr_info_t *h, CommandList_struct *c)
1da177e4 2722{
5390cfc3 2723 int return_status = IO_OK;
7c832835 2724
789a424a 2725 if (c->err_info->CommandStatus == CMD_SUCCESS)
2726 return IO_OK;
5390cfc3 2727
2728 switch (c->err_info->CommandStatus) {
2729 case CMD_TARGET_STATUS:
3c2ab402 2730 return_status = check_target_status(h, c);
5390cfc3 2731 break;
2732 case CMD_DATA_UNDERRUN:
2733 case CMD_DATA_OVERRUN:
2734 /* expected for inquiry and report lun commands */
2735 break;
2736 case CMD_INVALID:
b2a4a43d 2737 dev_warn(&h->pdev->dev, "cmd 0x%02x is "
5390cfc3 2738 "reported invalid\n", c->Request.CDB[0]);
2739 return_status = IO_ERROR;
2740 break;
2741 case CMD_PROTOCOL_ERR:
b2a4a43d
SC		 2742 dev_warn(&h->pdev->dev, "cmd 0x%02x has "
2743 "protocol error\n", c->Request.CDB[0]);
5390cfc3 2744 return_status = IO_ERROR;
2745 break;
2746 case CMD_HARDWARE_ERR:
b2a4a43d 2747 dev_warn(&h->pdev->dev, "cmd 0x%02x had "
5390cfc3 2748 " hardware error\n", c->Request.CDB[0]);
2749 return_status = IO_ERROR;
2750 break;
2751 case CMD_CONNECTION_LOST:
b2a4a43d 2752 dev_warn(&h->pdev->dev, "cmd 0x%02x had "
5390cfc3 2753 "connection lost\n", c->Request.CDB[0]);
2754 return_status = IO_ERROR;
2755 break;
2756 case CMD_ABORTED:
b2a4a43d 2757 dev_warn(&h->pdev->dev, "cmd 0x%02x was "
5390cfc3 2758 "aborted\n", c->Request.CDB[0]);
2759 return_status = IO_ERROR;
2760 break;
2761 case CMD_ABORT_FAILED:
b2a4a43d 2762 dev_warn(&h->pdev->dev, "cmd 0x%02x reports "
5390cfc3 2763 "abort failed\n", c->Request.CDB[0]);
2764 return_status = IO_ERROR;
2765 break;
2766 case CMD_UNSOLICITED_ABORT:
b2a4a43d 2767 dev_warn(&h->pdev->dev, "unsolicited abort 0x%02x\n",
5390cfc3 2768 c->Request.CDB[0]);
789a424a 2769 return_status = IO_NEEDS_RETRY;
5390cfc3 2770 break;
6d9a4f9e
SC		 2771 case CMD_UNABORTABLE:
2772 dev_warn(&h->pdev->dev, "cmd unabortable\n");
2773 return_status = IO_ERROR;
2774 break;
5390cfc3 2775 default:
b2a4a43d 2776 dev_warn(&h->pdev->dev, "cmd 0x%02x returned "
5390cfc3 2777 "unknown status %x\n", c->Request.CDB[0],
2778 c->err_info->CommandStatus);
2779 return_status = IO_ERROR;
7c832835 2780 }
789a424a 2781 return return_status;
2782}
2783
2784static int sendcmd_withirq_core(ctlr_info_t *h, CommandList_struct *c,
2785 int attempt_retry)
2786{
2787 DECLARE_COMPLETION_ONSTACK(wait);
2788 u64bit buff_dma_handle;
789a424a 2789 int return_status = IO_OK;
2790
2791resend_cmd2:
2792 c->waiting = &wait;
664a717d 2793 enqueue_cmd_and_start_io(h, c);
789a424a 2794
2795 wait_for_completion(&wait);
2796
2797 if (c->err_info->CommandStatus == 0 || !attempt_retry)
2798 goto command_done;
2799
2800 return_status = process_sendcmd_error(h, c);
2801
2802 if (return_status == IO_NEEDS_RETRY &&
2803 c->retry_count < MAX_CMD_RETRIES) {
b2a4a43d 2804 dev_warn(&h->pdev->dev, "retrying 0x%02x\n",
789a424a 2805 c->Request.CDB[0]);
2806 c->retry_count++;
2807 /* erase the old error information */
2808 memset(c->err_info, 0, sizeof(ErrorInfo_struct));
2809 return_status = IO_OK;
2810 INIT_COMPLETION(wait);
2811 goto resend_cmd2;
2812 }
5390cfc3 2813
2814command_done:
1da177e4 2815 /* unlock the buffers from DMA */
bb2a37bf
MM		 2816 buff_dma_handle.val32.lower = c->SG[0].Addr.lower;
2817 buff_dma_handle.val32.upper = c->SG[0].Addr.upper;
7c832835
BH		 2818 pci_unmap_single(h->pdev, (dma_addr_t) buff_dma_handle.val,
2819 c->SG[0].Len, PCI_DMA_BIDIRECTIONAL);
5390cfc3 2820 return return_status;
2821}
2822
f70dba83 2823static int sendcmd_withirq(ctlr_info_t *h, __u8 cmd, void *buff, size_t size,
b57695fe 2824 __u8 page_code, unsigned char scsi3addr[],
2825 int cmd_type)
5390cfc3 2826{
5390cfc3 2827 CommandList_struct *c;
2828 int return_status;
2829
6b4d96b8 2830 c = cmd_special_alloc(h);
5390cfc3 2831 if (!c)
2832 return -ENOMEM;
f70dba83 2833 return_status = fill_cmd(h, c, cmd, buff, size, page_code,
b57695fe 2834 scsi3addr, cmd_type);
5390cfc3 2835 if (return_status == IO_OK)
789a424a 2836 return_status = sendcmd_withirq_core(h, c, 1);
2837
6b4d96b8 2838 cmd_special_free(h, c);
7c832835 2839 return return_status;
1da177e4 2840}
7c832835 2841
f70dba83 2842static void cciss_geometry_inquiry(ctlr_info_t *h, int logvol,
7b838bde 2843 sector_t total_size,
7c832835
BH		 2844 unsigned int block_size,
2845 InquiryData_struct *inq_buff,
2846 drive_info_struct *drv)
1da177e4
LT		 2847{
2848 int return_code;
00988a35 2849 unsigned long t;
b57695fe 2850 unsigned char scsi3addr[8];
00988a35 2851
1da177e4 2852 memset(inq_buff, 0, sizeof(InquiryData_struct));
f70dba83
SC		 2853 log_unit_to_scsi3addr(h, scsi3addr, logvol);
2854 return_code = sendcmd_withirq(h, CISS_INQUIRY, inq_buff,
7b838bde 2855 sizeof(*inq_buff), 0xC1, scsi3addr, TYPE_CMD);
1da177e4 2856 if (return_code == IO_OK) {
7c832835 2857 if (inq_buff->data_byte[8] == 0xFF) {
b2a4a43d
SC		 2858 dev_warn(&h->pdev->dev,
2859 "reading geometry failed, volume "
7c832835 2860 "does not support reading geometry\n");
1da177e4 2861 drv->heads = 255;
b028461d 2862 drv->sectors = 32; /* Sectors per track */
7f42d3b8 2863 drv->cylinders = total_size + 1;
89f97ad1 2864 drv->raid_level = RAID_UNKNOWN;
1da177e4 2865 } else {
1da177e4
LT		 2866 drv->heads = inq_buff->data_byte[6];
2867 drv->sectors = inq_buff->data_byte[7];
2868 drv->cylinders = (inq_buff->data_byte[4] & 0xff) << 8;
2869 drv->cylinders += inq_buff->data_byte[5];
2870 drv->raid_level = inq_buff->data_byte[8];
3f7705ea
MW		 2871 }
2872 drv->block_size = block_size;
97c06978 2873 drv->nr_blocks = total_size + 1;
3f7705ea
MW		 2874 t = drv->heads * drv->sectors;
2875 if (t > 1) {
97c06978
MMOD		 2876 sector_t real_size = total_size + 1;
2877 unsigned long rem = sector_div(real_size, t);
3f7705ea 2878 if (rem)
97c06978
MMOD		 2879 real_size++;
2880 drv->cylinders = real_size;
1da177e4 2881 }
7c832835 2882 } else { /* Get geometry failed */
b2a4a43d 2883 dev_warn(&h->pdev->dev, "reading geometry failed\n");
1da177e4 2884 }
1da177e4 2885}
7c832835 2886
1da177e4 2887static void
f70dba83 2888cciss_read_capacity(ctlr_info_t *h, int logvol, sector_t *total_size,
7c832835 2889 unsigned int *block_size)
1da177e4 2890{
00988a35 2891 ReadCapdata_struct *buf;
1da177e4 2892 int return_code;
b57695fe 2893 unsigned char scsi3addr[8];
1aebe187
MK		 2894
2895 buf = kzalloc(sizeof(ReadCapdata_struct), GFP_KERNEL);
2896 if (!buf) {
b2a4a43d 2897 dev_warn(&h->pdev->dev, "out of memory\n");
00988a35
MMOD		 2898 return;
2899 }
1aebe187 2900
f70dba83
SC		 2901 log_unit_to_scsi3addr(h, scsi3addr, logvol);
2902 return_code = sendcmd_withirq(h, CCISS_READ_CAPACITY, buf,
7b838bde 2903 sizeof(ReadCapdata_struct), 0, scsi3addr, TYPE_CMD);
1da177e4 2904 if (return_code == IO_OK) {
4c1f2b31
AV		 2905 *total_size = be32_to_cpu(*(__be32 *) buf->total_size);
2906 *block_size = be32_to_cpu(*(__be32 *) buf->block_size);
7c832835 2907 } else { /* read capacity command failed */
b2a4a43d 2908 dev_warn(&h->pdev->dev, "read capacity failed\n");
1da177e4
LT		 2909 *total_size = 0;
2910 *block_size = BLOCK_SIZE;
2911 }
00988a35 2912 kfree(buf);
00988a35
MMOD		 2913}
2914
f70dba83 2915static void cciss_read_capacity_16(ctlr_info_t *h, int logvol,
7b838bde 2916 sector_t *total_size, unsigned int *block_size)
00988a35
MMOD		 2917{
2918 ReadCapdata_struct_16 *buf;
2919 int return_code;
b57695fe 2920 unsigned char scsi3addr[8];
1aebe187
MK		 2921
2922 buf = kzalloc(sizeof(ReadCapdata_struct_16), GFP_KERNEL);
2923 if (!buf) {
b2a4a43d 2924 dev_warn(&h->pdev->dev, "out of memory\n");
00988a35
MMOD		 2925 return;
2926 }
1aebe187 2927
f70dba83
SC		 2928 log_unit_to_scsi3addr(h, scsi3addr, logvol);
2929 return_code = sendcmd_withirq(h, CCISS_READ_CAPACITY_16,
2930 buf, sizeof(ReadCapdata_struct_16),
7b838bde 2931 0, scsi3addr, TYPE_CMD);
00988a35 2932 if (return_code == IO_OK) {
4c1f2b31
AV		 2933 *total_size = be64_to_cpu(*(__be64 *) buf->total_size);
2934 *block_size = be32_to_cpu(*(__be32 *) buf->block_size);
00988a35 2935 } else { /* read capacity command failed */
b2a4a43d 2936 dev_warn(&h->pdev->dev, "read capacity failed\n");
00988a35
MMOD		 2937 *total_size = 0;
2938 *block_size = BLOCK_SIZE;
2939 }
b2a4a43d 2940 dev_info(&h->pdev->dev, " blocks= %llu block_size= %d\n",
97c06978 2941 (unsigned long long)*total_size+1, *block_size);
00988a35 2942 kfree(buf);
1da177e4
LT		 2943}
2944
1da177e4
LT		 2945static int cciss_revalidate(struct gendisk *disk)
2946{
2947 ctlr_info_t *h = get_host(disk);
2948 drive_info_struct *drv = get_drv(disk);
2949 int logvol;
7c832835 2950 int FOUND = 0;
1da177e4 2951 unsigned int block_size;
00988a35 2952 sector_t total_size;
1da177e4
LT		 2953 InquiryData_struct *inq_buff = NULL;
2954
68264e9d 2955 for (logvol = 0; logvol <= h->highest_lun; logvol++) {
0fc13c89 2956 if (!h->drv[logvol])
453434cf 2957 continue;
9cef0d2f 2958 if (memcmp(h->drv[logvol]->LunID, drv->LunID,
39ccf9a6 2959 sizeof(drv->LunID)) == 0) {
7c832835 2960 FOUND = 1;
1da177e4
LT		 2961 break;
2962 }
2963 }
2964
7c832835
BH		 2965 if (!FOUND)
2966 return 1;
1da177e4 2967
7c832835
BH		 2968 inq_buff = kmalloc(sizeof(InquiryData_struct), GFP_KERNEL);
2969 if (inq_buff == NULL) {
b2a4a43d 2970 dev_warn(&h->pdev->dev, "out of memory\n");
7c832835
BH		 2971 return 1;
2972 }
00988a35 2973 if (h->cciss_read == CCISS_READ_10) {
f70dba83 2974 cciss_read_capacity(h, logvol,
00988a35
MMOD		 2975 &total_size, &block_size);
2976 } else {
f70dba83 2977 cciss_read_capacity_16(h, logvol,
00988a35
MMOD		 2978 &total_size, &block_size);
2979 }
f70dba83 2980 cciss_geometry_inquiry(h, logvol, total_size, block_size,
7c832835 2981 inq_buff, drv);
1da177e4 2982
e1defc4f 2983 blk_queue_logical_block_size(drv->queue, drv->block_size);
1da177e4
LT		 2984 set_capacity(disk, drv->nr_blocks);
2985
1da177e4
LT		 2986 kfree(inq_buff);
2987 return 0;
2988}
2989
1da177e4
LT		 2990/*
2991 * Map (physical) PCI mem into (virtual) kernel space
2992 */
2993static void __iomem *remap_pci_mem(ulong base, ulong size)
2994{
7c832835
BH		 2995 ulong page_base = ((ulong) base) & PAGE_MASK;
2996 ulong page_offs = ((ulong) base) - page_base;
2997 void __iomem *page_remapped = ioremap(page_base, page_offs + size);
1da177e4 2998
7c832835 2999 return page_remapped ? (page_remapped + page_offs) : NULL;
1da177e4
LT		 3000}
3001
7c832835
BH		 3002/*
3003 * Takes jobs of the Q and sends them to the hardware, then puts it on
3004 * the Q to wait for completion.
3005 */
3006static void start_io(ctlr_info_t *h)
1da177e4
LT		 3007{
3008 CommandList_struct *c;
7c832835 3009
e6e1ee93
JA		 3010 while (!list_empty(&h->reqQ)) {
3011 c = list_entry(h->reqQ.next, CommandList_struct, list);
1da177e4
LT		 3012 /* can't do anything if fifo is full */
3013 if ((h->access.fifo_full(h))) {
b2a4a43d 3014 dev_warn(&h->pdev->dev, "fifo full\n");
1da177e4
LT		 3015 break;
3016 }
3017
7c832835 3018 /* Get the first entry from the Request Q */
8a3173de 3019 removeQ(c);
1da177e4 3020 h->Qdepth--;
7c832835
BH		 3021
3022 /* Tell the controller execute command */
1da177e4 3023 h->access.submit_command(h, c);
7c832835
BH		 3024
3025 /* Put job onto the completed Q */
8a3173de 3026 addQ(&h->cmpQ, c);
1da177e4
LT		 3027 }
3028}
7c832835 3029
f70dba83 3030/* Assumes that h->lock is held. */
1da177e4
LT		 3031/* Zeros out the error record and then resends the command back */
3032/* to the controller */
7c832835 3033static inline void resend_cciss_cmd(ctlr_info_t *h, CommandList_struct *c)
1da177e4
LT		 3034{
3035 /* erase the old error information */
3036 memset(c->err_info, 0, sizeof(ErrorInfo_struct));
3037
3038 /* add it to software queue and then send it to the controller */
8a3173de 3039 addQ(&h->reqQ, c);
1da177e4 3040 h->Qdepth++;
7c832835 3041 if (h->Qdepth > h->maxQsinceinit)
1da177e4
LT		 3042 h->maxQsinceinit = h->Qdepth;
3043
3044 start_io(h);
3045}
a9925a06 3046
1a614f50
SC		 3047static inline unsigned int make_status_bytes(unsigned int scsi_status_byte,
3048 unsigned int msg_byte, unsigned int host_byte,
3049 unsigned int driver_byte)
3050{
3051 /* inverse of macros in scsi.h */
3052 return (scsi_status_byte & 0xff) |
3053 ((msg_byte & 0xff) << 8) |
3054 ((host_byte & 0xff) << 16) |
3055 ((driver_byte & 0xff) << 24);
3056}
3057
0a9279cc
MM		 3058static inline int evaluate_target_status(ctlr_info_t *h,
3059 CommandList_struct *cmd, int *retry_cmd)
03bbfee5
MMOD		 3060{
3061 unsigned char sense_key;
1a614f50
SC		 3062 unsigned char status_byte, msg_byte, host_byte, driver_byte;
3063 int error_value;
3064
0a9279cc 3065 *retry_cmd = 0;
1a614f50
SC		 3066 /* If we get in here, it means we got "target status", that is, scsi status */
3067 status_byte = cmd->err_info->ScsiStatus;
3068 driver_byte = DRIVER_OK;
3069 msg_byte = cmd->err_info->CommandStatus; /* correct? seems too device specific */
3070
33659ebb 3071 if (cmd->rq->cmd_type == REQ_TYPE_BLOCK_PC)
1a614f50
SC		 3072 host_byte = DID_PASSTHROUGH;
3073 else
3074 host_byte = DID_OK;
3075
3076 error_value = make_status_bytes(status_byte, msg_byte,
3077 host_byte, driver_byte);
03bbfee5 3078
1a614f50 3079 if (cmd->err_info->ScsiStatus != SAM_STAT_CHECK_CONDITION) {
33659ebb 3080 if (cmd->rq->cmd_type != REQ_TYPE_BLOCK_PC)
b2a4a43d 3081 dev_warn(&h->pdev->dev, "cmd %p "
03bbfee5
MMOD		 3082 "has SCSI Status 0x%x\n",
3083 cmd, cmd->err_info->ScsiStatus);
1a614f50 3084 return error_value;
03bbfee5
MMOD		 3085 }
3086
3087 /* check the sense key */
3088 sense_key = 0xf & cmd->err_info->SenseInfo[2];
3089 /* no status or recovered error */
33659ebb
CH		 3090 if (((sense_key == 0x0) || (sense_key == 0x1)) &&
3091 (cmd->rq->cmd_type != REQ_TYPE_BLOCK_PC))
1a614f50 3092 error_value = 0;
03bbfee5 3093
0a9279cc 3094 if (check_for_unit_attention(h, cmd)) {
33659ebb 3095 *retry_cmd = !(cmd->rq->cmd_type == REQ_TYPE_BLOCK_PC);
0a9279cc
MM		 3096 return 0;
3097 }
3098
33659ebb
CH		 3099 /* Not SG_IO or similar? */
3100 if (cmd->rq->cmd_type != REQ_TYPE_BLOCK_PC) {
1a614f50 3101 if (error_value != 0)
b2a4a43d 3102 dev_warn(&h->pdev->dev, "cmd %p has CHECK CONDITION"
03bbfee5 3103 " sense key = 0x%x\n", cmd, sense_key);
1a614f50 3104 return error_value;
03bbfee5
MMOD		 3105 }
3106
3107 /* SG_IO or similar, copy sense data back */
3108 if (cmd->rq->sense) {
3109 if (cmd->rq->sense_len > cmd->err_info->SenseLen)
3110 cmd->rq->sense_len = cmd->err_info->SenseLen;
3111 memcpy(cmd->rq->sense, cmd->err_info->SenseInfo,
3112 cmd->rq->sense_len);
3113 } else
3114 cmd->rq->sense_len = 0;
3115
1a614f50 3116 return error_value;
03bbfee5
MMOD		 3117}
3118
7c832835 3119/* checks the status of the job and calls complete buffers to mark all
a9925a06
JA		 3120 * buffers for the completed job. Note that this function does not need
3121 * to hold the hba/queue lock.
7c832835
BH		 3122 */
3123static inline void complete_command(ctlr_info_t *h, CommandList_struct *cmd,
3124 int timeout)
1da177e4 3125{
1da177e4 3126 int retry_cmd = 0;
198b7660
MMOD		 3127 struct request *rq = cmd->rq;
3128
3129 rq->errors = 0;
7c832835 3130
1da177e4 3131 if (timeout)
1a614f50 3132 rq->errors = make_status_bytes(0, 0, 0, DRIVER_TIMEOUT);
1da177e4 3133
d38ae168
MMOD		 3134 if (cmd->err_info->CommandStatus == 0) /* no error has occurred */
3135 goto after_error_processing;
7c832835 3136
d38ae168 3137 switch (cmd->err_info->CommandStatus) {
d38ae168 3138 case CMD_TARGET_STATUS:
0a9279cc 3139 rq->errors = evaluate_target_status(h, cmd, &retry_cmd);
d38ae168
MMOD		 3140 break;
3141 case CMD_DATA_UNDERRUN:
33659ebb 3142 if (cmd->rq->cmd_type == REQ_TYPE_FS) {
b2a4a43d 3143 dev_warn(&h->pdev->dev, "cmd %p has"
03bbfee5
MMOD		 3144 " completed with data underrun "
3145 "reported\n", cmd);
c3a4d78c 3146 cmd->rq->resid_len = cmd->err_info->ResidualCnt;
03bbfee5 3147 }
d38ae168
MMOD		 3148 break;
3149 case CMD_DATA_OVERRUN:
33659ebb 3150 if (cmd->rq->cmd_type == REQ_TYPE_FS)
b2a4a43d 3151 dev_warn(&h->pdev->dev, "cciss: cmd %p has"
03bbfee5
MMOD		 3152 " completed with data overrun "
3153 "reported\n", cmd);
d38ae168
MMOD		 3154 break;
3155 case CMD_INVALID:
b2a4a43d 3156 dev_warn(&h->pdev->dev, "cciss: cmd %p is "
d38ae168 3157 "reported invalid\n", cmd);
1a614f50
SC		 3158 rq->errors = make_status_bytes(SAM_STAT_GOOD,
3159 cmd->err_info->CommandStatus, DRIVER_OK,
33659ebb
CH		 3160 (cmd->rq->cmd_type == REQ_TYPE_BLOCK_PC) ?
3161 DID_PASSTHROUGH : DID_ERROR);
d38ae168
MMOD		 3162 break;
3163 case CMD_PROTOCOL_ERR:
b2a4a43d
SC		 3164 dev_warn(&h->pdev->dev, "cciss: cmd %p has "
3165 "protocol error\n", cmd);
1a614f50
SC		 3166 rq->errors = make_status_bytes(SAM_STAT_GOOD,
3167 cmd->err_info->CommandStatus, DRIVER_OK,
33659ebb
CH		 3168 (cmd->rq->cmd_type == REQ_TYPE_BLOCK_PC) ?
3169 DID_PASSTHROUGH : DID_ERROR);
d38ae168
MMOD		 3170 break;
3171 case CMD_HARDWARE_ERR:
b2a4a43d 3172 dev_warn(&h->pdev->dev, "cciss: cmd %p had "
d38ae168 3173 " hardware error\n", cmd);
1a614f50
SC		 3174 rq->errors = make_status_bytes(SAM_STAT_GOOD,
3175 cmd->err_info->CommandStatus, DRIVER_OK,
33659ebb
CH		 3176 (cmd->rq->cmd_type == REQ_TYPE_BLOCK_PC) ?
3177 DID_PASSTHROUGH : DID_ERROR);
d38ae168
MMOD		 3178 break;
3179 case CMD_CONNECTION_LOST:
b2a4a43d 3180 dev_warn(&h->pdev->dev, "cciss: cmd %p had "
d38ae168 3181 "connection lost\n", cmd);
1a614f50
SC		 3182 rq->errors = make_status_bytes(SAM_STAT_GOOD,
3183 cmd->err_info->CommandStatus, DRIVER_OK,
33659ebb
CH		 3184 (cmd->rq->cmd_type == REQ_TYPE_BLOCK_PC) ?
3185 DID_PASSTHROUGH : DID_ERROR);
d38ae168
MMOD		 3186 break;
3187 case CMD_ABORTED:
b2a4a43d 3188 dev_warn(&h->pdev->dev, "cciss: cmd %p was "
d38ae168 3189 "aborted\n", cmd);
1a614f50
SC		 3190 rq->errors = make_status_bytes(SAM_STAT_GOOD,
3191 cmd->err_info->CommandStatus, DRIVER_OK,
33659ebb
CH		 3192 (cmd->rq->cmd_type == REQ_TYPE_BLOCK_PC) ?
3193 DID_PASSTHROUGH : DID_ABORT);
d38ae168
MMOD		 3194 break;
3195 case CMD_ABORT_FAILED:
b2a4a43d 3196 dev_warn(&h->pdev->dev, "cciss: cmd %p reports "
d38ae168 3197 "abort failed\n", cmd);
1a614f50
SC		 3198 rq->errors = make_status_bytes(SAM_STAT_GOOD,
3199 cmd->err_info->CommandStatus, DRIVER_OK,
33659ebb
CH		 3200 (cmd->rq->cmd_type == REQ_TYPE_BLOCK_PC) ?
3201 DID_PASSTHROUGH : DID_ERROR);
d38ae168
MMOD		 3202 break;
3203 case CMD_UNSOLICITED_ABORT:
b2a4a43d 3204 dev_warn(&h->pdev->dev, "cciss%d: unsolicited "
d38ae168
MMOD		 3205 "abort %p\n", h->ctlr, cmd);
3206 if (cmd->retry_count < MAX_CMD_RETRIES) {
3207 retry_cmd = 1;
b2a4a43d 3208 dev_warn(&h->pdev->dev, "retrying %p\n", cmd);
d38ae168
MMOD		 3209 cmd->retry_count++;
3210 } else
b2a4a43d
SC		 3211 dev_warn(&h->pdev->dev,
3212 "%p retried too many times\n", cmd);
1a614f50
SC		 3213 rq->errors = make_status_bytes(SAM_STAT_GOOD,
3214 cmd->err_info->CommandStatus, DRIVER_OK,
33659ebb
CH		 3215 (cmd->rq->cmd_type == REQ_TYPE_BLOCK_PC) ?
3216 DID_PASSTHROUGH : DID_ABORT);
d38ae168
MMOD		 3217 break;
3218 case CMD_TIMEOUT:
b2a4a43d 3219 dev_warn(&h->pdev->dev, "cmd %p timedout\n", cmd);
1a614f50
SC		 3220 rq->errors = make_status_bytes(SAM_STAT_GOOD,
3221 cmd->err_info->CommandStatus, DRIVER_OK,
33659ebb
CH		 3222 (cmd->rq->cmd_type == REQ_TYPE_BLOCK_PC) ?
3223 DID_PASSTHROUGH : DID_ERROR);
d38ae168 3224 break;
6d9a4f9e
SC		 3225 case CMD_UNABORTABLE:
3226 dev_warn(&h->pdev->dev, "cmd %p unabortable\n", cmd);
3227 rq->errors = make_status_bytes(SAM_STAT_GOOD,
3228 cmd->err_info->CommandStatus, DRIVER_OK,
3229 cmd->rq->cmd_type == REQ_TYPE_BLOCK_PC ?
3230 DID_PASSTHROUGH : DID_ERROR);
3231 break;
d38ae168 3232 default:
b2a4a43d 3233 dev_warn(&h->pdev->dev, "cmd %p returned "
d38ae168
MMOD		 3234 "unknown status %x\n", cmd,
3235 cmd->err_info->CommandStatus);
1a614f50
SC		 3236 rq->errors = make_status_bytes(SAM_STAT_GOOD,
3237 cmd->err_info->CommandStatus, DRIVER_OK,
33659ebb
CH		 3238 (cmd->rq->cmd_type == REQ_TYPE_BLOCK_PC) ?
3239 DID_PASSTHROUGH : DID_ERROR);
1da177e4 3240 }
d38ae168
MMOD		 3241
3242after_error_processing:
3243
1da177e4 3244 /* We need to return this command */
7c832835
BH		 3245 if (retry_cmd) {
3246 resend_cciss_cmd(h, cmd);
1da177e4 3247 return;
7c832835 3248 }
03bbfee5 3249 cmd->rq->completion_data = cmd;
a9925a06 3250 blk_complete_request(cmd->rq);
1da177e4
LT		 3251}
3252
0c2b3908
MM		 3253static inline u32 cciss_tag_contains_index(u32 tag)
3254{
5e216153 3255#define DIRECT_LOOKUP_BIT 0x10
0c2b3908
MM		 3256 return tag & DIRECT_LOOKUP_BIT;
3257}
3258
3259static inline u32 cciss_tag_to_index(u32 tag)
3260{
5e216153 3261#define DIRECT_LOOKUP_SHIFT 5
0c2b3908
MM		 3262 return tag >> DIRECT_LOOKUP_SHIFT;
3263}
3264
0498cc2a 3265static inline u32 cciss_tag_discard_error_bits(ctlr_info_t *h, u32 tag)
0c2b3908 3266{
0498cc2a
SC		 3267#define CCISS_PERF_ERROR_BITS ((1 << DIRECT_LOOKUP_SHIFT) - 1)
3268#define CCISS_SIMPLE_ERROR_BITS 0x03
3269 if (likely(h->transMethod & CFGTBL_Trans_Performant))
3270 return tag & ~CCISS_PERF_ERROR_BITS;
3271 return tag & ~CCISS_SIMPLE_ERROR_BITS;
0c2b3908
MM		 3272}
3273
3274static inline void cciss_mark_tag_indexed(u32 *tag)
3275{
3276 *tag |= DIRECT_LOOKUP_BIT;
3277}
3278
3279static inline void cciss_set_tag_index(u32 *tag, u32 index)
3280{
3281 *tag |= (index << DIRECT_LOOKUP_SHIFT);
3282}
3283
7c832835
BH		 3284/*
3285 * Get a request and submit it to the controller.
1da177e4 3286 */
165125e1 3287static void do_cciss_request(struct request_queue *q)
1da177e4 3288{
7c832835 3289 ctlr_info_t *h = q->queuedata;
1da177e4 3290 CommandList_struct *c;
00988a35
MMOD		 3291 sector_t start_blk;
3292 int seg;
1da177e4
LT		 3293 struct request *creq;
3294 u64bit temp64;
5c07a311
DB		 3295 struct scatterlist *tmp_sg;
3296 SGDescriptor_struct *curr_sg;
1da177e4
LT		 3297 drive_info_struct *drv;
3298 int i, dir;
5c07a311
DB		 3299 int sg_index = 0;
3300 int chained = 0;
1da177e4 3301
7c832835 3302 queue:
9934c8c0 3303 creq = blk_peek_request(q);
1da177e4
LT		 3304 if (!creq)
3305 goto startio;
3306
5c07a311 3307 BUG_ON(creq->nr_phys_segments > h->maxsgentries);
1da177e4 3308
6b4d96b8
SC		 3309 c = cmd_alloc(h);
3310 if (!c)
1da177e4
LT		 3311 goto full;
3312
9934c8c0 3313 blk_start_request(creq);
1da177e4 3314
5c07a311 3315 tmp_sg = h->scatter_list[c->cmdindex];
1da177e4
LT		 3316 spin_unlock_irq(q->queue_lock);
3317
3318 c->cmd_type = CMD_RWREQ;
3319 c->rq = creq;
7c832835
BH		 3320
3321 /* fill in the request */
1da177e4 3322 drv = creq->rq_disk->private_data;
b028461d 3323 c->Header.ReplyQueue = 0; /* unused in simple mode */
33079b21
MM		 3324 /* got command from pool, so use the command block index instead */
3325 /* for direct lookups. */
3326 /* The first 2 bits are reserved for controller error reporting. */
0c2b3908
MM		 3327 cciss_set_tag_index(&c->Header.Tag.lower, c->cmdindex);
3328 cciss_mark_tag_indexed(&c->Header.Tag.lower);
39ccf9a6 3329 memcpy(&c->Header.LUN, drv->LunID, sizeof(drv->LunID));
b028461d 3330 c->Request.CDBLen = 10; /* 12 byte commands not in FW yet; */
3331 c->Request.Type.Type = TYPE_CMD; /* It is a command. */
7c832835
BH		 3332 c->Request.Type.Attribute = ATTR_SIMPLE;
3333 c->Request.Type.Direction =
a52de245 3334 (rq_data_dir(creq) == READ) ? XFER_READ : XFER_WRITE;
b028461d 3335 c->Request.Timeout = 0; /* Don't time out */
7c832835 3336 c->Request.CDB[0] =
00988a35 3337 (rq_data_dir(creq) == READ) ? h->cciss_read : h->cciss_write;
83096ebf 3338 start_blk = blk_rq_pos(creq);
b2a4a43d 3339 dev_dbg(&h->pdev->dev, "sector =%d nr_sectors=%d\n",
83096ebf 3340 (int)blk_rq_pos(creq), (int)blk_rq_sectors(creq));
5c07a311 3341 sg_init_table(tmp_sg, h->maxsgentries);
1da177e4
LT		 3342 seg = blk_rq_map_sg(q, creq, tmp_sg);
3343
7c832835 3344 /* get the DMA records for the setup */
1da177e4
LT		 3345 if (c->Request.Type.Direction == XFER_READ)
3346 dir = PCI_DMA_FROMDEVICE;
3347 else
3348 dir = PCI_DMA_TODEVICE;
3349
5c07a311
DB		 3350 curr_sg = c->SG;
3351 sg_index = 0;
3352 chained = 0;
3353
7c832835 3354 for (i = 0; i < seg; i++) {
5c07a311
DB		 3355 if (((sg_index+1) == (h->max_cmd_sgentries)) &&
3356 !chained && ((seg - i) > 1)) {
5c07a311 3357 /* Point to next chain block. */
dccc9b56 3358 curr_sg = h->cmd_sg_list[c->cmdindex];
5c07a311
DB		 3359 sg_index = 0;
3360 chained = 1;
3361 }
3362 curr_sg[sg_index].Len = tmp_sg[i].length;
45711f1a 3363 temp64.val = (__u64) pci_map_page(h->pdev, sg_page(&tmp_sg[i]),
5c07a311
DB		 3364 tmp_sg[i].offset,
3365 tmp_sg[i].length, dir);
3366 curr_sg[sg_index].Addr.lower = temp64.val32.lower;
3367 curr_sg[sg_index].Addr.upper = temp64.val32.upper;
3368 curr_sg[sg_index].Ext = 0; /* we are not chaining */
5c07a311 3369 ++sg_index;
1da177e4 3370 }
d45033ef
SC		 3371 if (chained)
3372 cciss_map_sg_chain_block(h, c, h->cmd_sg_list[c->cmdindex],
3373 (seg - (h->max_cmd_sgentries - 1)) *
3374 sizeof(SGDescriptor_struct));
5c07a311 3375
7c832835
BH		 3376 /* track how many SG entries we are using */
3377 if (seg > h->maxSG)
3378 h->maxSG = seg;
1da177e4 3379
b2a4a43d 3380 dev_dbg(&h->pdev->dev, "Submitting %u sectors in %d segments "
5c07a311
DB		 3381 "chained[%d]\n",
3382 blk_rq_sectors(creq), seg, chained);
1da177e4 3383
5e216153
MM		 3384 c->Header.SGTotal = seg + chained;
3385 if (seg <= h->max_cmd_sgentries)
3386 c->Header.SGList = c->Header.SGTotal;
3387 else
5c07a311 3388 c->Header.SGList = h->max_cmd_sgentries;
5e216153 3389 set_performant_mode(h, c);
5c07a311 3390
33659ebb 3391 if (likely(creq->cmd_type == REQ_TYPE_FS)) {
03bbfee5
MMOD		 3392 if(h->cciss_read == CCISS_READ_10) {
3393 c->Request.CDB[1] = 0;
b028461d 3394 c->Request.CDB[2] = (start_blk >> 24) & 0xff; /* MSB */
03bbfee5
MMOD		 3395 c->Request.CDB[3] = (start_blk >> 16) & 0xff;
3396 c->Request.CDB[4] = (start_blk >> 8) & 0xff;
3397 c->Request.CDB[5] = start_blk & 0xff;
b028461d 3398 c->Request.CDB[6] = 0; /* (sect >> 24) & 0xff; MSB */
83096ebf
TH		 3399 c->Request.CDB[7] = (blk_rq_sectors(creq) >> 8) & 0xff;
3400 c->Request.CDB[8] = blk_rq_sectors(creq) & 0xff;
03bbfee5
MMOD		 3401 c->Request.CDB[9] = c->Request.CDB[11] = c->Request.CDB[12] = 0;
3402 } else {
582539e5
RD		 3403 u32 upper32 = upper_32_bits(start_blk);
3404
03bbfee5
MMOD		 3405 c->Request.CDBLen = 16;
3406 c->Request.CDB[1]= 0;
b028461d 3407 c->Request.CDB[2]= (upper32 >> 24) & 0xff; /* MSB */
582539e5
RD		 3408 c->Request.CDB[3]= (upper32 >> 16) & 0xff;
3409 c->Request.CDB[4]= (upper32 >> 8) & 0xff;
3410 c->Request.CDB[5]= upper32 & 0xff;
03bbfee5
MMOD		 3411 c->Request.CDB[6]= (start_blk >> 24) & 0xff;
3412 c->Request.CDB[7]= (start_blk >> 16) & 0xff;
3413 c->Request.CDB[8]= (start_blk >> 8) & 0xff;
3414 c->Request.CDB[9]= start_blk & 0xff;
83096ebf
TH		 3415 c->Request.CDB[10]= (blk_rq_sectors(creq) >> 24) & 0xff;
3416 c->Request.CDB[11]= (blk_rq_sectors(creq) >> 16) & 0xff;
3417 c->Request.CDB[12]= (blk_rq_sectors(creq) >> 8) & 0xff;
3418 c->Request.CDB[13]= blk_rq_sectors(creq) & 0xff;
03bbfee5
MMOD		 3419 c->Request.CDB[14] = c->Request.CDB[15] = 0;
3420 }
33659ebb 3421 } else if (creq->cmd_type == REQ_TYPE_BLOCK_PC) {
03bbfee5
MMOD		 3422 c->Request.CDBLen = creq->cmd_len;
3423 memcpy(c->Request.CDB, creq->cmd, BLK_MAX_CDB);
00988a35 3424 } else {
b2a4a43d
SC		 3425 dev_warn(&h->pdev->dev, "bad request type %d\n",
3426 creq->cmd_type);
03bbfee5 3427 BUG();
00988a35 3428 }
1da177e4
LT		 3429
3430 spin_lock_irq(q->queue_lock);
3431
8a3173de 3432 addQ(&h->reqQ, c);
1da177e4 3433 h->Qdepth++;
7c832835
BH		 3434 if (h->Qdepth > h->maxQsinceinit)
3435 h->maxQsinceinit = h->Qdepth;
1da177e4
LT		 3436
3437 goto queue;
00988a35 3438full:
1da177e4 3439 blk_stop_queue(q);
00988a35 3440startio:
1da177e4
LT		 3441 /* We will already have the driver lock here so not need
3442 * to lock it.
7c832835 3443 */
1da177e4
LT		 3444 start_io(h);
3445}
3446
3da8b713 3447static inline unsigned long get_next_completion(ctlr_info_t *h)
3448{
3da8b713 3449 return h->access.command_completed(h);
3da8b713 3450}
3451
3452static inline int interrupt_pending(ctlr_info_t *h)
3453{
3da8b713 3454 return h->access.intr_pending(h);
3da8b713 3455}
3456
3457static inline long interrupt_not_for_us(ctlr_info_t *h)
3458{
81125860 3459 return ((h->access.intr_pending(h) == 0) ||
2cf3af1c 3460 (h->interrupts_enabled == 0));
3da8b713 3461}
3462
0c2b3908
MM		 3463static inline int bad_tag(ctlr_info_t *h, u32 tag_index,
3464 u32 raw_tag)
1da177e4 3465{
0c2b3908
MM		 3466 if (unlikely(tag_index >= h->nr_cmds)) {
3467 dev_warn(&h->pdev->dev, "bad tag 0x%08x ignored.\n", raw_tag);
3468 return 1;
3469 }
3470 return 0;
3471}
3472
3473static inline void finish_cmd(ctlr_info_t *h, CommandList_struct *c,
3474 u32 raw_tag)
3475{
3476 removeQ(c);
3477 if (likely(c->cmd_type == CMD_RWREQ))
3478 complete_command(h, c, 0);
3479 else if (c->cmd_type == CMD_IOCTL_PEND)
3480 complete(c->waiting);
3481#ifdef CONFIG_CISS_SCSI_TAPE
3482 else if (c->cmd_type == CMD_SCSI)
3483 complete_scsi_command(c, 0, raw_tag);
3484#endif
3485}
3486
29979a71
MM		 3487static inline u32 next_command(ctlr_info_t *h)
3488{
3489 u32 a;
3490
0498cc2a 3491 if (unlikely(!(h->transMethod & CFGTBL_Trans_Performant)))
29979a71
MM		 3492 return h->access.command_completed(h);
3493
3494 if ((*(h->reply_pool_head) & 1) == (h->reply_pool_wraparound)) {
3495 a = *(h->reply_pool_head); /* Next cmd in ring buffer */
3496 (h->reply_pool_head)++;
3497 h->commands_outstanding--;
3498 } else {
3499 a = FIFO_EMPTY;
3500 }
3501 /* Check for wraparound */
3502 if (h->reply_pool_head == (h->reply_pool + h->max_commands)) {
3503 h->reply_pool_head = h->reply_pool;
3504 h->reply_pool_wraparound ^= 1;
3505 }
3506 return a;
3507}
3508
0c2b3908
MM		 3509/* process completion of an indexed ("direct lookup") command */
3510static inline u32 process_indexed_cmd(ctlr_info_t *h, u32 raw_tag)
3511{
3512 u32 tag_index;
1da177e4 3513 CommandList_struct *c;
0c2b3908
MM		 3514
3515 tag_index = cciss_tag_to_index(raw_tag);
3516 if (bad_tag(h, tag_index, raw_tag))
5e216153 3517 return next_command(h);
0c2b3908
MM		 3518 c = h->cmd_pool + tag_index;
3519 finish_cmd(h, c, raw_tag);
5e216153 3520 return next_command(h);
0c2b3908
MM		 3521}
3522
3523/* process completion of a non-indexed command */
3524static inline u32 process_nonindexed_cmd(ctlr_info_t *h, u32 raw_tag)
3525{
0c2b3908 3526 CommandList_struct *c = NULL;
0c2b3908
MM		 3527 __u32 busaddr_masked, tag_masked;
3528
0498cc2a 3529 tag_masked = cciss_tag_discard_error_bits(h, raw_tag);
e6e1ee93 3530 list_for_each_entry(c, &h->cmpQ, list) {
0498cc2a 3531 busaddr_masked = cciss_tag_discard_error_bits(h, c->busaddr);
0c2b3908
MM		 3532 if (busaddr_masked == tag_masked) {
3533 finish_cmd(h, c, raw_tag);
5e216153 3534 return next_command(h);
0c2b3908
MM		 3535 }
3536 }
3537 bad_tag(h, h->nr_cmds + 1, raw_tag);
5e216153 3538 return next_command(h);
0c2b3908
MM		 3539}
3540
5afe2781
SC		 3541/* Some controllers, like p400, will give us one interrupt
3542 * after a soft reset, even if we turned interrupts off.
3543 * Only need to check for this in the cciss_xxx_discard_completions
3544 * functions.
3545 */
3546static int ignore_bogus_interrupt(ctlr_info_t *h)
3547{
3548 if (likely(!reset_devices))
3549 return 0;
3550
3551 if (likely(h->interrupts_enabled))
3552 return 0;
3553
3554 dev_info(&h->pdev->dev, "Received interrupt while interrupts disabled "
3555 "(known firmware bug.) Ignoring.\n");
3556
3557 return 1;
3558}
3559
3560static irqreturn_t cciss_intx_discard_completions(int irq, void *dev_id)
3561{
3562 ctlr_info_t *h = dev_id;
3563 unsigned long flags;
3564 u32 raw_tag;
3565
3566 if (ignore_bogus_interrupt(h))
3567 return IRQ_NONE;
3568
3569 if (interrupt_not_for_us(h))
3570 return IRQ_NONE;
3571 spin_lock_irqsave(&h->lock, flags);
3572 while (interrupt_pending(h)) {
3573 raw_tag = get_next_completion(h);
3574 while (raw_tag != FIFO_EMPTY)
3575 raw_tag = next_command(h);
3576 }
3577 spin_unlock_irqrestore(&h->lock, flags);
3578 return IRQ_HANDLED;
3579}
3580
3581static irqreturn_t cciss_msix_discard_completions(int irq, void *dev_id)
3582{
3583 ctlr_info_t *h = dev_id;
3584 unsigned long flags;
3585 u32 raw_tag;
3586
3587 if (ignore_bogus_interrupt(h))
3588 return IRQ_NONE;
3589
3590 spin_lock_irqsave(&h->lock, flags);
3591 raw_tag = get_next_completion(h);
3592 while (raw_tag != FIFO_EMPTY)
3593 raw_tag = next_command(h);
3594 spin_unlock_irqrestore(&h->lock, flags);
3595 return IRQ_HANDLED;
3596}
3597
0c2b3908
MM		 3598static irqreturn_t do_cciss_intx(int irq, void *dev_id)
3599{
3600 ctlr_info_t *h = dev_id;
1da177e4 3601 unsigned long flags;
0c2b3908 3602 u32 raw_tag;
1da177e4 3603
3da8b713 3604 if (interrupt_not_for_us(h))
1da177e4 3605 return IRQ_NONE;
f70dba83 3606 spin_lock_irqsave(&h->lock, flags);
3da8b713 3607 while (interrupt_pending(h)) {
0c2b3908
MM		 3608 raw_tag = get_next_completion(h);
3609 while (raw_tag != FIFO_EMPTY) {
3610 if (cciss_tag_contains_index(raw_tag))
3611 raw_tag = process_indexed_cmd(h, raw_tag);
3612 else
3613 raw_tag = process_nonindexed_cmd(h, raw_tag);
1da177e4
LT		 3614 }
3615 }
f70dba83 3616 spin_unlock_irqrestore(&h->lock, flags);
0c2b3908
MM		 3617 return IRQ_HANDLED;
3618}
1da177e4 3619
0c2b3908
MM		 3620/* Add a second interrupt handler for MSI/MSI-X mode. In this mode we never
3621 * check the interrupt pending register because it is not set.
3622 */
3623static irqreturn_t do_cciss_msix_intr(int irq, void *dev_id)
3624{
3625 ctlr_info_t *h = dev_id;
3626 unsigned long flags;
3627 u32 raw_tag;
8a3173de 3628
f70dba83 3629 spin_lock_irqsave(&h->lock, flags);
0c2b3908
MM		 3630 raw_tag = get_next_completion(h);
3631 while (raw_tag != FIFO_EMPTY) {
3632 if (cciss_tag_contains_index(raw_tag))
3633 raw_tag = process_indexed_cmd(h, raw_tag);
3634 else
3635 raw_tag = process_nonindexed_cmd(h, raw_tag);
1da177e4 3636 }
f70dba83 3637 spin_unlock_irqrestore(&h->lock, flags);
1da177e4
LT		 3638 return IRQ_HANDLED;
3639}
7c832835 3640
b368c9dd
AP		 3641/**
3642 * add_to_scan_list() - add controller to rescan queue
3643 * @h: Pointer to the controller.
3644 *
3645 * Adds the controller to the rescan queue if not already on the queue.
3646 *
3647 * returns 1 if added to the queue, 0 if skipped (could be on the
3648 * queue already, or the controller could be initializing or shutting
3649 * down).
3650 **/
3651static int add_to_scan_list(struct ctlr_info *h)
3652{
3653 struct ctlr_info *test_h;
3654 int found = 0;
3655 int ret = 0;
3656
3657 if (h->busy_initializing)
3658 return 0;
3659
3660 if (!mutex_trylock(&h->busy_shutting_down))
3661 return 0;
3662
3663 mutex_lock(&scan_mutex);
3664 list_for_each_entry(test_h, &scan_q, scan_list) {
3665 if (test_h == h) {
3666 found = 1;
3667 break;
3668 }
3669 }
3670 if (!found && !h->busy_scanning) {
3671 INIT_COMPLETION(h->scan_wait);
3672 list_add_tail(&h->scan_list, &scan_q);
3673 ret = 1;
3674 }
3675 mutex_unlock(&scan_mutex);
3676 mutex_unlock(&h->busy_shutting_down);
3677
3678 return ret;
3679}
3680
3681/**
3682 * remove_from_scan_list() - remove controller from rescan queue
3683 * @h: Pointer to the controller.
3684 *
3685 * Removes the controller from the rescan queue if present. Blocks if
fd8489cf
SC		 3686 * the controller is currently conducting a rescan. The controller
3687 * can be in one of three states:
3688 * 1. Doesn't need a scan
3689 * 2. On the scan list, but not scanning yet (we remove it)
3690 * 3. Busy scanning (and not on the list). In this case we want to wait for
3691 * the scan to complete to make sure the scanning thread for this
3692 * controller is completely idle.
b368c9dd
AP		 3693 **/
3694static void remove_from_scan_list(struct ctlr_info *h)
3695{
3696 struct ctlr_info *test_h, *tmp_h;
b368c9dd
AP		 3697
3698 mutex_lock(&scan_mutex);
3699 list_for_each_entry_safe(test_h, tmp_h, &scan_q, scan_list) {
fd8489cf 3700 if (test_h == h) { /* state 2. */
b368c9dd
AP		 3701 list_del(&h->scan_list);
3702 complete_all(&h->scan_wait);
3703 mutex_unlock(&scan_mutex);
3704 return;
3705 }
3706 }
fd8489cf
SC		 3707 if (h->busy_scanning) { /* state 3. */
3708 mutex_unlock(&scan_mutex);
b368c9dd 3709 wait_for_completion(&h->scan_wait);
fd8489cf
SC		 3710 } else { /* state 1, nothing to do. */
3711 mutex_unlock(&scan_mutex);
3712 }
b368c9dd
AP		 3713}
3714
3715/**
3716 * scan_thread() - kernel thread used to rescan controllers
3717 * @data: Ignored.
3718 *
3719 * A kernel thread used scan for drive topology changes on
3720 * controllers. The thread processes only one controller at a time
3721 * using a queue. Controllers are added to the queue using
3722 * add_to_scan_list() and removed from the queue either after done
3723 * processing or using remove_from_scan_list().
3724 *
3725 * returns 0.
3726 **/
0a9279cc
MM		 3727static int scan_thread(void *data)
3728{
b368c9dd 3729 struct ctlr_info *h;
0a9279cc 3730
b368c9dd
AP		 3731 while (1) {
3732 set_current_state(TASK_INTERRUPTIBLE);
3733 schedule();
0a9279cc
MM		 3734 if (kthread_should_stop())
3735 break;
b368c9dd
AP		 3736
3737 while (1) {
3738 mutex_lock(&scan_mutex);
3739 if (list_empty(&scan_q)) {
3740 mutex_unlock(&scan_mutex);
3741 break;
3742 }
3743
3744 h = list_entry(scan_q.next,
3745 struct ctlr_info,
3746 scan_list);
3747 list_del(&h->scan_list);
3748 h->busy_scanning = 1;
3749 mutex_unlock(&scan_mutex);
3750
d06dfbd2
SC		 3751 rebuild_lun_table(h, 0, 0);
3752 complete_all(&h->scan_wait);
3753 mutex_lock(&scan_mutex);
3754 h->busy_scanning = 0;
3755 mutex_unlock(&scan_mutex);
b368c9dd 3756 }
0a9279cc 3757 }
b368c9dd 3758
0a9279cc
MM		 3759 return 0;
3760}
3761
3762static int check_for_unit_attention(ctlr_info_t *h, CommandList_struct *c)
3763{
3764 if (c->err_info->SenseInfo[2] != UNIT_ATTENTION)
3765 return 0;
3766
3767 switch (c->err_info->SenseInfo[12]) {
3768 case STATE_CHANGED:
b2a4a43d
SC		 3769 dev_warn(&h->pdev->dev, "a state change "
3770 "detected, command retried\n");
0a9279cc
MM		 3771 return 1;
3772 break;
3773 case LUN_FAILED:
b2a4a43d
SC		 3774 dev_warn(&h->pdev->dev, "LUN failure "
3775 "detected, action required\n");
0a9279cc
MM		 3776 return 1;
3777 break;
3778 case REPORT_LUNS_CHANGED:
b2a4a43d 3779 dev_warn(&h->pdev->dev, "report LUN data changed\n");
da002184
SC		 3780 /*
3781 * Here, we could call add_to_scan_list and wake up the scan thread,
3782 * except that it's quite likely that we will get more than one
3783 * REPORT_LUNS_CHANGED condition in quick succession, which means
3784 * that those which occur after the first one will likely happen
3785 * *during* the scan_thread's rescan. And the rescan code is not
3786 * robust enough to restart in the middle, undoing what it has already
3787 * done, and it's not clear that it's even possible to do this, since
3788 * part of what it does is notify the block layer, which starts
3789 * doing it's own i/o to read partition tables and so on, and the
3790 * driver doesn't have visibility to know what might need undoing.
3791 * In any event, if possible, it is horribly complicated to get right
3792 * so we just don't do it for now.
3793 *
3794 * Note: this REPORT_LUNS_CHANGED condition only occurs on the MSA2012.
3795 */
0a9279cc
MM		 3796 return 1;
3797 break;
3798 case POWER_OR_RESET:
b2a4a43d
SC		 3799 dev_warn(&h->pdev->dev,
3800 "a power on or device reset detected\n");
0a9279cc
MM		 3801 return 1;
3802 break;
3803 case UNIT_ATTENTION_CLEARED:
b2a4a43d
SC		 3804 dev_warn(&h->pdev->dev,
3805 "unit attention cleared by another initiator\n");
0a9279cc
MM		 3806 return 1;
3807 break;
3808 default:
b2a4a43d
SC		 3809 dev_warn(&h->pdev->dev, "unknown unit attention detected\n");
3810 return 1;
0a9279cc
MM		 3811 }
3812}
3813
7c832835 3814/*
d14c4ab5 3815 * We cannot read the structure directly, for portability we must use
1da177e4 3816 * the io functions.
7c832835 3817 * This is for debug only.
1da177e4 3818 */
b2a4a43d 3819static void print_cfg_table(ctlr_info_t *h)
1da177e4
LT		 3820{
3821 int i;
3822 char temp_name[17];
b2a4a43d 3823 CfgTable_struct *tb = h->cfgtable;
1da177e4 3824
b2a4a43d
SC		 3825 dev_dbg(&h->pdev->dev, "Controller Configuration information\n");
3826 dev_dbg(&h->pdev->dev, "------------------------------------\n");
7c832835 3827 for (i = 0; i < 4; i++)
1da177e4 3828 temp_name[i] = readb(&(tb->Signature[i]));
7c832835 3829 temp_name[4] = '\0';
b2a4a43d
SC		 3830 dev_dbg(&h->pdev->dev, " Signature = %s\n", temp_name);
3831 dev_dbg(&h->pdev->dev, " Spec Number = %d\n",
3832 readl(&(tb->SpecValence)));
3833 dev_dbg(&h->pdev->dev, " Transport methods supported = 0x%x\n",
7c832835 3834 readl(&(tb->TransportSupport)));
b2a4a43d 3835 dev_dbg(&h->pdev->dev, " Transport methods active = 0x%x\n",
7c832835 3836 readl(&(tb->TransportActive)));
b2a4a43d 3837 dev_dbg(&h->pdev->dev, " Requested transport Method = 0x%x\n",
7c832835 3838 readl(&(tb->HostWrite.TransportRequest)));
b2a4a43d 3839 dev_dbg(&h->pdev->dev, " Coalesce Interrupt Delay = 0x%x\n",
7c832835 3840 readl(&(tb->HostWrite.CoalIntDelay)));
b2a4a43d 3841 dev_dbg(&h->pdev->dev, " Coalesce Interrupt Count = 0x%x\n",
7c832835 3842 readl(&(tb->HostWrite.CoalIntCount)));
b2a4a43d 3843 dev_dbg(&h->pdev->dev, " Max outstanding commands = 0x%d\n",
7c832835 3844 readl(&(tb->CmdsOutMax)));
b2a4a43d
SC		 3845 dev_dbg(&h->pdev->dev, " Bus Types = 0x%x\n",
3846 readl(&(tb->BusTypes)));
7c832835 3847 for (i = 0; i < 16; i++)
1da177e4
LT		 3848 temp_name[i] = readb(&(tb->ServerName[i]));
3849 temp_name[16] = '\0';
b2a4a43d
SC		 3850 dev_dbg(&h->pdev->dev, " Server Name = %s\n", temp_name);
3851 dev_dbg(&h->pdev->dev, " Heartbeat Counter = 0x%x\n\n\n",
3852 readl(&(tb->HeartBeat)));
1da177e4 3853}
1da177e4 3854
7c832835 3855static int find_PCI_BAR_index(struct pci_dev *pdev, unsigned long pci_bar_addr)
1da177e4
LT		 3856{
3857 int i, offset, mem_type, bar_type;
7c832835 3858 if (pci_bar_addr == PCI_BASE_ADDRESS_0) /* looking for BAR zero? */
1da177e4
LT		 3859 return 0;
3860 offset = 0;
7c832835
BH		 3861 for (i = 0; i < DEVICE_COUNT_RESOURCE; i++) {
3862 bar_type = pci_resource_flags(pdev, i) & PCI_BASE_ADDRESS_SPACE;
1da177e4
LT		 3863 if (bar_type == PCI_BASE_ADDRESS_SPACE_IO)
3864 offset += 4;
3865 else {
3866 mem_type = pci_resource_flags(pdev, i) &
7c832835 3867 PCI_BASE_ADDRESS_MEM_TYPE_MASK;
1da177e4 3868 switch (mem_type) {
7c832835
BH		 3869 case PCI_BASE_ADDRESS_MEM_TYPE_32:
3870 case PCI_BASE_ADDRESS_MEM_TYPE_1M:
3871 offset += 4; /* 32 bit */
3872 break;
3873 case PCI_BASE_ADDRESS_MEM_TYPE_64:
3874 offset += 8;
3875 break;
3876 default: /* reserved in PCI 2.2 */
b2a4a43d 3877 dev_warn(&pdev->dev,
7c832835
BH		 3878 "Base address is invalid\n");
3879 return -1;
1da177e4
LT		 3880 break;
3881 }
3882 }
7c832835
BH		 3883 if (offset == pci_bar_addr - PCI_BASE_ADDRESS_0)
3884 return i + 1;
1da177e4
LT		 3885 }
3886 return -1;
3887}
3888
5e216153
MM		 3889/* Fill in bucket_map[], given nsgs (the max number of
3890 * scatter gather elements supported) and bucket[],
3891 * which is an array of 8 integers. The bucket[] array
3892 * contains 8 different DMA transfer sizes (in 16
3893 * byte increments) which the controller uses to fetch
3894 * commands. This function fills in bucket_map[], which
3895 * maps a given number of scatter gather elements to one of
3896 * the 8 DMA transfer sizes. The point of it is to allow the
3897 * controller to only do as much DMA as needed to fetch the
3898 * command, with the DMA transfer size encoded in the lower
3899 * bits of the command address.
3900 */
3901static void calc_bucket_map(int bucket[], int num_buckets,
3902 int nsgs, int *bucket_map)
3903{
3904 int i, j, b, size;
3905
3906 /* even a command with 0 SGs requires 4 blocks */
3907#define MINIMUM_TRANSFER_BLOCKS 4
3908#define NUM_BUCKETS 8
3909 /* Note, bucket_map must have nsgs+1 entries. */
3910 for (i = 0; i <= nsgs; i++) {
3911 /* Compute size of a command with i SG entries */
3912 size = i + MINIMUM_TRANSFER_BLOCKS;
3913 b = num_buckets; /* Assume the biggest bucket */
3914 /* Find the bucket that is just big enough */
3915 for (j = 0; j < 8; j++) {
3916 if (bucket[j] >= size) {
3917 b = j;
3918 break;
3919 }
3920 }
3921 /* for a command with i SG entries, use bucket b. */
3922 bucket_map[i] = b;
3923 }
3924}
3925
8d85fce7 3926static void cciss_wait_for_mode_change_ack(ctlr_info_t *h)
0f8a6a1e
SC		 3927{
3928 int i;
3929
3930 /* under certain very rare conditions, this can take awhile.
3931 * (e.g.: hot replace a failed 144GB drive in a RAID 5 set right
3932 * as we enter this code.) */
3933 for (i = 0; i < MAX_CONFIG_WAIT; i++) {
3934 if (!(readl(h->vaddr + SA5_DOORBELL) & CFGTBL_ChangeReq))
3935 break;
332c2f80 3936 usleep_range(10000, 20000);
0f8a6a1e
SC		 3937 }
3938}
3939
8d85fce7 3940static void cciss_enter_performant_mode(ctlr_info_t *h, u32 use_short_tags)
b9933135
SC		 3941{
3942 /* This is a bit complicated. There are 8 registers on
3943 * the controller which we write to to tell it 8 different
3944 * sizes of commands which there may be. It's a way of
3945 * reducing the DMA done to fetch each command. Encoded into
3946 * each command's tag are 3 bits which communicate to the controller
3947 * which of the eight sizes that command fits within. The size of
3948 * each command depends on how many scatter gather entries there are.
3949 * Each SG entry requires 16 bytes. The eight registers are programmed
3950 * with the number of 16-byte blocks a command of that size requires.
3951 * The smallest command possible requires 5 such 16 byte blocks.
3952 * the largest command possible requires MAXSGENTRIES + 4 16-byte
3953 * blocks. Note, this only extends to the SG entries contained
3954 * within the command block, and does not extend to chained blocks
3955 * of SG elements. bft[] contains the eight values we write to
3956 * the registers. They are not evenly distributed, but have more
3957 * sizes for small commands, and fewer sizes for larger commands.
3958 */
5e216153 3959 __u32 trans_offset;
b9933135 3960 int bft[8] = { 5, 6, 8, 10, 12, 20, 28, MAXSGENTRIES + 4};
5e216153
MM		 3961 /*
3962 * 5 = 1 s/g entry or 4k
3963 * 6 = 2 s/g entry or 8k
3964 * 8 = 4 s/g entry or 16k
3965 * 10 = 6 s/g entry or 24k
3966 */
5e216153 3967 unsigned long register_value;
5e216153
MM		 3968 BUILD_BUG_ON(28 > MAXSGENTRIES + 4);
3969
5e216153
MM		 3970 h->reply_pool_wraparound = 1; /* spec: init to 1 */
3971
3972 /* Controller spec: zero out this buffer. */
3973 memset(h->reply_pool, 0, h->max_commands * sizeof(__u64));
3974 h->reply_pool_head = h->reply_pool;
3975
3976 trans_offset = readl(&(h->cfgtable->TransMethodOffset));
3977 calc_bucket_map(bft, ARRAY_SIZE(bft), h->maxsgentries,
3978 h->blockFetchTable);
3979 writel(bft[0], &h->transtable->BlockFetch0);
3980 writel(bft[1], &h->transtable->BlockFetch1);
3981 writel(bft[2], &h->transtable->BlockFetch2);
3982 writel(bft[3], &h->transtable->BlockFetch3);
3983 writel(bft[4], &h->transtable->BlockFetch4);
3984 writel(bft[5], &h->transtable->BlockFetch5);
3985 writel(bft[6], &h->transtable->BlockFetch6);
3986 writel(bft[7], &h->transtable->BlockFetch7);
3987
3988 /* size of controller ring buffer */
3989 writel(h->max_commands, &h->transtable->RepQSize);
3990 writel(1, &h->transtable->RepQCount);
3991 writel(0, &h->transtable->RepQCtrAddrLow32);
3992 writel(0, &h->transtable->RepQCtrAddrHigh32);
3993 writel(h->reply_pool_dhandle, &h->transtable->RepQAddr0Low32);
3994 writel(0, &h->transtable->RepQAddr0High32);
0498cc2a 3995 writel(CFGTBL_Trans_Performant | use_short_tags,
5e216153
MM		 3996 &(h->cfgtable->HostWrite.TransportRequest));
3997
5e216153 3998 writel(CFGTBL_ChangeReq, h->vaddr + SA5_DOORBELL);
0f8a6a1e 3999 cciss_wait_for_mode_change_ack(h);
5e216153 4000 register_value = readl(&(h->cfgtable->TransportActive));
b9933135 4001 if (!(register_value & CFGTBL_Trans_Performant))
b2a4a43d 4002 dev_warn(&h->pdev->dev, "cciss: unable to get board into"
5e216153 4003 " performant mode\n");
b9933135
SC		 4004}
4005
8d85fce7 4006static void cciss_put_controller_into_performant_mode(ctlr_info_t *h)
b9933135
SC		 4007{
4008 __u32 trans_support;
4009
13049537
JH		 4010 if (cciss_simple_mode)
4011 return;
4012
b9933135
SC		 4013 dev_dbg(&h->pdev->dev, "Trying to put board into Performant mode\n");
4014 /* Attempt to put controller into performant mode if supported */
4015 /* Does board support performant mode? */
4016 trans_support = readl(&(h->cfgtable->TransportSupport));
4017 if (!(trans_support & PERFORMANT_MODE))
4018 return;
4019
b2a4a43d 4020 dev_dbg(&h->pdev->dev, "Placing controller into performant mode\n");
b9933135
SC		 4021 /* Performant mode demands commands on a 32 byte boundary
4022 * pci_alloc_consistent aligns on page boundarys already.
4023 * Just need to check if divisible by 32
4024 */
4025 if ((sizeof(CommandList_struct) % 32) != 0) {
b2a4a43d 4026 dev_warn(&h->pdev->dev, "%s %d %s\n",
b9933135
SC		 4027 "cciss info: command size[",
4028 (int)sizeof(CommandList_struct),
4029 "] not divisible by 32, no performant mode..\n");
5e216153
MM		 4030 return;
4031 }
4032
b9933135
SC		 4033 /* Performant mode ring buffer and supporting data structures */
4034 h->reply_pool = (__u64 *)pci_alloc_consistent(
4035 h->pdev, h->max_commands * sizeof(__u64),
4036 &(h->reply_pool_dhandle));
4037
4038 /* Need a block fetch table for performant mode */
4039 h->blockFetchTable = kmalloc(((h->maxsgentries+1) *
4040 sizeof(__u32)), GFP_KERNEL);
4041
4042 if ((h->reply_pool == NULL) || (h->blockFetchTable == NULL))
4043 goto clean_up;
4044
0498cc2a
SC		 4045 cciss_enter_performant_mode(h,
4046 trans_support & CFGTBL_Trans_use_short_tags);
b9933135 4047
5e216153
MM		 4048 /* Change the access methods to the performant access methods */
4049 h->access = SA5_performant_access;
b9933135 4050 h->transMethod = CFGTBL_Trans_Performant;
5e216153
MM		 4051
4052 return;
4053clean_up:
4054 kfree(h->blockFetchTable);
4055 if (h->reply_pool)
4056 pci_free_consistent(h->pdev,
4057 h->max_commands * sizeof(__u64),
4058 h->reply_pool,
4059 h->reply_pool_dhandle);
4060 return;
4061
4062} /* cciss_put_controller_into_performant_mode */
4063
fb86a35b
MM		 4064/* If MSI/MSI-X is supported by the kernel we will try to enable it on
4065 * controllers that are capable. If not, we use IO-APIC mode.
4066 */
4067
8d85fce7 4068static void cciss_interrupt_mode(ctlr_info_t *h)
fb86a35b
MM		 4069{
4070#ifdef CONFIG_PCI_MSI
7c832835
BH		 4071 int err;
4072 struct msix_entry cciss_msix_entries[4] = { {0, 0}, {0, 1},
4073 {0, 2}, {0, 3}
4074 };
fb86a35b
MM		 4075
4076 /* Some boards advertise MSI but don't really support it */
f70dba83
SC		 4077 if ((h->board_id == 0x40700E11) || (h->board_id == 0x40800E11) ||
4078 (h->board_id == 0x40820E11) || (h->board_id == 0x40830E11))
fb86a35b
MM		 4079 goto default_int_mode;
4080
f70dba83
SC		 4081 if (pci_find_capability(h->pdev, PCI_CAP_ID_MSIX)) {
4082 err = pci_enable_msix(h->pdev, cciss_msix_entries, 4);
7c832835 4083 if (!err) {
f70dba83
SC		 4084 h->intr[0] = cciss_msix_entries[0].vector;
4085 h->intr[1] = cciss_msix_entries[1].vector;
4086 h->intr[2] = cciss_msix_entries[2].vector;
4087 h->intr[3] = cciss_msix_entries[3].vector;
4088 h->msix_vector = 1;
7c832835
BH		 4089 return;
4090 }
4091 if (err > 0) {
b2a4a43d
SC		 4092 dev_warn(&h->pdev->dev,
4093 "only %d MSI-X vectors available\n", err);
1ecb9c0f 4094 goto default_int_mode;
7c832835 4095 } else {
b2a4a43d
SC		 4096 dev_warn(&h->pdev->dev,
4097 "MSI-X init failed %d\n", err);
1ecb9c0f 4098 goto default_int_mode;
7c832835
BH		 4099 }
4100 }
f70dba83
SC		 4101 if (pci_find_capability(h->pdev, PCI_CAP_ID_MSI)) {
4102 if (!pci_enable_msi(h->pdev))
4103 h->msi_vector = 1;
4104 else
b2a4a43d 4105 dev_warn(&h->pdev->dev, "MSI init failed\n");
7c832835 4106 }
1ecb9c0f 4107default_int_mode:
7c832835 4108#endif /* CONFIG_PCI_MSI */
fb86a35b 4109 /* if we get here we're going to use the default interrupt mode */
13049537 4110 h->intr[h->intr_mode] = h->pdev->irq;
fb86a35b
MM		 4111 return;
4112}
4113
8d85fce7 4114static int cciss_lookup_board_id(struct pci_dev *pdev, u32 *board_id)
1da177e4 4115{
6539fa9b
SC		 4116 int i;
4117 u32 subsystem_vendor_id, subsystem_device_id;
2ec24ff1
SC		 4118
4119 subsystem_vendor_id = pdev->subsystem_vendor;
4120 subsystem_device_id = pdev->subsystem_device;
6539fa9b
SC		 4121 *board_id = ((subsystem_device_id << 16) & 0xffff0000) |
4122 subsystem_vendor_id;
2ec24ff1 4123
e4292e05
MM		 4124 for (i = 0; i < ARRAY_SIZE(products); i++) {
4125 /* Stand aside for hpsa driver on request */
4126 if (cciss_allow_hpsa)
4127 return -ENODEV;
6539fa9b
SC		 4128 if (*board_id == products[i].board_id)
4129 return i;
e4292e05 4130 }
6539fa9b
SC		 4131 dev_warn(&pdev->dev, "unrecognized board ID: 0x%08x, ignoring.\n",
4132 *board_id);
4133 return -ENODEV;
4134}
1da177e4 4135
dd9c426e
SC		 4136static inline bool cciss_board_disabled(ctlr_info_t *h)
4137{
4138 u16 command;
1da177e4 4139
dd9c426e
SC		 4140 (void) pci_read_config_word(h->pdev, PCI_COMMAND, &command);
4141 return ((command & PCI_COMMAND_MEMORY) == 0);
4142}
1da177e4 4143
8d85fce7
GKH		 4144static int cciss_pci_find_memory_BAR(struct pci_dev *pdev,
4145 unsigned long *memory_bar)
d474830d
SC		 4146{
4147 int i;
4e570309 4148
d474830d
SC		 4149 for (i = 0; i < DEVICE_COUNT_RESOURCE; i++)
4150 if (pci_resource_flags(pdev, i) & IORESOURCE_MEM) {
4151 /* addressing mode bits already removed */
4152 *memory_bar = pci_resource_start(pdev, i);
4153 dev_dbg(&pdev->dev, "memory BAR = %lx\n",
4154 *memory_bar);
4155 return 0;
4156 }
4157 dev_warn(&pdev->dev, "no memory BAR found\n");
4158 return -ENODEV;
4159}
1da177e4 4160
8d85fce7
GKH		 4161static int cciss_wait_for_board_state(struct pci_dev *pdev,
4162 void __iomem *vaddr, int wait_for_ready)
afa842fa
SC		 4163#define BOARD_READY 1
4164#define BOARD_NOT_READY 0
e99ba136 4165{
afa842fa 4166 int i, iterations;
e99ba136 4167 u32 scratchpad;
1da177e4 4168
afa842fa
SC		 4169 if (wait_for_ready)
4170 iterations = CCISS_BOARD_READY_ITERATIONS;
4171 else
4172 iterations = CCISS_BOARD_NOT_READY_ITERATIONS;
4173
4174 for (i = 0; i < iterations; i++) {
4175 scratchpad = readl(vaddr + SA5_SCRATCHPAD_OFFSET);
4176 if (wait_for_ready) {
4177 if (scratchpad == CCISS_FIRMWARE_READY)
4178 return 0;
4179 } else {
4180 if (scratchpad != CCISS_FIRMWARE_READY)
4181 return 0;
4182 }
e99ba136 4183 msleep(CCISS_BOARD_READY_POLL_INTERVAL_MSECS);
e1438581 4184 }
afa842fa 4185 dev_warn(&pdev->dev, "board not ready, timed out.\n");
e99ba136
SC		 4186 return -ENODEV;
4187}
e1438581 4188
8d85fce7
GKH		 4189static int cciss_find_cfg_addrs(struct pci_dev *pdev, void __iomem *vaddr,
4190 u32 *cfg_base_addr, u64 *cfg_base_addr_index,
4191 u64 *cfg_offset)
8e93bf6d
SC		 4192{
4193 *cfg_base_addr = readl(vaddr + SA5_CTCFG_OFFSET);
4194 *cfg_offset = readl(vaddr + SA5_CTMEM_OFFSET);
4195 *cfg_base_addr &= (u32) 0x0000ffff;
4196 *cfg_base_addr_index = find_PCI_BAR_index(pdev, *cfg_base_addr);
4197 if (*cfg_base_addr_index == -1) {
4198 dev_warn(&pdev->dev, "cannot find cfg_base_addr_index, "
4199 "*cfg_base_addr = 0x%08x\n", *cfg_base_addr);
4200 return -ENODEV;
4201 }
4202 return 0;
4203}
1da177e4 4204
8d85fce7 4205static int cciss_find_cfgtables(ctlr_info_t *h)
4809d098
SC		 4206{
4207 u64 cfg_offset;
4208 u32 cfg_base_addr;
4209 u64 cfg_base_addr_index;
4210 u32 trans_offset;
8e93bf6d 4211 int rc;
1da177e4 4212
8e93bf6d
SC		 4213 rc = cciss_find_cfg_addrs(h->pdev, h->vaddr, &cfg_base_addr,
4214 &cfg_base_addr_index, &cfg_offset);
4215 if (rc)
4216 return rc;
4809d098 4217 h->cfgtable = remap_pci_mem(pci_resource_start(h->pdev,
d2b805d8 4218 cfg_base_addr_index) + cfg_offset, sizeof(*h->cfgtable));
4809d098
SC		 4219 if (!h->cfgtable)
4220 return -ENOMEM;
62710ae1
SC		 4221 rc = write_driver_ver_to_cfgtable(h->cfgtable);
4222 if (rc)
4223 return rc;
4809d098 4224 /* Find performant mode table. */
8e93bf6d 4225 trans_offset = readl(&h->cfgtable->TransMethodOffset);
4809d098
SC		 4226 h->transtable = remap_pci_mem(pci_resource_start(h->pdev,
4227 cfg_base_addr_index)+cfg_offset+trans_offset,
4228 sizeof(*h->transtable));
4229 if (!h->transtable)
4230 return -ENOMEM;
4231 return 0;
4232}
1da177e4 4233
8d85fce7 4234static void cciss_get_max_perf_mode_cmds(struct ctlr_info *h)
adfbc1ff
SC		 4235{
4236 h->max_commands = readl(&(h->cfgtable->MaxPerformantModeCommands));
186fb9cf
SC		 4237
4238 /* Limit commands in memory limited kdump scenario. */
4239 if (reset_devices && h->max_commands > 32)
4240 h->max_commands = 32;
4241
adfbc1ff
SC		 4242 if (h->max_commands < 16) {
4243 dev_warn(&h->pdev->dev, "Controller reports "
4244 "max supported commands of %d, an obvious lie. "
4245 "Using 16. Ensure that firmware is up to date.\n",
4246 h->max_commands);
4247 h->max_commands = 16;
1da177e4 4248 }
adfbc1ff 4249}
1da177e4 4250
afadbf4b
SC		 4251/* Interrogate the hardware for some limits:
4252 * max commands, max SG elements without chaining, and with chaining,
4253 * SG chain block size, etc.
4254 */
8d85fce7 4255static void cciss_find_board_params(ctlr_info_t *h)
afadbf4b 4256{
adfbc1ff 4257 cciss_get_max_perf_mode_cmds(h);
8a4ec67b 4258 h->nr_cmds = h->max_commands - 4 - cciss_tape_cmds;
afadbf4b 4259 h->maxsgentries = readl(&(h->cfgtable->MaxSGElements));
5c07a311 4260 /*
afadbf4b 4261 * Limit in-command s/g elements to 32 save dma'able memory.
5c07a311
DB		 4262 * Howvever spec says if 0, use 31
4263 */
afadbf4b
SC		 4264 h->max_cmd_sgentries = 31;
4265 if (h->maxsgentries > 512) {
4266 h->max_cmd_sgentries = 32;
4267 h->chainsize = h->maxsgentries - h->max_cmd_sgentries + 1;
4268 h->maxsgentries--; /* save one for chain pointer */
5c07a311 4269 } else {
afadbf4b
SC		 4270 h->maxsgentries = 31; /* default to traditional values */
4271 h->chainsize = 0;
5c07a311 4272 }
afadbf4b 4273}
5c07a311 4274
501b92cd
SC		 4275static inline bool CISS_signature_present(ctlr_info_t *h)
4276{
d48c152a 4277 if (!check_signature(h->cfgtable->Signature, "CISS", 4)) {
501b92cd
SC		 4278 dev_warn(&h->pdev->dev, "not a valid CISS config table\n");
4279 return false;
1da177e4 4280 }
501b92cd
SC		 4281 return true;
4282}
4283
322e304c
SC		 4284/* Need to enable prefetch in the SCSI core for 6400 in x86 */
4285static inline void cciss_enable_scsi_prefetch(ctlr_info_t *h)
4286{
1da177e4 4287#ifdef CONFIG_X86
322e304c
SC		 4288 u32 prefetch;
4289
4290 prefetch = readl(&(h->cfgtable->SCSI_Prefetch));
4291 prefetch |= 0x100;
4292 writel(prefetch, &(h->cfgtable->SCSI_Prefetch));
1da177e4 4293#endif
322e304c 4294}
1da177e4 4295
bfd63ee5
SC		 4296/* Disable DMA prefetch for the P600. Otherwise an ASIC bug may result
4297 * in a prefetch beyond physical memory.
4298 */
4299static inline void cciss_p600_dma_prefetch_quirk(ctlr_info_t *h)
4300{
4301 u32 dma_prefetch;
4302 __u32 dma_refetch;
4303
4304 if (h->board_id != 0x3225103C)
4305 return;
4306 dma_prefetch = readl(h->vaddr + I2O_DMA1_CFG);
4307 dma_prefetch |= 0x8000;
4308 writel(dma_prefetch, h->vaddr + I2O_DMA1_CFG);
4309 pci_read_config_dword(h->pdev, PCI_COMMAND_PARITY, &dma_refetch);
4310 dma_refetch |= 0x1;
4311 pci_write_config_dword(h->pdev, PCI_COMMAND_PARITY, dma_refetch);
4312}
4313
8d85fce7 4314static int cciss_pci_init(ctlr_info_t *h)
6539fa9b 4315{
4809d098 4316 int prod_index, err;
6539fa9b 4317
f70dba83 4318 prod_index = cciss_lookup_board_id(h->pdev, &h->board_id);
6539fa9b 4319 if (prod_index < 0)
2ec24ff1 4320 return -ENODEV;
f70dba83
SC		 4321 h->product_name = products[prod_index].product_name;
4322 h->access = *(products[prod_index].access);
1da177e4 4323
f70dba83 4324 if (cciss_board_disabled(h)) {
b2a4a43d 4325 dev_warn(&h->pdev->dev, "controller appears to be disabled\n");
c33ac89b 4326 return -ENODEV;
1da177e4 4327 }
19373358
MG		 4328
4329 pci_disable_link_state(h->pdev, PCIE_LINK_STATE_L0S |
4330 PCIE_LINK_STATE_L1 | PCIE_LINK_STATE_CLKPM);
4331
f70dba83 4332 err = pci_enable_device(h->pdev);
7c832835 4333 if (err) {
b2a4a43d 4334 dev_warn(&h->pdev->dev, "Unable to Enable PCI device\n");
c33ac89b 4335 return err;
f92e2f5f
MM		 4336 }
4337
f70dba83 4338 err = pci_request_regions(h->pdev, "cciss");
4e570309 4339 if (err) {
b2a4a43d
SC		 4340 dev_warn(&h->pdev->dev,
4341 "Cannot obtain PCI resources, aborting\n");
872225ca 4342 return err;
4e570309 4343 }
1da177e4 4344
b2a4a43d
SC		 4345 dev_dbg(&h->pdev->dev, "irq = %x\n", h->pdev->irq);
4346 dev_dbg(&h->pdev->dev, "board_id = %x\n", h->board_id);
1da177e4 4347
fb86a35b
MM		 4348/* If the kernel supports MSI/MSI-X we will try to enable that functionality,
4349 * else we use the IO-APIC interrupt assigned to us by system ROM.
4350 */
f70dba83
SC		 4351 cciss_interrupt_mode(h);
4352 err = cciss_pci_find_memory_BAR(h->pdev, &h->paddr);
d474830d 4353 if (err)
e1438581 4354 goto err_out_free_res;
f70dba83
SC		 4355 h->vaddr = remap_pci_mem(h->paddr, 0x250);
4356 if (!h->vaddr) {
da550321
SC		 4357 err = -ENOMEM;
4358 goto err_out_free_res;
7c832835 4359 }
afa842fa 4360 err = cciss_wait_for_board_state(h->pdev, h->vaddr, BOARD_READY);
e99ba136 4361 if (err)
4e570309 4362 goto err_out_free_res;
f70dba83 4363 err = cciss_find_cfgtables(h);
4809d098 4364 if (err)
4e570309 4365 goto err_out_free_res;
b2a4a43d 4366 print_cfg_table(h);
f70dba83 4367 cciss_find_board_params(h);
1da177e4 4368
f70dba83 4369 if (!CISS_signature_present(h)) {
c33ac89b 4370 err = -ENODEV;
4e570309 4371 goto err_out_free_res;
1da177e4 4372 }
f70dba83
SC		 4373 cciss_enable_scsi_prefetch(h);
4374 cciss_p600_dma_prefetch_quirk(h);
13049537
JH		 4375 err = cciss_enter_simple_mode(h);
4376 if (err)
4377 goto err_out_free_res;
f70dba83 4378 cciss_put_controller_into_performant_mode(h);
1da177e4
LT		 4379 return 0;
4380
5faad620 4381err_out_free_res:
872225ca
MM		 4382 /*
4383 * Deliberately omit pci_disable_device(): it does something nasty to
4384 * Smart Array controllers that pci_enable_device does not undo
4385 */
f70dba83
SC		 4386 if (h->transtable)
4387 iounmap(h->transtable);
4388 if (h->cfgtable)
4389 iounmap(h->cfgtable);
4390 if (h->vaddr)
4391 iounmap(h->vaddr);
4392 pci_release_regions(h->pdev);
c33ac89b 4393 return err;
1da177e4
LT		 4394}
4395
6ae5ce8e
MM		 4396/* Function to find the first free pointer into our hba[] array
4397 * Returns -1 if no free entries are left.
7c832835 4398 */
b2a4a43d 4399static int alloc_cciss_hba(struct pci_dev *pdev)
1da177e4 4400{
799202cb 4401 int i;
1da177e4 4402
7c832835 4403 for (i = 0; i < MAX_CTLR; i++) {
1da177e4 4404 if (!hba[i]) {
f70dba83 4405 ctlr_info_t *h;
f2912a12 4406
f70dba83
SC		 4407 h = kzalloc(sizeof(ctlr_info_t), GFP_KERNEL);
4408 if (!h)
1da177e4 4409 goto Enomem;
f70dba83 4410 hba[i] = h;
1da177e4
LT		 4411 return i;
4412 }
4413 }
b2a4a43d 4414 dev_warn(&pdev->dev, "This driver supports a maximum"
7c832835 4415 " of %d controllers.\n", MAX_CTLR);
799202cb
MM		 4416 return -1;
4417Enomem:
b2a4a43d 4418 dev_warn(&pdev->dev, "out of memory.\n");
1da177e4
LT		 4419 return -1;
4420}
4421
f70dba83 4422static void free_hba(ctlr_info_t *h)
1da177e4 4423{
2c935593 4424 int i;
1da177e4 4425
f70dba83 4426 hba[h->ctlr] = NULL;
2c935593
SC		 4427 for (i = 0; i < h->highest_lun + 1; i++)
4428 if (h->gendisk[i] != NULL)
4429 put_disk(h->gendisk[i]);
4430 kfree(h);
1da177e4
LT		 4431}
4432
82eb03cf 4433/* Send a message CDB to the firmware. */
8d85fce7
GKH		 4434static int cciss_message(struct pci_dev *pdev, unsigned char opcode,
4435 unsigned char type)
82eb03cf
CC		 4436{
4437 typedef struct {
4438 CommandListHeader_struct CommandHeader;
4439 RequestBlock_struct Request;
4440 ErrDescriptor_struct ErrorDescriptor;
4441 } Command;
4442 static const size_t cmd_sz = sizeof(Command) + sizeof(ErrorInfo_struct);
4443 Command *cmd;
4444 dma_addr_t paddr64;
4445 uint32_t paddr32, tag;
4446 void __iomem *vaddr;
4447 int i, err;
4448
4449 vaddr = ioremap_nocache(pci_resource_start(pdev, 0), pci_resource_len(pdev, 0));
4450 if (vaddr == NULL)
4451 return -ENOMEM;
4452
4453 /* The Inbound Post Queue only accepts 32-bit physical addresses for the
4454 CCISS commands, so they must be allocated from the lower 4GiB of
4455 memory. */
e930438c 4456 err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32));
82eb03cf
CC		 4457 if (err) {
4458 iounmap(vaddr);
4459 return -ENOMEM;
4460 }
4461
4462 cmd = pci_alloc_consistent(pdev, cmd_sz, &paddr64);
4463 if (cmd == NULL) {
4464 iounmap(vaddr);
4465 return -ENOMEM;
4466 }
4467
4468 /* This must fit, because of the 32-bit consistent DMA mask. Also,
4469 although there's no guarantee, we assume that the address is at
4470 least 4-byte aligned (most likely, it's page-aligned). */
4471 paddr32 = paddr64;
4472
4473 cmd->CommandHeader.ReplyQueue = 0;
4474 cmd->CommandHeader.SGList = 0;
4475 cmd->CommandHeader.SGTotal = 0;
4476 cmd->CommandHeader.Tag.lower = paddr32;
4477 cmd->CommandHeader.Tag.upper = 0;
4478 memset(&cmd->CommandHeader.LUN.LunAddrBytes, 0, 8);
4479
4480 cmd->Request.CDBLen = 16;
4481 cmd->Request.Type.Type = TYPE_MSG;
4482 cmd->Request.Type.Attribute = ATTR_HEADOFQUEUE;
4483 cmd->Request.Type.Direction = XFER_NONE;
4484 cmd->Request.Timeout = 0; /* Don't time out */
4485 cmd->Request.CDB[0] = opcode;
4486 cmd->Request.CDB[1] = type;
4487 memset(&cmd->Request.CDB[2], 0, 14); /* the rest of the CDB is reserved */
4488
4489 cmd->ErrorDescriptor.Addr.lower = paddr32 + sizeof(Command);
4490 cmd->ErrorDescriptor.Addr.upper = 0;
4491 cmd->ErrorDescriptor.Len = sizeof(ErrorInfo_struct);
4492
4493 writel(paddr32, vaddr + SA5_REQUEST_PORT_OFFSET);
4494
4495 for (i = 0; i < 10; i++) {
4496 tag = readl(vaddr + SA5_REPLY_PORT_OFFSET);
4497 if ((tag & ~3) == paddr32)
4498 break;
3e28601f 4499 msleep(CCISS_POST_RESET_NOOP_TIMEOUT_MSECS);
82eb03cf
CC		 4500 }
4501
4502 iounmap(vaddr);
4503
4504 /* we leak the DMA buffer here ... no choice since the controller could
4505 still complete the command. */
4506 if (i == 10) {
b2a4a43d
SC		 4507 dev_err(&pdev->dev,
4508 "controller message %02x:%02x timed out\n",
82eb03cf
CC		 4509 opcode, type);
4510 return -ETIMEDOUT;
4511 }
4512
4513 pci_free_consistent(pdev, cmd_sz, cmd, paddr64);
4514
4515 if (tag & 2) {
b2a4a43d 4516 dev_err(&pdev->dev, "controller message %02x:%02x failed\n",
82eb03cf
CC		 4517 opcode, type);
4518 return -EIO;
4519 }
4520
b2a4a43d 4521 dev_info(&pdev->dev, "controller message %02x:%02x succeeded\n",
82eb03cf
CC		 4522 opcode, type);
4523 return 0;
4524}
4525
82eb03cf
CC		 4526#define cciss_noop(p) cciss_message(p, 3, 0)
4527
a6528d01 4528static int cciss_controller_hard_reset(struct pci_dev *pdev,
bf2e2e6b 4529 void * __iomem vaddr, u32 use_doorbell)
82eb03cf 4530{
a6528d01
SC		 4531 u16 pmcsr;
4532 int pos;
82eb03cf 4533
a6528d01
SC		 4534 if (use_doorbell) {
4535 /* For everything after the P600, the PCI power state method
4536 * of resetting the controller doesn't work, so we have this
4537 * other way using the doorbell register.
4538 */
4539 dev_info(&pdev->dev, "using doorbell to reset controller\n");
bf2e2e6b 4540 writel(use_doorbell, vaddr + SA5_DOORBELL);
a6528d01
SC		 4541 } else { /* Try to do it the PCI power state way */
4542
4543 /* Quoting from the Open CISS Specification: "The Power
4544 * Management Control/Status Register (CSR) controls the power
4545 * state of the device. The normal operating state is D0,
4546 * CSR=00h. The software off state is D3, CSR=03h. To reset
4547 * the controller, place the interface device in D3 then to D0,
4548 * this causes a secondary PCI reset which will reset the
4549 * controller." */
4550
4551 pos = pci_find_capability(pdev, PCI_CAP_ID_PM);
4552 if (pos == 0) {
4553 dev_err(&pdev->dev,
4554 "cciss_controller_hard_reset: "
4555 "PCI PM not supported\n");
4556 return -ENODEV;
4557 }
4558 dev_info(&pdev->dev, "using PCI PM to reset controller\n");
4559 /* enter the D3hot power management state */
4560 pci_read_config_word(pdev, pos + PCI_PM_CTRL, &pmcsr);
4561 pmcsr &= ~PCI_PM_CTRL_STATE_MASK;
4562 pmcsr |= PCI_D3hot;
4563 pci_write_config_word(pdev, pos + PCI_PM_CTRL, pmcsr);
82eb03cf 4564
a6528d01 4565 msleep(500);
82eb03cf 4566
a6528d01
SC		 4567 /* enter the D0 power management state */
4568 pmcsr &= ~PCI_PM_CTRL_STATE_MASK;
4569 pmcsr |= PCI_D0;
4570 pci_write_config_word(pdev, pos + PCI_PM_CTRL, pmcsr);
ab5dbebe
MM		 4571
4572 /*
4573 * The P600 requires a small delay when changing states.
4574 * Otherwise we may think the board did not reset and we bail.
4575 * This for kdump only and is particular to the P600.
4576 */
4577 msleep(500);
a6528d01
SC		 4578 }
4579 return 0;
4580}
82eb03cf 4581
8d85fce7 4582static void init_driver_version(char *driver_version, int len)
62710ae1
SC		 4583{
4584 memset(driver_version, 0, len);
4585 strncpy(driver_version, "cciss " DRIVER_NAME, len - 1);
4586}
4587
8d85fce7 4588static int write_driver_ver_to_cfgtable(CfgTable_struct __iomem *cfgtable)
62710ae1
SC		 4589{
4590 char *driver_version;
4591 int i, size = sizeof(cfgtable->driver_version);
4592
4593 driver_version = kmalloc(size, GFP_KERNEL);
4594 if (!driver_version)
4595 return -ENOMEM;
4596
4597 init_driver_version(driver_version, size);
4598 for (i = 0; i < size; i++)
4599 writeb(driver_version[i], &cfgtable->driver_version[i]);
4600 kfree(driver_version);
4601 return 0;
4602}
4603
8d85fce7
GKH		 4604static void read_driver_ver_from_cfgtable(CfgTable_struct __iomem *cfgtable,
4605 unsigned char *driver_ver)
62710ae1
SC		 4606{
4607 int i;
4608
4609 for (i = 0; i < sizeof(cfgtable->driver_version); i++)
4610 driver_ver[i] = readb(&cfgtable->driver_version[i]);
4611}
4612
8d85fce7 4613static int controller_reset_failed(CfgTable_struct __iomem *cfgtable)
62710ae1
SC		 4614{
4615
4616 char *driver_ver, *old_driver_ver;
4617 int rc, size = sizeof(cfgtable->driver_version);
4618
4619 old_driver_ver = kmalloc(2 * size, GFP_KERNEL);
4620 if (!old_driver_ver)
4621 return -ENOMEM;
4622 driver_ver = old_driver_ver + size;
4623
4624 /* After a reset, the 32 bytes of "driver version" in the cfgtable
4625 * should have been changed, otherwise we know the reset failed.
4626 */
4627 init_driver_version(old_driver_ver, size);
4628 read_driver_ver_from_cfgtable(cfgtable, driver_ver);
4629 rc = !memcmp(driver_ver, old_driver_ver, size);
4630 kfree(old_driver_ver);
4631 return rc;
4632}
4633
a6528d01
SC		 4634/* This does a hard reset of the controller using PCI power management
4635 * states or using the doorbell register. */
8d85fce7 4636static int cciss_kdump_hard_reset_controller(struct pci_dev *pdev)
a6528d01 4637{
a6528d01
SC		 4638 u64 cfg_offset;
4639 u32 cfg_base_addr;
4640 u64 cfg_base_addr_index;
4641 void __iomem *vaddr;
4642 unsigned long paddr;
62710ae1 4643 u32 misc_fw_support;
f442e64b 4644 int rc;
a6528d01 4645 CfgTable_struct __iomem *cfgtable;
bf2e2e6b 4646 u32 use_doorbell;
058a0f9f 4647 u32 board_id;
f442e64b 4648 u16 command_register;
a6528d01
SC		 4649
4650 /* For controllers as old a the p600, this is very nearly
4651 * the same thing as
4652 *
4653 * pci_save_state(pci_dev);
4654 * pci_set_power_state(pci_dev, PCI_D3hot);
4655 * pci_set_power_state(pci_dev, PCI_D0);
4656 * pci_restore_state(pci_dev);
4657 *
a6528d01
SC		 4658 * For controllers newer than the P600, the pci power state
4659 * method of resetting doesn't work so we have another way
4660 * using the doorbell register.
4661 */
82eb03cf 4662
058a0f9f
SC		 4663 /* Exclude 640x boards. These are two pci devices in one slot
4664 * which share a battery backed cache module. One controls the
4665 * cache, the other accesses the cache through the one that controls
4666 * it. If we reset the one controlling the cache, the other will
4667 * likely not be happy. Just forbid resetting this conjoined mess.
4668 */
4669 cciss_lookup_board_id(pdev, &board_id);
ec52d5f1 4670 if (!ctlr_is_resettable(board_id)) {
058a0f9f
SC		 4671 dev_warn(&pdev->dev, "Cannot reset Smart Array 640x "
4672 "due to shared cache module.");
82eb03cf
CC		 4673 return -ENODEV;
4674 }
4675
ec52d5f1
SC		 4676 /* if controller is soft- but not hard resettable... */
4677 if (!ctlr_is_hard_resettable(board_id))
4678 return -ENOTSUPP; /* try soft reset later. */
4679
f442e64b
SC		 4680 /* Save the PCI command register */
4681 pci_read_config_word(pdev, 4, &command_register);
4682 /* Turn the board off. This is so that later pci_restore_state()
4683 * won't turn the board on before the rest of config space is ready.
4684 */
4685 pci_disable_device(pdev);
4686 pci_save_state(pdev);
82eb03cf 4687
a6528d01
SC		 4688 /* find the first memory BAR, so we can find the cfg table */
4689 rc = cciss_pci_find_memory_BAR(pdev, &paddr);
4690 if (rc)
4691 return rc;
4692 vaddr = remap_pci_mem(paddr, 0x250);
4693 if (!vaddr)
4694 return -ENOMEM;
82eb03cf 4695
a6528d01
SC		 4696 /* find cfgtable in order to check if reset via doorbell is supported */
4697 rc = cciss_find_cfg_addrs(pdev, vaddr, &cfg_base_addr,
4698 &cfg_base_addr_index, &cfg_offset);
4699 if (rc)
4700 goto unmap_vaddr;
4701 cfgtable = remap_pci_mem(pci_resource_start(pdev,
4702 cfg_base_addr_index) + cfg_offset, sizeof(*cfgtable));
4703 if (!cfgtable) {
4704 rc = -ENOMEM;
4705 goto unmap_vaddr;
4706 }
62710ae1
SC		 4707 rc = write_driver_ver_to_cfgtable(cfgtable);
4708 if (rc)
4709 goto unmap_vaddr;
82eb03cf 4710
bf2e2e6b
SC		 4711 /* If reset via doorbell register is supported, use that.
4712 * There are two such methods. Favor the newest method.
75230ff2 4713 */
bf2e2e6b
SC		 4714 misc_fw_support = readl(&cfgtable->misc_fw_support);
4715 use_doorbell = misc_fw_support & MISC_FW_DOORBELL_RESET2;
4716 if (use_doorbell) {
4717 use_doorbell = DOORBELL_CTLR_RESET2;
4718 } else {
4719 use_doorbell = misc_fw_support & MISC_FW_DOORBELL_RESET;
063d2cf7
SC		 4720 if (use_doorbell) {
4721 dev_warn(&pdev->dev, "Controller claims that "
4722 "'Bit 2 doorbell reset' is "
4723 "supported, but not 'bit 5 doorbell reset'. "
4724 "Firmware update is recommended.\n");
4725 rc = -ENOTSUPP; /* use the soft reset */
4726 goto unmap_cfgtable;
4727 }
bf2e2e6b 4728 }
75230ff2 4729
a6528d01
SC		 4730 rc = cciss_controller_hard_reset(pdev, vaddr, use_doorbell);
4731 if (rc)
4732 goto unmap_cfgtable;
f442e64b
SC		 4733 pci_restore_state(pdev);
4734 rc = pci_enable_device(pdev);
4735 if (rc) {
4736 dev_warn(&pdev->dev, "failed to enable device.\n");
4737 goto unmap_cfgtable;
82eb03cf 4738 }
f442e64b 4739 pci_write_config_word(pdev, 4, command_register);
82eb03cf 4740
a6528d01
SC		 4741 /* Some devices (notably the HP Smart Array 5i Controller)
4742 need a little pause here */
4743 msleep(CCISS_POST_RESET_PAUSE_MSECS);
4744
afa842fa 4745 /* Wait for board to become not ready, then ready. */
59ec86bb 4746 dev_info(&pdev->dev, "Waiting for board to reset.\n");
afa842fa 4747 rc = cciss_wait_for_board_state(pdev, vaddr, BOARD_NOT_READY);
5afe2781
SC		 4748 if (rc) {
4749 dev_warn(&pdev->dev, "Failed waiting for board to hard reset."
4750 " Will try soft reset.\n");
4751 rc = -ENOTSUPP; /* Not expected, but try soft reset later */
4752 goto unmap_cfgtable;
4753 }
afa842fa
SC		 4754 rc = cciss_wait_for_board_state(pdev, vaddr, BOARD_READY);
4755 if (rc) {
4756 dev_warn(&pdev->dev,
5afe2781
SC		 4757 "failed waiting for board to become ready "
4758 "after hard reset\n");
afa842fa
SC		 4759 goto unmap_cfgtable;
4760 }
afa842fa 4761
62710ae1
SC		 4762 rc = controller_reset_failed(vaddr);
4763 if (rc < 0)
4764 goto unmap_cfgtable;
4765 if (rc) {
5afe2781
SC		 4766 dev_warn(&pdev->dev, "Unable to successfully hard reset "
4767 "controller. Will try soft reset.\n");
4768 rc = -ENOTSUPP; /* Not expected, but try soft reset later */
62710ae1 4769 } else {
5afe2781 4770 dev_info(&pdev->dev, "Board ready after hard reset.\n");
a6528d01
SC		 4771 }
4772
4773unmap_cfgtable:
4774 iounmap(cfgtable);
4775
4776unmap_vaddr:
4777 iounmap(vaddr);
4778 return rc;
82eb03cf
CC		 4779}
4780
8d85fce7 4781static int cciss_init_reset_devices(struct pci_dev *pdev)
83123cb1 4782{
a6528d01 4783 int rc, i;
83123cb1
SC		 4784
4785 if (!reset_devices)
4786 return 0;
4787
a6528d01
SC		 4788 /* Reset the controller with a PCI power-cycle or via doorbell */
4789 rc = cciss_kdump_hard_reset_controller(pdev);
83123cb1 4790
a6528d01
SC		 4791 /* -ENOTSUPP here means we cannot reset the controller
4792 * but it's already (and still) up and running in
058a0f9f
SC		 4793 * "performant mode". Or, it might be 640x, which can't reset
4794 * due to concerns about shared bbwc between 6402/6404 pair.
a6528d01
SC		 4795 */
4796 if (rc == -ENOTSUPP)
5afe2781 4797 return rc; /* just try to do the kdump anyhow. */
a6528d01
SC		 4798 if (rc)
4799 return -ENODEV;
83123cb1
SC		 4800
4801 /* Now try to get the controller to respond to a no-op */
59ec86bb 4802 dev_warn(&pdev->dev, "Waiting for controller to respond to no-op\n");
83123cb1
SC		 4803 for (i = 0; i < CCISS_POST_RESET_NOOP_RETRIES; i++) {
4804 if (cciss_noop(pdev) == 0)
4805 break;
4806 else
4807 dev_warn(&pdev->dev, "no-op failed%s\n",
4808 (i < CCISS_POST_RESET_NOOP_RETRIES - 1 ?
4809 "; re-trying" : ""));
4810 msleep(CCISS_POST_RESET_NOOP_INTERVAL_MSECS);
4811 }
82eb03cf
CC		 4812 return 0;
4813}
4814
8d85fce7 4815static int cciss_allocate_cmd_pool(ctlr_info_t *h)
54dae343 4816{
1f118bc4 4817 h->cmd_pool_bits = kmalloc(BITS_TO_LONGS(h->nr_cmds) *
54dae343
SC		 4818 sizeof(unsigned long), GFP_KERNEL);
4819 h->cmd_pool = pci_alloc_consistent(h->pdev,
4820 h->nr_cmds * sizeof(CommandList_struct),
4821 &(h->cmd_pool_dhandle));
4822 h->errinfo_pool = pci_alloc_consistent(h->pdev,
4823 h->nr_cmds * sizeof(ErrorInfo_struct),
4824 &(h->errinfo_pool_dhandle));
4825 if ((h->cmd_pool_bits == NULL)
4826 || (h->cmd_pool == NULL)
4827 || (h->errinfo_pool == NULL)) {
4828 dev_err(&h->pdev->dev, "out of memory");
4829 return -ENOMEM;
4830 }
4831 return 0;
4832}
4833
8d85fce7 4834static int cciss_allocate_scatterlists(ctlr_info_t *h)
abf7966e
SC		 4835{
4836 int i;
4837
4838 /* zero it, so that on free we need not know how many were alloc'ed */
4839 h->scatter_list = kzalloc(h->max_commands *
4840 sizeof(struct scatterlist *), GFP_KERNEL);
4841 if (!h->scatter_list)
4842 return -ENOMEM;
4843
4844 for (i = 0; i < h->nr_cmds; i++) {
4845 h->scatter_list[i] = kmalloc(sizeof(struct scatterlist) *
4846 h->maxsgentries, GFP_KERNEL);
4847 if (h->scatter_list[i] == NULL) {
4848 dev_err(&h->pdev->dev, "could not allocate "
4849 "s/g lists\n");
4850 return -ENOMEM;
4851 }
4852 }
4853 return 0;
4854}
4855
4856static void cciss_free_scatterlists(ctlr_info_t *h)
4857{
4858 int i;
4859
4860 if (h->scatter_list) {
4861 for (i = 0; i < h->nr_cmds; i++)
4862 kfree(h->scatter_list[i]);
4863 kfree(h->scatter_list);
4864 }
4865}
4866
54dae343
SC		 4867static void cciss_free_cmd_pool(ctlr_info_t *h)
4868{
4869 kfree(h->cmd_pool_bits);
4870 if (h->cmd_pool)
4871 pci_free_consistent(h->pdev,
4872 h->nr_cmds * sizeof(CommandList_struct),
4873 h->cmd_pool, h->cmd_pool_dhandle);
4874 if (h->errinfo_pool)
4875 pci_free_consistent(h->pdev,
4876 h->nr_cmds * sizeof(ErrorInfo_struct),
4877 h->errinfo_pool, h->errinfo_pool_dhandle);
4878}
4879
2b48085f
SC		 4880static int cciss_request_irq(ctlr_info_t *h,
4881 irqreturn_t (*msixhandler)(int, void *),
4882 irqreturn_t (*intxhandler)(int, void *))
4883{
4884 if (h->msix_vector || h->msi_vector) {
13049537 4885 if (!request_irq(h->intr[h->intr_mode], msixhandler,
6225da48 4886 0, h->devname, h))
2b48085f
SC		 4887 return 0;
4888 dev_err(&h->pdev->dev, "Unable to get msi irq %d"
13049537 4889 " for %s\n", h->intr[h->intr_mode],
2b48085f
SC		 4890 h->devname);
4891 return -1;
4892 }
4893
13049537 4894 if (!request_irq(h->intr[h->intr_mode], intxhandler,
6225da48 4895 IRQF_SHARED, h->devname, h))
2b48085f
SC		 4896 return 0;
4897 dev_err(&h->pdev->dev, "Unable to get irq %d for %s\n",
13049537 4898 h->intr[h->intr_mode], h->devname);
2b48085f
SC		 4899 return -1;
4900}
4901
8d85fce7 4902static int cciss_kdump_soft_reset(ctlr_info_t *h)
5afe2781
SC		 4903{
4904 if (cciss_send_reset(h, CTLR_LUNID, CCISS_RESET_TYPE_CONTROLLER)) {
4905 dev_warn(&h->pdev->dev, "Resetting array controller failed.\n");
4906 return -EIO;
4907 }
4908
4909 dev_info(&h->pdev->dev, "Waiting for board to soft reset.\n");
4910 if (cciss_wait_for_board_state(h->pdev, h->vaddr, BOARD_NOT_READY)) {
4911 dev_warn(&h->pdev->dev, "Soft reset had no effect.\n");
4912 return -1;
4913 }
4914
4915 dev_info(&h->pdev->dev, "Board reset, awaiting READY status.\n");
4916 if (cciss_wait_for_board_state(h->pdev, h->vaddr, BOARD_READY)) {
4917 dev_warn(&h->pdev->dev, "Board failed to become ready "
4918 "after soft reset.\n");
4919 return -1;
4920 }
4921
4922 return 0;
4923}
4924
4925static void cciss_undo_allocations_after_kdump_soft_reset(ctlr_info_t *h)
4926{
4927 int ctlr = h->ctlr;
4928
13049537 4929 free_irq(h->intr[h->intr_mode], h);
5afe2781
SC		 4930#ifdef CONFIG_PCI_MSI
4931 if (h->msix_vector)
4932 pci_disable_msix(h->pdev);
4933 else if (h->msi_vector)
4934 pci_disable_msi(h->pdev);
4935#endif /* CONFIG_PCI_MSI */
4936 cciss_free_sg_chain_blocks(h->cmd_sg_list, h->nr_cmds);
4937 cciss_free_scatterlists(h);
4938 cciss_free_cmd_pool(h);
4939 kfree(h->blockFetchTable);
4940 if (h->reply_pool)
4941 pci_free_consistent(h->pdev, h->max_commands * sizeof(__u64),
4942 h->reply_pool, h->reply_pool_dhandle);
4943 if (h->transtable)
4944 iounmap(h->transtable);
4945 if (h->cfgtable)
4946 iounmap(h->cfgtable);
4947 if (h->vaddr)
4948 iounmap(h->vaddr);
4949 unregister_blkdev(h->major, h->devname);
4950 cciss_destroy_hba_sysfs_entry(h);
4951 pci_release_regions(h->pdev);
4952 kfree(h);
4953 hba[ctlr] = NULL;
4954}
4955
1da177e4
LT		 4956/*
4957 * This is it. Find all the controllers and register them. I really hate
4958 * stealing all these major device numbers.
4959 * returns the number of block devices registered.
4960 */
8d85fce7 4961static int cciss_init_one(struct pci_dev *pdev, const struct pci_device_id *ent)
1da177e4 4962{
1da177e4 4963 int i;
799202cb 4964 int j = 0;
1da177e4 4965 int rc;
5afe2781 4966 int try_soft_reset = 0;
22bece00 4967 int dac, return_code;
212a5026 4968 InquiryData_struct *inq_buff;
f70dba83 4969 ctlr_info_t *h;
5afe2781 4970 unsigned long flags;
1da177e4 4971
0821e904
MM		 4972 /*
4973 * By default the cciss driver is used for all older HP Smart Array
4974 * controllers. There are module paramaters that allow a user to
4975 * override this behavior and instead use the hpsa SCSI driver. If
4976 * this is the case cciss may be loaded first from the kdump initrd
4977 * image and cause a kernel panic. So if reset_devices is true and
4978 * cciss_allow_hpsa is set just bail.
4979 */
4980 if ((reset_devices) && (cciss_allow_hpsa == 1))
4981 return -ENODEV;
83123cb1 4982 rc = cciss_init_reset_devices(pdev);
5afe2781
SC		 4983 if (rc) {
4984 if (rc != -ENOTSUPP)
4985 return rc;
4986 /* If the reset fails in a particular way (it has no way to do
4987 * a proper hard reset, so returns -ENOTSUPP) we can try to do
4988 * a soft reset once we get the controller configured up to the
4989 * point that it can accept a command.
4990 */
4991 try_soft_reset = 1;
4992 rc = 0;
4993 }
4994
4995reinit_after_soft_reset:
4996
b2a4a43d 4997 i = alloc_cciss_hba(pdev);
7c832835 4998 if (i < 0)
e2019b58 4999 return -1;
1f8ef380 5000
f70dba83
SC		 5001 h = hba[i];
5002 h->pdev = pdev;
5003 h->busy_initializing = 1;
13049537 5004 h->intr_mode = cciss_simple_mode ? SIMPLE_MODE_INT : PERF_MODE_INT;
e6e1ee93
JA		 5005 INIT_LIST_HEAD(&h->cmpQ);
5006 INIT_LIST_HEAD(&h->reqQ);
f70dba83 5007 mutex_init(&h->busy_shutting_down);
1f8ef380 5008
f70dba83 5009 if (cciss_pci_init(h) != 0)
2cfa948c 5010 goto clean_no_release_regions;
1da177e4 5011
f70dba83
SC		 5012 sprintf(h->devname, "cciss%d", i);
5013 h->ctlr = i;
1da177e4 5014
8a4ec67b
SC		 5015 if (cciss_tape_cmds < 2)
5016 cciss_tape_cmds = 2;
5017 if (cciss_tape_cmds > 16)
5018 cciss_tape_cmds = 16;
5019
f70dba83 5020 init_completion(&h->scan_wait);
b368c9dd 5021
f70dba83 5022 if (cciss_create_hba_sysfs_entry(h))
7fe06326
AP		 5023 goto clean0;
5024
1da177e4 5025 /* configure PCI DMA stuff */
6a35528a 5026 if (!pci_set_dma_mask(pdev, DMA_BIT_MASK(64)))
40aabb58 5027 dac = 1;
284901a9 5028 else if (!pci_set_dma_mask(pdev, DMA_BIT_MASK(32)))
40aabb58 5029 dac = 0;
1da177e4 5030 else {
b2a4a43d 5031 dev_err(&h->pdev->dev, "no suitable DMA available\n");
1da177e4
LT		 5032 goto clean1;
5033 }
5034
5035 /*
5036 * register with the major number, or get a dynamic major number
5037 * by passing 0 as argument. This is done for greater than
5038 * 8 controller support.
5039 */
5040 if (i < MAX_CTLR_ORIG)
f70dba83
SC		 5041 h->major = COMPAQ_CISS_MAJOR + i;
5042 rc = register_blkdev(h->major, h->devname);
7c832835 5043 if (rc == -EBUSY || rc == -EINVAL) {
b2a4a43d
SC		 5044 dev_err(&h->pdev->dev,
5045 "Unable to get major number %d for %s "
f70dba83 5046 "on hba %d\n", h->major, h->devname, i);
1da177e4 5047 goto clean1;
7c832835 5048 } else {
1da177e4 5049 if (i >= MAX_CTLR_ORIG)
f70dba83 5050 h->major = rc;
1da177e4
LT		 5051 }
5052
5053 /* make sure the board interrupts are off */
f70dba83 5054 h->access.set_intr_mask(h, CCISS_INTR_OFF);
2b48085f
SC		 5055 rc = cciss_request_irq(h, do_cciss_msix_intr, do_cciss_intx);
5056 if (rc)
5057 goto clean2;
40aabb58 5058
b2a4a43d 5059 dev_info(&h->pdev->dev, "%s: <0x%x> at PCI %s IRQ %d%s using DAC\n",
f70dba83 5060 h->devname, pdev->device, pci_name(pdev),
13049537 5061 h->intr[h->intr_mode], dac ? "" : " not");
7c832835 5062
54dae343 5063 if (cciss_allocate_cmd_pool(h))
1da177e4 5064 goto clean4;
5c07a311 5065
abf7966e 5066 if (cciss_allocate_scatterlists(h))
4ee69851
DC		 5067 goto clean4;
5068
f70dba83
SC		 5069 h->cmd_sg_list = cciss_allocate_sg_chain_blocks(h,
5070 h->chainsize, h->nr_cmds);
5071 if (!h->cmd_sg_list && h->chainsize > 0)
5c07a311 5072 goto clean4;
5c07a311 5073
f70dba83 5074 spin_lock_init(&h->lock);
1da177e4 5075
7c832835 5076 /* Initialize the pdev driver private data.
f70dba83
SC		 5077 have it point to h. */
5078 pci_set_drvdata(pdev, h);
7c832835
BH		 5079 /* command and error info recs zeroed out before
5080 they are used */
1f118bc4 5081 bitmap_zero(h->cmd_pool_bits, h->nr_cmds);
1da177e4 5082
f70dba83
SC		 5083 h->num_luns = 0;
5084 h->highest_lun = -1;
6ae5ce8e 5085 for (j = 0; j < CISS_MAX_LUN; j++) {
f70dba83
SC		 5086 h->drv[j] = NULL;
5087 h->gendisk[j] = NULL;
6ae5ce8e 5088 }
1da177e4 5089
5afe2781
SC		 5090 /* At this point, the controller is ready to take commands.
5091 * Now, if reset_devices and the hard reset didn't work, try
5092 * the soft reset and see if that works.
5093 */
5094 if (try_soft_reset) {
5095
5096 /* This is kind of gross. We may or may not get a completion
5097 * from the soft reset command, and if we do, then the value
5098 * from the fifo may or may not be valid. So, we wait 10 secs
5099 * after the reset throwing away any completions we get during
5100 * that time. Unregister the interrupt handler and register
5101 * fake ones to scoop up any residual completions.
5102 */
5103 spin_lock_irqsave(&h->lock, flags);
5104 h->access.set_intr_mask(h, CCISS_INTR_OFF);
5105 spin_unlock_irqrestore(&h->lock, flags);
13049537 5106 free_irq(h->intr[h->intr_mode], h);
5afe2781
SC		 5107 rc = cciss_request_irq(h, cciss_msix_discard_completions,
5108 cciss_intx_discard_completions);
5109 if (rc) {
5110 dev_warn(&h->pdev->dev, "Failed to request_irq after "
5111 "soft reset.\n");
5112 goto clean4;
5113 }
5114
5115 rc = cciss_kdump_soft_reset(h);
5116 if (rc) {
5117 dev_warn(&h->pdev->dev, "Soft reset failed.\n");
5118 goto clean4;
5119 }
5120
5121 dev_info(&h->pdev->dev, "Board READY.\n");
5122 dev_info(&h->pdev->dev,
5123 "Waiting for stale completions to drain.\n");
5124 h->access.set_intr_mask(h, CCISS_INTR_ON);
5125 msleep(10000);
5126 h->access.set_intr_mask(h, CCISS_INTR_OFF);
5127
5128 rc = controller_reset_failed(h->cfgtable);
5129 if (rc)
5130 dev_info(&h->pdev->dev,
5131 "Soft reset appears to have failed.\n");
5132
5133 /* since the controller's reset, we have to go back and re-init
5134 * everything. Easiest to just forget what we've done and do it
5135 * all over again.
5136 */
5137 cciss_undo_allocations_after_kdump_soft_reset(h);
5138 try_soft_reset = 0;
5139 if (rc)
5140 /* don't go to clean4, we already unallocated */
5141 return -ENODEV;
5142
5143 goto reinit_after_soft_reset;
5144 }
5145
f70dba83 5146 cciss_scsi_setup(h);
1da177e4
LT		 5147
5148 /* Turn the interrupts on so we can service requests */
f70dba83 5149 h->access.set_intr_mask(h, CCISS_INTR_ON);
1da177e4 5150
22bece00
MM		 5151 /* Get the firmware version */
5152 inq_buff = kzalloc(sizeof(InquiryData_struct), GFP_KERNEL);
5153 if (inq_buff == NULL) {
b2a4a43d 5154 dev_err(&h->pdev->dev, "out of memory\n");
22bece00
MM		 5155 goto clean4;
5156 }
5157
f70dba83 5158 return_code = sendcmd_withirq(h, CISS_INQUIRY, inq_buff,
b57695fe 5159 sizeof(InquiryData_struct), 0, CTLR_LUNID, TYPE_CMD);
22bece00 5160 if (return_code == IO_OK) {
f70dba83
SC		 5161 h->firm_ver[0] = inq_buff->data_byte[32];
5162 h->firm_ver[1] = inq_buff->data_byte[33];
5163 h->firm_ver[2] = inq_buff->data_byte[34];
5164 h->firm_ver[3] = inq_buff->data_byte[35];
22bece00 5165 } else { /* send command failed */
b2a4a43d 5166 dev_warn(&h->pdev->dev, "unable to determine firmware"
22bece00
MM		 5167 " version of controller\n");
5168 }
212a5026 5169 kfree(inq_buff);
22bece00 5170
f70dba83 5171 cciss_procinit(h);
92c4231a 5172
f70dba83 5173 h->cciss_max_sectors = 8192;
92c4231a 5174
f70dba83 5175 rebuild_lun_table(h, 1, 0);
0007a4c9 5176 cciss_engage_scsi(h);
f70dba83 5177 h->busy_initializing = 0;
e2019b58 5178 return 1;
1da177e4 5179
6ae5ce8e 5180clean4:
54dae343 5181 cciss_free_cmd_pool(h);
abf7966e 5182 cciss_free_scatterlists(h);
f70dba83 5183 cciss_free_sg_chain_blocks(h->cmd_sg_list, h->nr_cmds);
13049537 5184 free_irq(h->intr[h->intr_mode], h);
6ae5ce8e 5185clean2:
f70dba83 5186 unregister_blkdev(h->major, h->devname);
6ae5ce8e 5187clean1:
f70dba83 5188 cciss_destroy_hba_sysfs_entry(h);
7fe06326 5189clean0:
2cfa948c
SC		 5190 pci_release_regions(pdev);
5191clean_no_release_regions:
f70dba83 5192 h->busy_initializing = 0;
9cef0d2f 5193
872225ca
MM		 5194 /*
5195 * Deliberately omit pci_disable_device(): it does something nasty to
5196 * Smart Array controllers that pci_enable_device does not undo
5197 */
799202cb 5198 pci_set_drvdata(pdev, NULL);
f70dba83 5199 free_hba(h);
e2019b58 5200 return -1;
1da177e4
LT		 5201}
5202
e9ca75b5 5203static void cciss_shutdown(struct pci_dev *pdev)
1da177e4 5204{
29009a03
SC		 5205 ctlr_info_t *h;
5206 char *flush_buf;
7c832835 5207 int return_code;
1da177e4 5208
29009a03
SC		 5209 h = pci_get_drvdata(pdev);
5210 flush_buf = kzalloc(4, GFP_KERNEL);
5211 if (!flush_buf) {
b2a4a43d 5212 dev_warn(&h->pdev->dev, "cache not flushed, out of memory.\n");
e9ca75b5 5213 return;
e9ca75b5 5214 }
29009a03 5215 /* write all data in the battery backed cache to disk */
f70dba83 5216 return_code = sendcmd_withirq(h, CCISS_CACHE_FLUSH, flush_buf,
29009a03
SC		 5217 4, 0, CTLR_LUNID, TYPE_CMD);
5218 kfree(flush_buf);
5219 if (return_code != IO_OK)
b2a4a43d 5220 dev_warn(&h->pdev->dev, "Error flushing cache\n");
29009a03 5221 h->access.set_intr_mask(h, CCISS_INTR_OFF);
13049537 5222 free_irq(h->intr[h->intr_mode], h);
e9ca75b5
GB		 5223}
5224
8d85fce7 5225static int cciss_enter_simple_mode(struct ctlr_info *h)
13049537
JH		 5226{
5227 u32 trans_support;
5228
5229 trans_support = readl(&(h->cfgtable->TransportSupport));
5230 if (!(trans_support & SIMPLE_MODE))
5231 return -ENOTSUPP;
5232
5233 h->max_commands = readl(&(h->cfgtable->CmdsOutMax));
5234 writel(CFGTBL_Trans_Simple, &(h->cfgtable->HostWrite.TransportRequest));
5235 writel(CFGTBL_ChangeReq, h->vaddr + SA5_DOORBELL);
5236 cciss_wait_for_mode_change_ack(h);
5237 print_cfg_table(h);
5238 if (!(readl(&(h->cfgtable->TransportActive)) & CFGTBL_Trans_Simple)) {
5239 dev_warn(&h->pdev->dev, "unable to get board into simple mode\n");
5240 return -ENODEV;
5241 }
5242 h->transMethod = CFGTBL_Trans_Simple;
5243 return 0;
5244}
5245
5246
8d85fce7 5247static void cciss_remove_one(struct pci_dev *pdev)
e9ca75b5 5248{
f70dba83 5249 ctlr_info_t *h;
e9ca75b5
GB		 5250 int i, j;
5251
7c832835 5252 if (pci_get_drvdata(pdev) == NULL) {
b2a4a43d 5253 dev_err(&pdev->dev, "Unable to remove device\n");
1da177e4
LT		 5254 return;
5255 }
0a9279cc 5256
f70dba83
SC		 5257 h = pci_get_drvdata(pdev);
5258 i = h->ctlr;
7c832835 5259 if (hba[i] == NULL) {
b2a4a43d 5260 dev_err(&pdev->dev, "device appears to already be removed\n");
1da177e4
LT		 5261 return;
5262 }
b6550777 5263
f70dba83 5264 mutex_lock(&h->busy_shutting_down);
0a9279cc 5265
f70dba83
SC		 5266 remove_from_scan_list(h);
5267 remove_proc_entry(h->devname, proc_cciss);
5268 unregister_blkdev(h->major, h->devname);
b6550777
BH		 5269
5270 /* remove it from the disk list */
5271 for (j = 0; j < CISS_MAX_LUN; j++) {
f70dba83 5272 struct gendisk *disk = h->gendisk[j];
b6550777 5273 if (disk) {
165125e1 5274 struct request_queue *q = disk->queue;
b6550777 5275
097d0264 5276 if (disk->flags & GENHD_FL_UP) {
f70dba83 5277 cciss_destroy_ld_sysfs_entry(h, j, 1);
b6550777 5278 del_gendisk(disk);
097d0264 5279 }
b6550777
BH		 5280 if (q)
5281 blk_cleanup_queue(q);
5282 }
5283 }
5284
ba198efb 5285#ifdef CONFIG_CISS_SCSI_TAPE
f70dba83 5286 cciss_unregister_scsi(h); /* unhook from SCSI subsystem */
ba198efb 5287#endif
b6550777 5288
e9ca75b5 5289 cciss_shutdown(pdev);
fb86a35b
MM		 5290
5291#ifdef CONFIG_PCI_MSI
f70dba83
SC		 5292 if (h->msix_vector)
5293 pci_disable_msix(h->pdev);
5294 else if (h->msi_vector)
5295 pci_disable_msi(h->pdev);
7c832835 5296#endif /* CONFIG_PCI_MSI */
fb86a35b 5297
f70dba83
SC		 5298 iounmap(h->transtable);
5299 iounmap(h->cfgtable);
5300 iounmap(h->vaddr);
1da177e4 5301
54dae343 5302 cciss_free_cmd_pool(h);
5c07a311 5303 /* Free up sg elements */
f70dba83
SC		 5304 for (j = 0; j < h->nr_cmds; j++)
5305 kfree(h->scatter_list[j]);
5306 kfree(h->scatter_list);
5307 cciss_free_sg_chain_blocks(h->cmd_sg_list, h->nr_cmds);
e363e014
SC		 5308 kfree(h->blockFetchTable);
5309 if (h->reply_pool)
5310 pci_free_consistent(h->pdev, h->max_commands * sizeof(__u64),
5311 h->reply_pool, h->reply_pool_dhandle);
872225ca
MM		 5312 /*
5313 * Deliberately omit pci_disable_device(): it does something nasty to
5314 * Smart Array controllers that pci_enable_device does not undo
5315 */
7c832835 5316 pci_release_regions(pdev);
4e570309 5317 pci_set_drvdata(pdev, NULL);
f70dba83
SC		 5318 cciss_destroy_hba_sysfs_entry(h);
5319 mutex_unlock(&h->busy_shutting_down);
5320 free_hba(h);
7c832835 5321}
1da177e4
LT		 5322
5323static struct pci_driver cciss_pci_driver = {
7c832835
BH		 5324 .name = "cciss",
5325 .probe = cciss_init_one,
8d85fce7 5326 .remove = cciss_remove_one,
7c832835 5327 .id_table = cciss_pci_device_id, /* id_table */
e9ca75b5 5328 .shutdown = cciss_shutdown,
1da177e4
LT		 5329};
5330
5331/*
5332 * This is it. Register the PCI driver information for the cards we control
7c832835 5333 * the OS will call our registered routines when it finds one of our cards.
1da177e4
LT		 5334 */
5335static int __init cciss_init(void)
5336{
7fe06326
AP		 5337 int err;
5338
10cbda97
JA		 5339 /*
5340 * The hardware requires that commands are aligned on a 64-bit
5341 * boundary. Given that we use pci_alloc_consistent() to allocate an
5342 * array of them, the size must be a multiple of 8 bytes.
5343 */
1b7d0d28 5344 BUILD_BUG_ON(sizeof(CommandList_struct) % COMMANDLIST_ALIGNMENT);
1da177e4
LT		 5345 printk(KERN_INFO DRIVER_NAME "\n");
5346
7fe06326
AP		 5347 err = bus_register(&cciss_bus_type);
5348 if (err)
5349 return err;
5350
b368c9dd
AP		 5351 /* Start the scan thread */
5352 cciss_scan_thread = kthread_run(scan_thread, NULL, "cciss_scan");
5353 if (IS_ERR(cciss_scan_thread)) {
5354 err = PTR_ERR(cciss_scan_thread);
5355 goto err_bus_unregister;
5356 }
5357
1da177e4 5358 /* Register for our PCI devices */
7fe06326
AP		 5359 err = pci_register_driver(&cciss_pci_driver);
5360 if (err)
b368c9dd 5361 goto err_thread_stop;
7fe06326 5362
617e1344 5363 return err;
7fe06326 5364
b368c9dd
AP		 5365err_thread_stop:
5366 kthread_stop(cciss_scan_thread);
5367err_bus_unregister:
7fe06326 5368 bus_unregister(&cciss_bus_type);
b368c9dd 5369
7fe06326 5370 return err;
1da177e4
LT		 5371}
5372
5373static void __exit cciss_cleanup(void)
5374{
5375 int i;
5376
5377 pci_unregister_driver(&cciss_pci_driver);
5378 /* double check that all controller entrys have been removed */
7c832835
BH		 5379 for (i = 0; i < MAX_CTLR; i++) {
5380 if (hba[i] != NULL) {
b2a4a43d
SC		 5381 dev_warn(&hba[i]->pdev->dev,
5382 "had to remove controller\n");
1da177e4
LT		 5383 cciss_remove_one(hba[i]->pdev);
5384 }
5385 }
b368c9dd 5386 kthread_stop(cciss_scan_thread);
90fdb0b9
JA		 5387 if (proc_cciss)
5388 remove_proc_entry("driver/cciss", NULL);
7fe06326 5389 bus_unregister(&cciss_bus_type);
1da177e4
LT		 5390}
5391
5392module_init(cciss_init);
5393module_exit(cciss_cleanup);
Ubuntu Artful kernel mirror