]>
Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* |
2 | * Copyright 2001-2003 SuSE Labs. | |
3 | * Distributed under the GNU public license, v2. | |
4 | * | |
5 | * This is a GART driver for the AMD Opteron/Athlon64 on-CPU northbridge. | |
6 | * It also includes support for the AMD 8151 AGP bridge, | |
7 | * although it doesn't actually do much, as all the real | |
8 | * work is done in the northbridge(s). | |
9 | */ | |
10 | ||
1da177e4 LT |
11 | #include <linux/module.h> |
12 | #include <linux/pci.h> | |
13 | #include <linux/init.h> | |
14 | #include <linux/agp_backend.h> | |
8c65b4a6 | 15 | #include <linux/mmzone.h> |
4e57b681 | 16 | #include <asm/page.h> /* PAGE_SIZE */ |
b92e9fac | 17 | #include <asm/e820.h> |
23ac4ae8 | 18 | #include <asm/amd_nb.h> |
aa134f1b | 19 | #include <asm/gart.h> |
1da177e4 LT |
20 | #include "agp.h" |
21 | ||
1da177e4 LT |
22 | /* NVIDIA K8 registers */ |
23 | #define NVIDIA_X86_64_0_APBASE 0x10 | |
24 | #define NVIDIA_X86_64_1_APBASE1 0x50 | |
25 | #define NVIDIA_X86_64_1_APLIMIT1 0x54 | |
26 | #define NVIDIA_X86_64_1_APSIZE 0xa8 | |
27 | #define NVIDIA_X86_64_1_APBASE2 0xd8 | |
28 | #define NVIDIA_X86_64_1_APLIMIT2 0xdc | |
29 | ||
30 | /* ULi K8 registers */ | |
31 | #define ULI_X86_64_BASE_ADDR 0x10 | |
32 | #define ULI_X86_64_HTT_FEA_REG 0x50 | |
33 | #define ULI_X86_64_ENU_SCR_REG 0x54 | |
34 | ||
1da177e4 | 35 | static struct resource *aperture_resource; |
172efbb4 | 36 | static int __initdata agp_try_unsupported = 1; |
55814b74 | 37 | static int agp_bridges_found; |
1da177e4 | 38 | |
1da177e4 LT |
39 | static void amd64_tlbflush(struct agp_memory *temp) |
40 | { | |
eec1d4fa | 41 | amd_flush_garts(); |
1da177e4 LT |
42 | } |
43 | ||
44 | static int amd64_insert_memory(struct agp_memory *mem, off_t pg_start, int type) | |
45 | { | |
46 | int i, j, num_entries; | |
47 | long long tmp; | |
a030ce44 TH |
48 | int mask_type; |
49 | struct agp_bridge_data *bridge = mem->bridge; | |
1da177e4 LT |
50 | u32 pte; |
51 | ||
52 | num_entries = agp_num_entries(); | |
53 | ||
a030ce44 | 54 | if (type != mem->type) |
1da177e4 | 55 | return -EINVAL; |
a030ce44 TH |
56 | mask_type = bridge->driver->agp_type_to_mask_type(bridge, type); |
57 | if (mask_type != 0) | |
58 | return -EINVAL; | |
59 | ||
1da177e4 LT |
60 | |
61 | /* Make sure we can fit the range in the gatt table. */ | |
62 | /* FIXME: could wrap */ | |
63 | if (((unsigned long)pg_start + mem->page_count) > num_entries) | |
64 | return -EINVAL; | |
65 | ||
66 | j = pg_start; | |
67 | ||
68 | /* gatt table should be empty. */ | |
69 | while (j < (pg_start + mem->page_count)) { | |
70 | if (!PGE_EMPTY(agp_bridge, readl(agp_bridge->gatt_table+j))) | |
71 | return -EBUSY; | |
72 | j++; | |
73 | } | |
74 | ||
c7258012 | 75 | if (!mem->is_flushed) { |
1da177e4 | 76 | global_cache_flush(); |
c7258012 | 77 | mem->is_flushed = true; |
1da177e4 LT |
78 | } |
79 | ||
80 | for (i = 0, j = pg_start; i < mem->page_count; i++, j++) { | |
81 | tmp = agp_bridge->driver->mask_memory(agp_bridge, | |
6a12235c | 82 | page_to_phys(mem->pages[i]), |
2a4ceb6d | 83 | mask_type); |
1da177e4 LT |
84 | |
85 | BUG_ON(tmp & 0xffffff0000000ffcULL); | |
86 | pte = (tmp & 0x000000ff00000000ULL) >> 28; | |
87 | pte |=(tmp & 0x00000000fffff000ULL); | |
88 | pte |= GPTE_VALID | GPTE_COHERENT; | |
89 | ||
90 | writel(pte, agp_bridge->gatt_table+j); | |
91 | readl(agp_bridge->gatt_table+j); /* PCI Posting. */ | |
92 | } | |
93 | amd64_tlbflush(mem); | |
94 | return 0; | |
95 | } | |
96 | ||
97 | /* | |
98 | * This hack alters the order element according | |
99 | * to the size of a long. It sucks. I totally disown this, even | |
100 | * though it does appear to work for the most part. | |
101 | */ | |
102 | static struct aper_size_info_32 amd64_aperture_sizes[7] = | |
103 | { | |
104 | {32, 8192, 3+(sizeof(long)/8), 0 }, | |
105 | {64, 16384, 4+(sizeof(long)/8), 1<<1 }, | |
106 | {128, 32768, 5+(sizeof(long)/8), 1<<2 }, | |
107 | {256, 65536, 6+(sizeof(long)/8), 1<<1 | 1<<2 }, | |
108 | {512, 131072, 7+(sizeof(long)/8), 1<<3 }, | |
109 | {1024, 262144, 8+(sizeof(long)/8), 1<<1 | 1<<3}, | |
110 | {2048, 524288, 9+(sizeof(long)/8), 1<<2 | 1<<3} | |
111 | }; | |
112 | ||
113 | ||
114 | /* | |
115 | * Get the current Aperture size from the x86-64. | |
116 | * Note, that there may be multiple x86-64's, but we just return | |
117 | * the value from the first one we find. The set_size functions | |
118 | * keep the rest coherent anyway. Or at least should do. | |
119 | */ | |
120 | static int amd64_fetch_size(void) | |
121 | { | |
122 | struct pci_dev *dev; | |
123 | int i; | |
124 | u32 temp; | |
125 | struct aper_size_info_32 *values; | |
126 | ||
9653a5c7 | 127 | dev = node_to_amd_nb(0)->misc; |
1da177e4 LT |
128 | if (dev==NULL) |
129 | return 0; | |
130 | ||
131 | pci_read_config_dword(dev, AMD64_GARTAPERTURECTL, &temp); | |
132 | temp = (temp & 0xe); | |
133 | values = A_SIZE_32(amd64_aperture_sizes); | |
134 | ||
135 | for (i = 0; i < agp_bridge->driver->num_aperture_sizes; i++) { | |
136 | if (temp == values[i].size_value) { | |
137 | agp_bridge->previous_size = | |
138 | agp_bridge->current_size = (void *) (values + i); | |
139 | ||
140 | agp_bridge->aperture_size_idx = i; | |
141 | return values[i].size; | |
142 | } | |
143 | } | |
144 | return 0; | |
145 | } | |
146 | ||
147 | /* | |
148 | * In a multiprocessor x86-64 system, this function gets | |
149 | * called once for each CPU. | |
150 | */ | |
aa134f1b | 151 | static u64 amd64_configure(struct pci_dev *hammer, u64 gatt_table) |
1da177e4 LT |
152 | { |
153 | u64 aperturebase; | |
154 | u32 tmp; | |
3bb6fbf9 | 155 | u64 aper_base; |
1da177e4 LT |
156 | |
157 | /* Address to map to */ | |
3bb6fbf9 | 158 | pci_read_config_dword(hammer, AMD64_GARTAPERTUREBASE, &tmp); |
1da177e4 LT |
159 | aperturebase = tmp << 25; |
160 | aper_base = (aperturebase & PCI_BASE_ADDRESS_MEM_MASK); | |
161 | ||
3bb6fbf9 | 162 | enable_gart_translation(hammer, gatt_table); |
1da177e4 | 163 | |
1da177e4 LT |
164 | return aper_base; |
165 | } | |
166 | ||
167 | ||
e5524f35 | 168 | static const struct aper_size_info_32 amd_8151_sizes[7] = |
1da177e4 LT |
169 | { |
170 | {2048, 524288, 9, 0x00000000 }, /* 0 0 0 0 0 0 */ | |
171 | {1024, 262144, 8, 0x00000400 }, /* 1 0 0 0 0 0 */ | |
172 | {512, 131072, 7, 0x00000600 }, /* 1 1 0 0 0 0 */ | |
173 | {256, 65536, 6, 0x00000700 }, /* 1 1 1 0 0 0 */ | |
174 | {128, 32768, 5, 0x00000720 }, /* 1 1 1 1 0 0 */ | |
175 | {64, 16384, 4, 0x00000730 }, /* 1 1 1 1 1 0 */ | |
6a92a4e0 | 176 | {32, 8192, 3, 0x00000738 } /* 1 1 1 1 1 1 */ |
1da177e4 LT |
177 | }; |
178 | ||
179 | static int amd_8151_configure(void) | |
180 | { | |
6a12235c | 181 | unsigned long gatt_bus = virt_to_phys(agp_bridge->gatt_table_real); |
a32073bf | 182 | int i; |
1da177e4 | 183 | |
9653a5c7 | 184 | if (!amd_nb_has_feature(AMD_NB_GART)) |
900f9ac9 AH |
185 | return 0; |
186 | ||
1da177e4 | 187 | /* Configure AGP regs in each x86-64 host bridge. */ |
9653a5c7 | 188 | for (i = 0; i < amd_nb_num(); i++) { |
1da177e4 | 189 | agp_bridge->gart_bus_addr = |
9653a5c7 | 190 | amd64_configure(node_to_amd_nb(i)->misc, gatt_bus); |
1da177e4 | 191 | } |
eec1d4fa | 192 | amd_flush_garts(); |
1da177e4 LT |
193 | return 0; |
194 | } | |
195 | ||
196 | ||
197 | static void amd64_cleanup(void) | |
198 | { | |
199 | u32 tmp; | |
a32073bf | 200 | int i; |
900f9ac9 | 201 | |
9653a5c7 | 202 | if (!amd_nb_has_feature(AMD_NB_GART)) |
900f9ac9 AH |
203 | return; |
204 | ||
9653a5c7 HR |
205 | for (i = 0; i < amd_nb_num(); i++) { |
206 | struct pci_dev *dev = node_to_amd_nb(i)->misc; | |
1da177e4 | 207 | /* disable gart translation */ |
3bb6fbf9 | 208 | pci_read_config_dword(dev, AMD64_GARTAPERTURECTL, &tmp); |
57ab43e3 | 209 | tmp &= ~GARTEN; |
3bb6fbf9 | 210 | pci_write_config_dword(dev, AMD64_GARTAPERTURECTL, tmp); |
1da177e4 LT |
211 | } |
212 | } | |
213 | ||
214 | ||
e5524f35 | 215 | static const struct agp_bridge_driver amd_8151_driver = { |
1da177e4 LT |
216 | .owner = THIS_MODULE, |
217 | .aperture_sizes = amd_8151_sizes, | |
218 | .size_type = U32_APER_SIZE, | |
219 | .num_aperture_sizes = 7, | |
61cf0593 | 220 | .needs_scratch_page = true, |
1da177e4 LT |
221 | .configure = amd_8151_configure, |
222 | .fetch_size = amd64_fetch_size, | |
223 | .cleanup = amd64_cleanup, | |
224 | .tlb_flush = amd64_tlbflush, | |
225 | .mask_memory = agp_generic_mask_memory, | |
226 | .masks = NULL, | |
227 | .agp_enable = agp_generic_enable, | |
228 | .cache_flush = global_cache_flush, | |
229 | .create_gatt_table = agp_generic_create_gatt_table, | |
230 | .free_gatt_table = agp_generic_free_gatt_table, | |
231 | .insert_memory = amd64_insert_memory, | |
232 | .remove_memory = agp_generic_remove_memory, | |
233 | .alloc_by_type = agp_generic_alloc_by_type, | |
234 | .free_by_type = agp_generic_free_by_type, | |
235 | .agp_alloc_page = agp_generic_alloc_page, | |
5f310b63 | 236 | .agp_alloc_pages = agp_generic_alloc_pages, |
1da177e4 | 237 | .agp_destroy_page = agp_generic_destroy_page, |
5f310b63 | 238 | .agp_destroy_pages = agp_generic_destroy_pages, |
a030ce44 | 239 | .agp_type_to_mask_type = agp_generic_type_to_mask_type, |
1da177e4 LT |
240 | }; |
241 | ||
242 | /* Some basic sanity checks for the aperture. */ | |
0abbc78a | 243 | static int __devinit agp_aperture_valid(u64 aper, u32 size) |
1da177e4 | 244 | { |
0abbc78a | 245 | if (!aperture_valid(aper, size, 32*1024*1024)) |
1da177e4 | 246 | return 0; |
1da177e4 LT |
247 | |
248 | /* Request the Aperture. This catches cases when someone else | |
249 | already put a mapping in there - happens with some very broken BIOS | |
250 | ||
251 | Maybe better to use pci_assign_resource/pci_enable_device instead | |
252 | trusting the bridges? */ | |
253 | if (!aperture_resource && | |
254 | !(aperture_resource = request_mem_region(aper, size, "aperture"))) { | |
255 | printk(KERN_ERR PFX "Aperture conflicts with PCI mapping.\n"); | |
256 | return 0; | |
257 | } | |
258 | return 1; | |
259 | } | |
260 | ||
261 | /* | |
262 | * W*s centric BIOS sometimes only set up the aperture in the AGP | |
263 | * bridge, not the northbridge. On AMD64 this is handled early | |
a813ce43 | 264 | * in aperture.c, but when IOMMU is not enabled or we run |
1da177e4 LT |
265 | * on a 32bit kernel this needs to be redone. |
266 | * Unfortunately it is impossible to fix the aperture here because it's too late | |
267 | * to allocate that much memory. But at least error out cleanly instead of | |
268 | * crashing. | |
269 | */ | |
270 | static __devinit int fix_northbridge(struct pci_dev *nb, struct pci_dev *agp, | |
271 | u16 cap) | |
272 | { | |
273 | u32 aper_low, aper_hi; | |
274 | u64 aper, nb_aper; | |
275 | int order = 0; | |
276 | u32 nb_order, nb_base; | |
277 | u16 apsize; | |
278 | ||
3bb6fbf9 | 279 | pci_read_config_dword(nb, AMD64_GARTAPERTURECTL, &nb_order); |
1da177e4 | 280 | nb_order = (nb_order >> 1) & 7; |
3bb6fbf9 | 281 | pci_read_config_dword(nb, AMD64_GARTAPERTUREBASE, &nb_base); |
1da177e4 | 282 | nb_aper = nb_base << 25; |
1da177e4 LT |
283 | |
284 | /* Northbridge seems to contain crap. Try the AGP bridge. */ | |
285 | ||
286 | pci_read_config_word(agp, cap+0x14, &apsize); | |
2f688913 YL |
287 | if (apsize == 0xffff) { |
288 | if (agp_aperture_valid(nb_aper, (32*1024*1024)<<nb_order)) | |
289 | return 0; | |
1da177e4 | 290 | return -1; |
2f688913 | 291 | } |
1da177e4 LT |
292 | |
293 | apsize &= 0xfff; | |
294 | /* Some BIOS use weird encodings not in the AGPv3 table. */ | |
295 | if (apsize & 0xff) | |
296 | apsize |= 0xf00; | |
297 | order = 7 - hweight16(apsize); | |
298 | ||
299 | pci_read_config_dword(agp, 0x10, &aper_low); | |
300 | pci_read_config_dword(agp, 0x14, &aper_hi); | |
301 | aper = (aper_low & ~((1<<22)-1)) | ((u64)aper_hi << 32); | |
1edc1ab3 YL |
302 | |
303 | /* | |
304 | * On some sick chips APSIZE is 0. This means it wants 4G | |
305 | * so let double check that order, and lets trust the AMD NB settings | |
306 | */ | |
8c9fd91a | 307 | if (order >=0 && aper + (32ULL<<(20 + order)) > 0x100000000ULL) { |
e3cf6951 BH |
308 | dev_info(&agp->dev, "aperture size %u MB is not right, using settings from NB\n", |
309 | 32 << order); | |
1edc1ab3 YL |
310 | order = nb_order; |
311 | } | |
312 | ||
2f688913 YL |
313 | if (nb_order >= order) { |
314 | if (agp_aperture_valid(nb_aper, (32*1024*1024)<<nb_order)) | |
315 | return 0; | |
316 | } | |
317 | ||
e3cf6951 BH |
318 | dev_info(&agp->dev, "aperture from AGP @ %Lx size %u MB\n", |
319 | aper, 32 << order); | |
0abbc78a | 320 | if (order < 0 || !agp_aperture_valid(aper, (32*1024*1024)<<order)) |
1da177e4 LT |
321 | return -1; |
322 | ||
260133ab | 323 | gart_set_size_and_enable(nb, order); |
3bb6fbf9 | 324 | pci_write_config_dword(nb, AMD64_GARTAPERTUREBASE, aper >> 25); |
1da177e4 LT |
325 | |
326 | return 0; | |
327 | } | |
328 | ||
900f9ac9 | 329 | static __devinit int cache_nbs(struct pci_dev *pdev, u32 cap_ptr) |
1da177e4 | 330 | { |
a32073bf AK |
331 | int i; |
332 | ||
9653a5c7 | 333 | if (amd_cache_northbridges() < 0) |
a32073bf AK |
334 | return -ENODEV; |
335 | ||
9653a5c7 | 336 | if (!amd_nb_has_feature(AMD_NB_GART)) |
900f9ac9 AH |
337 | return -ENODEV; |
338 | ||
a32073bf | 339 | i = 0; |
9653a5c7 HR |
340 | for (i = 0; i < amd_nb_num(); i++) { |
341 | struct pci_dev *dev = node_to_amd_nb(i)->misc; | |
a32073bf | 342 | if (fix_northbridge(dev, pdev, cap_ptr) < 0) { |
e3cf6951 | 343 | dev_err(&dev->dev, "no usable aperture found\n"); |
1da177e4 LT |
344 | #ifdef __x86_64__ |
345 | /* should port this to i386 */ | |
e3cf6951 | 346 | dev_err(&dev->dev, "consider rebooting with iommu=memaper=2 to get a good aperture\n"); |
1da177e4 LT |
347 | #endif |
348 | return -1; | |
349 | } | |
1da177e4 | 350 | } |
a32073bf | 351 | return 0; |
1da177e4 LT |
352 | } |
353 | ||
354 | /* Handle AMD 8151 quirks */ | |
355 | static void __devinit amd8151_init(struct pci_dev *pdev, struct agp_bridge_data *bridge) | |
356 | { | |
357 | char *revstring; | |
1da177e4 | 358 | |
44c10138 | 359 | switch (pdev->revision) { |
1da177e4 LT |
360 | case 0x01: revstring="A0"; break; |
361 | case 0x02: revstring="A1"; break; | |
362 | case 0x11: revstring="B0"; break; | |
363 | case 0x12: revstring="B1"; break; | |
364 | case 0x13: revstring="B2"; break; | |
365 | case 0x14: revstring="B3"; break; | |
366 | default: revstring="??"; break; | |
367 | } | |
368 | ||
e3cf6951 | 369 | dev_info(&pdev->dev, "AMD 8151 AGP Bridge rev %s\n", revstring); |
1da177e4 LT |
370 | |
371 | /* | |
372 | * Work around errata. | |
373 | * Chips before B2 stepping incorrectly reporting v3.5 | |
374 | */ | |
44c10138 | 375 | if (pdev->revision < 0x13) { |
e3cf6951 | 376 | dev_info(&pdev->dev, "correcting AGP revision (reports 3.5, is really 3.0)\n"); |
1da177e4 LT |
377 | bridge->major_version = 3; |
378 | bridge->minor_version = 0; | |
379 | } | |
380 | } | |
381 | ||
382 | ||
a42ab7f2 | 383 | static const struct aper_size_info_32 uli_sizes[7] = |
1da177e4 LT |
384 | { |
385 | {256, 65536, 6, 10}, | |
386 | {128, 32768, 5, 9}, | |
387 | {64, 16384, 4, 8}, | |
388 | {32, 8192, 3, 7}, | |
389 | {16, 4096, 2, 6}, | |
390 | {8, 2048, 1, 4}, | |
391 | {4, 1024, 0, 3} | |
392 | }; | |
393 | static int __devinit uli_agp_init(struct pci_dev *pdev) | |
394 | { | |
395 | u32 httfea,baseaddr,enuscr; | |
396 | struct pci_dev *dev1; | |
2101d6f7 | 397 | int i, ret; |
1da177e4 | 398 | unsigned size = amd64_fetch_size(); |
e3cf6951 BH |
399 | |
400 | dev_info(&pdev->dev, "setting up ULi AGP\n"); | |
7357db12 | 401 | dev1 = pci_get_slot (pdev->bus,PCI_DEVFN(0,0)); |
1da177e4 | 402 | if (dev1 == NULL) { |
e3cf6951 | 403 | dev_info(&pdev->dev, "can't find ULi secondary device\n"); |
1da177e4 LT |
404 | return -ENODEV; |
405 | } | |
406 | ||
407 | for (i = 0; i < ARRAY_SIZE(uli_sizes); i++) | |
408 | if (uli_sizes[i].size == size) | |
409 | break; | |
410 | ||
411 | if (i == ARRAY_SIZE(uli_sizes)) { | |
e3cf6951 | 412 | dev_info(&pdev->dev, "no ULi size found for %d\n", size); |
2101d6f7 JS |
413 | ret = -ENODEV; |
414 | goto put; | |
1da177e4 LT |
415 | } |
416 | ||
417 | /* shadow x86-64 registers into ULi registers */ | |
9653a5c7 | 418 | pci_read_config_dword (node_to_amd_nb(0)->misc, AMD64_GARTAPERTUREBASE, |
900f9ac9 | 419 | &httfea); |
1da177e4 LT |
420 | |
421 | /* if x86-64 aperture base is beyond 4G, exit here */ | |
2101d6f7 JS |
422 | if ((httfea & 0x7fff) >> (32 - 25)) { |
423 | ret = -ENODEV; | |
424 | goto put; | |
425 | } | |
1da177e4 LT |
426 | |
427 | httfea = (httfea& 0x7fff) << 25; | |
428 | ||
429 | pci_read_config_dword(pdev, ULI_X86_64_BASE_ADDR, &baseaddr); | |
430 | baseaddr&= ~PCI_BASE_ADDRESS_MEM_MASK; | |
431 | baseaddr|= httfea; | |
432 | pci_write_config_dword(pdev, ULI_X86_64_BASE_ADDR, baseaddr); | |
433 | ||
434 | enuscr= httfea+ (size * 1024 * 1024) - 1; | |
435 | pci_write_config_dword(dev1, ULI_X86_64_HTT_FEA_REG, httfea); | |
436 | pci_write_config_dword(dev1, ULI_X86_64_ENU_SCR_REG, enuscr); | |
2101d6f7 JS |
437 | ret = 0; |
438 | put: | |
7357db12 | 439 | pci_dev_put(dev1); |
2101d6f7 | 440 | return ret; |
1da177e4 LT |
441 | } |
442 | ||
443 | ||
a42ab7f2 | 444 | static const struct aper_size_info_32 nforce3_sizes[5] = |
1da177e4 LT |
445 | { |
446 | {512, 131072, 7, 0x00000000 }, | |
447 | {256, 65536, 6, 0x00000008 }, | |
448 | {128, 32768, 5, 0x0000000C }, | |
449 | {64, 16384, 4, 0x0000000E }, | |
450 | {32, 8192, 3, 0x0000000F } | |
451 | }; | |
452 | ||
453 | /* Handle shadow device of the Nvidia NForce3 */ | |
454 | /* CHECK-ME original 2.4 version set up some IORRs. Check if that is needed. */ | |
da015a67 | 455 | static int nforce3_agp_init(struct pci_dev *pdev) |
1da177e4 LT |
456 | { |
457 | u32 tmp, apbase, apbar, aplimit; | |
458 | struct pci_dev *dev1; | |
2101d6f7 | 459 | int i, ret; |
1da177e4 LT |
460 | unsigned size = amd64_fetch_size(); |
461 | ||
e3cf6951 | 462 | dev_info(&pdev->dev, "setting up Nforce3 AGP\n"); |
1da177e4 | 463 | |
7357db12 | 464 | dev1 = pci_get_slot(pdev->bus, PCI_DEVFN(11, 0)); |
1da177e4 | 465 | if (dev1 == NULL) { |
e3cf6951 | 466 | dev_info(&pdev->dev, "can't find Nforce3 secondary device\n"); |
1da177e4 LT |
467 | return -ENODEV; |
468 | } | |
469 | ||
470 | for (i = 0; i < ARRAY_SIZE(nforce3_sizes); i++) | |
471 | if (nforce3_sizes[i].size == size) | |
472 | break; | |
473 | ||
474 | if (i == ARRAY_SIZE(nforce3_sizes)) { | |
e3cf6951 | 475 | dev_info(&pdev->dev, "no NForce3 size found for %d\n", size); |
2101d6f7 JS |
476 | ret = -ENODEV; |
477 | goto put; | |
1da177e4 LT |
478 | } |
479 | ||
480 | pci_read_config_dword(dev1, NVIDIA_X86_64_1_APSIZE, &tmp); | |
481 | tmp &= ~(0xf); | |
482 | tmp |= nforce3_sizes[i].size_value; | |
483 | pci_write_config_dword(dev1, NVIDIA_X86_64_1_APSIZE, tmp); | |
484 | ||
485 | /* shadow x86-64 registers into NVIDIA registers */ | |
9653a5c7 | 486 | pci_read_config_dword (node_to_amd_nb(0)->misc, AMD64_GARTAPERTUREBASE, |
900f9ac9 | 487 | &apbase); |
1da177e4 LT |
488 | |
489 | /* if x86-64 aperture base is beyond 4G, exit here */ | |
b41c82eb | 490 | if ( (apbase & 0x7fff) >> (32 - 25) ) { |
e3cf6951 | 491 | dev_info(&pdev->dev, "aperture base > 4G\n"); |
2101d6f7 JS |
492 | ret = -ENODEV; |
493 | goto put; | |
b41c82eb | 494 | } |
1da177e4 LT |
495 | |
496 | apbase = (apbase & 0x7fff) << 25; | |
497 | ||
498 | pci_read_config_dword(pdev, NVIDIA_X86_64_0_APBASE, &apbar); | |
499 | apbar &= ~PCI_BASE_ADDRESS_MEM_MASK; | |
500 | apbar |= apbase; | |
501 | pci_write_config_dword(pdev, NVIDIA_X86_64_0_APBASE, apbar); | |
502 | ||
503 | aplimit = apbase + (size * 1024 * 1024) - 1; | |
504 | pci_write_config_dword(dev1, NVIDIA_X86_64_1_APBASE1, apbase); | |
505 | pci_write_config_dword(dev1, NVIDIA_X86_64_1_APLIMIT1, aplimit); | |
506 | pci_write_config_dword(dev1, NVIDIA_X86_64_1_APBASE2, apbase); | |
507 | pci_write_config_dword(dev1, NVIDIA_X86_64_1_APLIMIT2, aplimit); | |
508 | ||
2101d6f7 JS |
509 | ret = 0; |
510 | put: | |
7357db12 AC |
511 | pci_dev_put(dev1); |
512 | ||
2101d6f7 | 513 | return ret; |
1da177e4 LT |
514 | } |
515 | ||
516 | static int __devinit agp_amd64_probe(struct pci_dev *pdev, | |
517 | const struct pci_device_id *ent) | |
518 | { | |
519 | struct agp_bridge_data *bridge; | |
520 | u8 cap_ptr; | |
55814b74 | 521 | int err; |
1da177e4 | 522 | |
6fd02489 BH |
523 | /* The Highlander principle */ |
524 | if (agp_bridges_found) | |
525 | return -ENODEV; | |
526 | ||
1da177e4 LT |
527 | cap_ptr = pci_find_capability(pdev, PCI_CAP_ID_AGP); |
528 | if (!cap_ptr) | |
529 | return -ENODEV; | |
530 | ||
531 | /* Could check for AGPv3 here */ | |
532 | ||
533 | bridge = agp_alloc_bridge(); | |
534 | if (!bridge) | |
535 | return -ENOMEM; | |
536 | ||
537 | if (pdev->vendor == PCI_VENDOR_ID_AMD && | |
538 | pdev->device == PCI_DEVICE_ID_AMD_8151_0) { | |
539 | amd8151_init(pdev, bridge); | |
540 | } else { | |
e3cf6951 BH |
541 | dev_info(&pdev->dev, "AGP bridge [%04x/%04x]\n", |
542 | pdev->vendor, pdev->device); | |
1da177e4 LT |
543 | } |
544 | ||
545 | bridge->driver = &amd_8151_driver; | |
546 | bridge->dev = pdev; | |
547 | bridge->capndx = cap_ptr; | |
548 | ||
549 | /* Fill in the mode register */ | |
550 | pci_read_config_dword(pdev, bridge->capndx+PCI_AGP_STATUS, &bridge->mode); | |
551 | ||
552 | if (cache_nbs(pdev, cap_ptr) == -1) { | |
553 | agp_put_bridge(bridge); | |
554 | return -ENODEV; | |
555 | } | |
556 | ||
557 | if (pdev->vendor == PCI_VENDOR_ID_NVIDIA) { | |
558 | int ret = nforce3_agp_init(pdev); | |
559 | if (ret) { | |
560 | agp_put_bridge(bridge); | |
561 | return ret; | |
562 | } | |
563 | } | |
564 | ||
565 | if (pdev->vendor == PCI_VENDOR_ID_AL) { | |
566 | int ret = uli_agp_init(pdev); | |
567 | if (ret) { | |
568 | agp_put_bridge(bridge); | |
569 | return ret; | |
570 | } | |
571 | } | |
572 | ||
573 | pci_set_drvdata(pdev, bridge); | |
55814b74 BH |
574 | err = agp_add_bridge(bridge); |
575 | if (err < 0) | |
576 | return err; | |
577 | ||
578 | agp_bridges_found++; | |
579 | return 0; | |
1da177e4 LT |
580 | } |
581 | ||
582 | static void __devexit agp_amd64_remove(struct pci_dev *pdev) | |
583 | { | |
584 | struct agp_bridge_data *bridge = pci_get_drvdata(pdev); | |
585 | ||
6a12235c | 586 | release_mem_region(virt_to_phys(bridge->gatt_table_real), |
1da177e4 LT |
587 | amd64_aperture_sizes[bridge->aperture_size_idx].size); |
588 | agp_remove_bridge(bridge); | |
589 | agp_put_bridge(bridge); | |
6fd02489 BH |
590 | |
591 | agp_bridges_found--; | |
1da177e4 LT |
592 | } |
593 | ||
90be4b49 | 594 | #ifdef CONFIG_PM |
595 | ||
596 | static int agp_amd64_suspend(struct pci_dev *pdev, pm_message_t state) | |
597 | { | |
598 | pci_save_state(pdev); | |
599 | pci_set_power_state(pdev, pci_choose_state(pdev, state)); | |
600 | ||
601 | return 0; | |
602 | } | |
603 | ||
604 | static int agp_amd64_resume(struct pci_dev *pdev) | |
605 | { | |
606 | pci_set_power_state(pdev, PCI_D0); | |
607 | pci_restore_state(pdev); | |
608 | ||
ca2797ff DJ |
609 | if (pdev->vendor == PCI_VENDOR_ID_NVIDIA) |
610 | nforce3_agp_init(pdev); | |
611 | ||
90be4b49 | 612 | return amd_8151_configure(); |
613 | } | |
614 | ||
615 | #endif /* CONFIG_PM */ | |
616 | ||
1da177e4 LT |
617 | static struct pci_device_id agp_amd64_pci_table[] = { |
618 | { | |
619 | .class = (PCI_CLASS_BRIDGE_HOST << 8), | |
620 | .class_mask = ~0, | |
621 | .vendor = PCI_VENDOR_ID_AMD, | |
622 | .device = PCI_DEVICE_ID_AMD_8151_0, | |
623 | .subvendor = PCI_ANY_ID, | |
624 | .subdevice = PCI_ANY_ID, | |
625 | }, | |
626 | /* ULi M1689 */ | |
627 | { | |
628 | .class = (PCI_CLASS_BRIDGE_HOST << 8), | |
629 | .class_mask = ~0, | |
630 | .vendor = PCI_VENDOR_ID_AL, | |
631 | .device = PCI_DEVICE_ID_AL_M1689, | |
632 | .subvendor = PCI_ANY_ID, | |
633 | .subdevice = PCI_ANY_ID, | |
634 | }, | |
635 | /* VIA K8T800Pro */ | |
636 | { | |
637 | .class = (PCI_CLASS_BRIDGE_HOST << 8), | |
638 | .class_mask = ~0, | |
639 | .vendor = PCI_VENDOR_ID_VIA, | |
640 | .device = PCI_DEVICE_ID_VIA_K8T800PRO_0, | |
641 | .subvendor = PCI_ANY_ID, | |
642 | .subdevice = PCI_ANY_ID, | |
643 | }, | |
644 | /* VIA K8T800 */ | |
645 | { | |
646 | .class = (PCI_CLASS_BRIDGE_HOST << 8), | |
647 | .class_mask = ~0, | |
648 | .vendor = PCI_VENDOR_ID_VIA, | |
649 | .device = PCI_DEVICE_ID_VIA_8385_0, | |
650 | .subvendor = PCI_ANY_ID, | |
651 | .subdevice = PCI_ANY_ID, | |
652 | }, | |
653 | /* VIA K8M800 / K8N800 */ | |
654 | { | |
655 | .class = (PCI_CLASS_BRIDGE_HOST << 8), | |
656 | .class_mask = ~0, | |
657 | .vendor = PCI_VENDOR_ID_VIA, | |
658 | .device = PCI_DEVICE_ID_VIA_8380_0, | |
659 | .subvendor = PCI_ANY_ID, | |
660 | .subdevice = PCI_ANY_ID, | |
661 | }, | |
d5cb8d38 GM |
662 | /* VIA K8M890 / K8N890 */ |
663 | { | |
664 | .class = (PCI_CLASS_BRIDGE_HOST << 8), | |
665 | .class_mask = ~0, | |
666 | .vendor = PCI_VENDOR_ID_VIA, | |
43ed41f6 | 667 | .device = PCI_DEVICE_ID_VIA_VT3336, |
d5cb8d38 GM |
668 | .subvendor = PCI_ANY_ID, |
669 | .subdevice = PCI_ANY_ID, | |
670 | }, | |
1da177e4 LT |
671 | /* VIA K8T890 */ |
672 | { | |
673 | .class = (PCI_CLASS_BRIDGE_HOST << 8), | |
674 | .class_mask = ~0, | |
675 | .vendor = PCI_VENDOR_ID_VIA, | |
676 | .device = PCI_DEVICE_ID_VIA_3238_0, | |
677 | .subvendor = PCI_ANY_ID, | |
678 | .subdevice = PCI_ANY_ID, | |
679 | }, | |
680 | /* VIA K8T800/K8M800/K8N800 */ | |
681 | { | |
682 | .class = (PCI_CLASS_BRIDGE_HOST << 8), | |
683 | .class_mask = ~0, | |
684 | .vendor = PCI_VENDOR_ID_VIA, | |
685 | .device = PCI_DEVICE_ID_VIA_838X_1, | |
686 | .subvendor = PCI_ANY_ID, | |
687 | .subdevice = PCI_ANY_ID, | |
688 | }, | |
689 | /* NForce3 */ | |
690 | { | |
691 | .class = (PCI_CLASS_BRIDGE_HOST << 8), | |
692 | .class_mask = ~0, | |
693 | .vendor = PCI_VENDOR_ID_NVIDIA, | |
694 | .device = PCI_DEVICE_ID_NVIDIA_NFORCE3, | |
695 | .subvendor = PCI_ANY_ID, | |
696 | .subdevice = PCI_ANY_ID, | |
697 | }, | |
698 | { | |
699 | .class = (PCI_CLASS_BRIDGE_HOST << 8), | |
700 | .class_mask = ~0, | |
701 | .vendor = PCI_VENDOR_ID_NVIDIA, | |
702 | .device = PCI_DEVICE_ID_NVIDIA_NFORCE3S, | |
703 | .subvendor = PCI_ANY_ID, | |
704 | .subdevice = PCI_ANY_ID, | |
705 | }, | |
706 | /* SIS 755 */ | |
707 | { | |
708 | .class = (PCI_CLASS_BRIDGE_HOST << 8), | |
709 | .class_mask = ~0, | |
710 | .vendor = PCI_VENDOR_ID_SI, | |
711 | .device = PCI_DEVICE_ID_SI_755, | |
712 | .subvendor = PCI_ANY_ID, | |
713 | .subdevice = PCI_ANY_ID, | |
714 | }, | |
2fa938b8 DJ |
715 | /* SIS 760 */ |
716 | { | |
717 | .class = (PCI_CLASS_BRIDGE_HOST << 8), | |
718 | .class_mask = ~0, | |
719 | .vendor = PCI_VENDOR_ID_SI, | |
720 | .device = PCI_DEVICE_ID_SI_760, | |
721 | .subvendor = PCI_ANY_ID, | |
722 | .subdevice = PCI_ANY_ID, | |
723 | }, | |
870b7681 AK |
724 | /* ALI/ULI M1695 */ |
725 | { | |
726 | .class = (PCI_CLASS_BRIDGE_HOST << 8), | |
727 | .class_mask = ~0, | |
728 | .vendor = PCI_VENDOR_ID_AL, | |
5c48b0e3 | 729 | .device = 0x1695, |
870b7681 AK |
730 | .subvendor = PCI_ANY_ID, |
731 | .subdevice = PCI_ANY_ID, | |
732 | }, | |
733 | ||
1da177e4 LT |
734 | { } |
735 | }; | |
736 | ||
737 | MODULE_DEVICE_TABLE(pci, agp_amd64_pci_table); | |
738 | ||
6fd02489 BH |
739 | static DEFINE_PCI_DEVICE_TABLE(agp_amd64_pci_promisc_table) = { |
740 | { PCI_DEVICE_CLASS(0, 0) }, | |
741 | { } | |
742 | }; | |
743 | ||
1da177e4 LT |
744 | static struct pci_driver agp_amd64_pci_driver = { |
745 | .name = "agpgart-amd64", | |
746 | .id_table = agp_amd64_pci_table, | |
747 | .probe = agp_amd64_probe, | |
748 | .remove = agp_amd64_remove, | |
90be4b49 | 749 | #ifdef CONFIG_PM |
750 | .suspend = agp_amd64_suspend, | |
751 | .resume = agp_amd64_resume, | |
752 | #endif | |
1da177e4 LT |
753 | }; |
754 | ||
755 | ||
756 | /* Not static due to IOMMU code calling it early. */ | |
757 | int __init agp_amd64_init(void) | |
758 | { | |
759 | int err = 0; | |
1da177e4 LT |
760 | |
761 | if (agp_off) | |
762 | return -EINVAL; | |
f405d2c0 | 763 | |
55814b74 BH |
764 | err = pci_register_driver(&agp_amd64_pci_driver); |
765 | if (err < 0) | |
766 | return err; | |
767 | ||
768 | if (agp_bridges_found == 0) { | |
1da177e4 LT |
769 | if (!agp_try_unsupported && !agp_try_unsupported_boot) { |
770 | printk(KERN_INFO PFX "No supported AGP bridge found.\n"); | |
771 | #ifdef MODULE | |
772 | printk(KERN_INFO PFX "You can try agp_try_unsupported=1\n"); | |
773 | #else | |
774 | printk(KERN_INFO PFX "You can boot with agp=try_unsupported\n"); | |
775 | #endif | |
776 | return -ENODEV; | |
777 | } | |
778 | ||
779 | /* First check that we have at least one AMD64 NB */ | |
9653a5c7 | 780 | if (!pci_dev_present(amd_nb_misc_ids)) |
1da177e4 LT |
781 | return -ENODEV; |
782 | ||
783 | /* Look for any AGP bridge */ | |
6fd02489 BH |
784 | agp_amd64_pci_driver.id_table = agp_amd64_pci_promisc_table; |
785 | err = driver_attach(&agp_amd64_pci_driver.driver); | |
786 | if (err == 0 && agp_bridges_found == 0) | |
787 | err = -ENODEV; | |
1da177e4 LT |
788 | } |
789 | return err; | |
790 | } | |
791 | ||
61684cea FT |
792 | static int __init agp_amd64_mod_init(void) |
793 | { | |
06df6daf | 794 | #ifndef MODULE |
61684cea FT |
795 | if (gart_iommu_aperture) |
796 | return agp_bridges_found ? 0 : -ENODEV; | |
06df6daf | 797 | #endif |
61684cea FT |
798 | return agp_amd64_init(); |
799 | } | |
800 | ||
1da177e4 LT |
801 | static void __exit agp_amd64_cleanup(void) |
802 | { | |
06df6daf | 803 | #ifndef MODULE |
42590a75 FT |
804 | if (gart_iommu_aperture) |
805 | return; | |
06df6daf | 806 | #endif |
1da177e4 LT |
807 | if (aperture_resource) |
808 | release_resource(aperture_resource); | |
809 | pci_unregister_driver(&agp_amd64_pci_driver); | |
810 | } | |
811 | ||
61684cea | 812 | module_init(agp_amd64_mod_init); |
1da177e4 | 813 | module_exit(agp_amd64_cleanup); |
1da177e4 | 814 | |
f4432c5c | 815 | MODULE_AUTHOR("Dave Jones <davej@redhat.com>, Andi Kleen"); |
1da177e4 LT |
816 | module_param(agp_try_unsupported, bool, 0); |
817 | MODULE_LICENSE("GPL"); |