]> git.proxmox.com Git - mirror_ubuntu-artful-kernel.git/blame - drivers/char/hpet.c
hpet: fix unwanted interrupt due to stale irq status bit
[mirror_ubuntu-artful-kernel.git] / drivers / char / hpet.c
CommitLineData
1da177e4
LT
1/*
2 * Intel & MS High Precision Event Timer Implementation.
3 *
4 * Copyright (C) 2003 Intel Corporation
5 * Venki Pallipadi
6 * (c) Copyright 2004 Hewlett-Packard Development Company, L.P.
7 * Bob Picco <robert.picco@hp.com>
8 *
9 * This program is free software; you can redistribute it and/or modify
10 * it under the terms of the GNU General Public License version 2 as
11 * published by the Free Software Foundation.
12 */
13
1da177e4
LT
14#include <linux/interrupt.h>
15#include <linux/module.h>
16#include <linux/kernel.h>
48b81880 17#include <linux/smp_lock.h>
1da177e4
LT
18#include <linux/types.h>
19#include <linux/miscdevice.h>
20#include <linux/major.h>
21#include <linux/ioport.h>
22#include <linux/fcntl.h>
23#include <linux/init.h>
24#include <linux/poll.h>
f23f6e08 25#include <linux/mm.h>
1da177e4
LT
26#include <linux/proc_fs.h>
27#include <linux/spinlock.h>
28#include <linux/sysctl.h>
29#include <linux/wait.h>
30#include <linux/bcd.h>
31#include <linux/seq_file.h>
32#include <linux/bitops.h>
54066a57 33#include <linux/compat.h>
0aa366f3 34#include <linux/clocksource.h>
5a0e3ad6 35#include <linux/slab.h>
1da177e4
LT
36
37#include <asm/current.h>
38#include <asm/uaccess.h>
39#include <asm/system.h>
40#include <asm/io.h>
41#include <asm/irq.h>
42#include <asm/div64.h>
43
44#include <linux/acpi.h>
45#include <acpi/acpi_bus.h>
46#include <linux/hpet.h>
47
48/*
49 * The High Precision Event Timer driver.
50 * This driver is closely modelled after the rtc.c driver.
e45f2c07 51 * http://www.intel.com/hardwaredesign/hpetspec_1.pdf
1da177e4
LT
52 */
53#define HPET_USER_FREQ (64)
54#define HPET_DRIFT (500)
55
757c4724
RD
56#define HPET_RANGE_SIZE 1024 /* from HPET spec */
57
64a76f66
DB
58
59/* WARNING -- don't get confused. These macros are never used
60 * to write the (single) counter, and rarely to read it.
61 * They're badly named; to fix, someday.
62 */
0aa366f3
TL
63#if BITS_PER_LONG == 64
64#define write_counter(V, MC) writeq(V, MC)
65#define read_counter(MC) readq(MC)
66#else
67#define write_counter(V, MC) writel(V, MC)
68#define read_counter(MC) readl(MC)
69#endif
70
54066a57 71static DEFINE_MUTEX(hpet_mutex); /* replaces BKL */
642d30bb 72static u32 hpet_nhpet, hpet_max_freq = HPET_USER_FREQ;
1da177e4 73
3dffec45
ÇO
74/* This clocksource driver currently only works on ia64 */
75#ifdef CONFIG_IA64
0aa366f3
TL
76static void __iomem *hpet_mctr;
77
8e19608e 78static cycle_t read_hpet(struct clocksource *cs)
0aa366f3
TL
79{
80 return (cycle_t)read_counter((void __iomem *)hpet_mctr);
81}
82
83static struct clocksource clocksource_hpet = {
84 .name = "hpet",
85 .rating = 250,
86 .read = read_hpet,
712aaa1c 87 .mask = CLOCKSOURCE_MASK(64),
64a76f66 88 .mult = 0, /* to be calculated */
0aa366f3
TL
89 .shift = 10,
90 .flags = CLOCK_SOURCE_IS_CONTINUOUS,
91};
92static struct clocksource *hpet_clocksource;
3dffec45 93#endif
0aa366f3 94
1da177e4
LT
95/* A lock for concurrent access by app and isr hpet activity. */
96static DEFINE_SPINLOCK(hpet_lock);
1da177e4
LT
97
98#define HPET_DEV_NAME (7)
99
100struct hpet_dev {
101 struct hpets *hd_hpets;
102 struct hpet __iomem *hd_hpet;
103 struct hpet_timer __iomem *hd_timer;
104 unsigned long hd_ireqfreq;
105 unsigned long hd_irqdata;
106 wait_queue_head_t hd_waitqueue;
107 struct fasync_struct *hd_async_queue;
1da177e4
LT
108 unsigned int hd_flags;
109 unsigned int hd_irq;
110 unsigned int hd_hdwirq;
111 char hd_name[HPET_DEV_NAME];
112};
113
114struct hpets {
115 struct hpets *hp_next;
116 struct hpet __iomem *hp_hpet;
117 unsigned long hp_hpet_phys;
0aa366f3 118 struct clocksource *hp_clocksource;
ba3f213f 119 unsigned long long hp_tick_freq;
1da177e4
LT
120 unsigned long hp_delta;
121 unsigned int hp_ntimer;
122 unsigned int hp_which;
123 struct hpet_dev hp_dev[1];
124};
125
126static struct hpets *hpets;
127
128#define HPET_OPEN 0x0001
129#define HPET_IE 0x0002 /* interrupt enabled */
130#define HPET_PERIODIC 0x0004
0d290861 131#define HPET_SHARED_IRQ 0x0008
1da177e4 132
1da177e4
LT
133
134#ifndef readq
887c27f3 135static inline unsigned long long readq(void __iomem *addr)
1da177e4
LT
136{
137 return readl(addr) | (((unsigned long long)readl(addr + 4)) << 32LL);
138}
139#endif
140
141#ifndef writeq
887c27f3 142static inline void writeq(unsigned long long v, void __iomem *addr)
1da177e4
LT
143{
144 writel(v & 0xffffffff, addr);
145 writel(v >> 32, addr + 4);
146}
147#endif
148
7d12e780 149static irqreturn_t hpet_interrupt(int irq, void *data)
1da177e4
LT
150{
151 struct hpet_dev *devp;
152 unsigned long isr;
153
154 devp = data;
0d290861
CL
155 isr = 1 << (devp - devp->hd_hpets->hp_dev);
156
157 if ((devp->hd_flags & HPET_SHARED_IRQ) &&
158 !(isr & readl(&devp->hd_hpet->hpet_isr)))
159 return IRQ_NONE;
1da177e4
LT
160
161 spin_lock(&hpet_lock);
162 devp->hd_irqdata++;
163
164 /*
165 * For non-periodic timers, increment the accumulator.
166 * This has the effect of treating non-periodic like periodic.
167 */
168 if ((devp->hd_flags & (HPET_IE | HPET_PERIODIC)) == HPET_IE) {
169 unsigned long m, t;
170
171 t = devp->hd_ireqfreq;
ae21cf92
NC
172 m = read_counter(&devp->hd_timer->hpet_compare);
173 write_counter(t + m, &devp->hd_timer->hpet_compare);
1da177e4
LT
174 }
175
0d290861
CL
176 if (devp->hd_flags & HPET_SHARED_IRQ)
177 writel(isr, &devp->hd_hpet->hpet_isr);
1da177e4
LT
178 spin_unlock(&hpet_lock);
179
1da177e4
LT
180 wake_up_interruptible(&devp->hd_waitqueue);
181
182 kill_fasync(&devp->hd_async_queue, SIGIO, POLL_IN);
183
184 return IRQ_HANDLED;
185}
186
70ef6d59
KH
187static void hpet_timer_set_irq(struct hpet_dev *devp)
188{
189 unsigned long v;
190 int irq, gsi;
191 struct hpet_timer __iomem *timer;
192
193 spin_lock_irq(&hpet_lock);
194 if (devp->hd_hdwirq) {
195 spin_unlock_irq(&hpet_lock);
196 return;
197 }
198
199 timer = devp->hd_timer;
200
201 /* we prefer level triggered mode */
202 v = readl(&timer->hpet_config);
203 if (!(v & Tn_INT_TYPE_CNF_MASK)) {
204 v |= Tn_INT_TYPE_CNF_MASK;
205 writel(v, &timer->hpet_config);
206 }
207 spin_unlock_irq(&hpet_lock);
208
209 v = (readq(&timer->hpet_config) & Tn_INT_ROUTE_CAP_MASK) >>
210 Tn_INT_ROUTE_CAP_SHIFT;
211
212 /*
213 * In PIC mode, skip IRQ0-4, IRQ6-9, IRQ12-15 which is always used by
214 * legacy device. In IO APIC mode, we skip all the legacy IRQS.
215 */
216 if (acpi_irq_model == ACPI_IRQ_MODEL_PIC)
217 v &= ~0xf3df;
218 else
219 v &= ~0xffff;
220
e5d61511 221 for_each_set_bit(irq, &v, HPET_MAX_IRQ) {
1f45f562 222 if (irq >= nr_irqs) {
70ef6d59
KH
223 irq = HPET_MAX_IRQ;
224 break;
225 }
226
a2f809b0 227 gsi = acpi_register_gsi(NULL, irq, ACPI_LEVEL_SENSITIVE,
70ef6d59
KH
228 ACPI_ACTIVE_LOW);
229 if (gsi > 0)
230 break;
231
232 /* FIXME: Setup interrupt source table */
233 }
234
235 if (irq < HPET_MAX_IRQ) {
236 spin_lock_irq(&hpet_lock);
237 v = readl(&timer->hpet_config);
238 v |= irq << Tn_INT_ROUTE_CNF_SHIFT;
239 writel(v, &timer->hpet_config);
240 devp->hd_hdwirq = gsi;
241 spin_unlock_irq(&hpet_lock);
242 }
243 return;
244}
245
1da177e4
LT
246static int hpet_open(struct inode *inode, struct file *file)
247{
248 struct hpet_dev *devp;
249 struct hpets *hpetp;
250 int i;
251
252 if (file->f_mode & FMODE_WRITE)
253 return -EINVAL;
254
54066a57 255 mutex_lock(&hpet_mutex);
1da177e4
LT
256 spin_lock_irq(&hpet_lock);
257
258 for (devp = NULL, hpetp = hpets; hpetp && !devp; hpetp = hpetp->hp_next)
259 for (i = 0; i < hpetp->hp_ntimer; i++)
64a76f66 260 if (hpetp->hp_dev[i].hd_flags & HPET_OPEN)
1da177e4
LT
261 continue;
262 else {
263 devp = &hpetp->hp_dev[i];
264 break;
265 }
266
267 if (!devp) {
268 spin_unlock_irq(&hpet_lock);
54066a57 269 mutex_unlock(&hpet_mutex);
1da177e4
LT
270 return -EBUSY;
271 }
272
273 file->private_data = devp;
274 devp->hd_irqdata = 0;
275 devp->hd_flags |= HPET_OPEN;
276 spin_unlock_irq(&hpet_lock);
54066a57 277 mutex_unlock(&hpet_mutex);
1da177e4 278
70ef6d59
KH
279 hpet_timer_set_irq(devp);
280
1da177e4
LT
281 return 0;
282}
283
284static ssize_t
285hpet_read(struct file *file, char __user *buf, size_t count, loff_t * ppos)
286{
287 DECLARE_WAITQUEUE(wait, current);
288 unsigned long data;
289 ssize_t retval;
290 struct hpet_dev *devp;
291
292 devp = file->private_data;
293 if (!devp->hd_ireqfreq)
294 return -EIO;
295
296 if (count < sizeof(unsigned long))
297 return -EINVAL;
298
299 add_wait_queue(&devp->hd_waitqueue, &wait);
300
301 for ( ; ; ) {
302 set_current_state(TASK_INTERRUPTIBLE);
303
304 spin_lock_irq(&hpet_lock);
305 data = devp->hd_irqdata;
306 devp->hd_irqdata = 0;
307 spin_unlock_irq(&hpet_lock);
308
309 if (data)
310 break;
311 else if (file->f_flags & O_NONBLOCK) {
312 retval = -EAGAIN;
313 goto out;
314 } else if (signal_pending(current)) {
315 retval = -ERESTARTSYS;
316 goto out;
317 }
318 schedule();
319 }
320
321 retval = put_user(data, (unsigned long __user *)buf);
322 if (!retval)
323 retval = sizeof(unsigned long);
324out:
325 __set_current_state(TASK_RUNNING);
326 remove_wait_queue(&devp->hd_waitqueue, &wait);
327
328 return retval;
329}
330
331static unsigned int hpet_poll(struct file *file, poll_table * wait)
332{
333 unsigned long v;
334 struct hpet_dev *devp;
335
336 devp = file->private_data;
337
338 if (!devp->hd_ireqfreq)
339 return 0;
340
341 poll_wait(file, &devp->hd_waitqueue, wait);
342
343 spin_lock_irq(&hpet_lock);
344 v = devp->hd_irqdata;
345 spin_unlock_irq(&hpet_lock);
346
347 if (v != 0)
348 return POLLIN | POLLRDNORM;
349
350 return 0;
351}
352
353static int hpet_mmap(struct file *file, struct vm_area_struct *vma)
354{
355#ifdef CONFIG_HPET_MMAP
356 struct hpet_dev *devp;
357 unsigned long addr;
358
359 if (((vma->vm_end - vma->vm_start) != PAGE_SIZE) || vma->vm_pgoff)
360 return -EINVAL;
361
362 devp = file->private_data;
363 addr = devp->hd_hpets->hp_hpet_phys;
364
365 if (addr & (PAGE_SIZE - 1))
366 return -ENOSYS;
367
368 vma->vm_flags |= VM_IO;
369 vma->vm_page_prot = pgprot_noncached(vma->vm_page_prot);
1da177e4
LT
370
371 if (io_remap_pfn_range(vma, vma->vm_start, addr >> PAGE_SHIFT,
372 PAGE_SIZE, vma->vm_page_prot)) {
3e6716e7 373 printk(KERN_ERR "%s: io_remap_pfn_range failed\n",
bf9d8929 374 __func__);
1da177e4
LT
375 return -EAGAIN;
376 }
377
378 return 0;
379#else
380 return -ENOSYS;
381#endif
382}
383
384static int hpet_fasync(int fd, struct file *file, int on)
385{
386 struct hpet_dev *devp;
387
388 devp = file->private_data;
389
390 if (fasync_helper(fd, file, on, &devp->hd_async_queue) >= 0)
391 return 0;
392 else
393 return -EIO;
394}
395
396static int hpet_release(struct inode *inode, struct file *file)
397{
398 struct hpet_dev *devp;
399 struct hpet_timer __iomem *timer;
400 int irq = 0;
401
402 devp = file->private_data;
403 timer = devp->hd_timer;
404
405 spin_lock_irq(&hpet_lock);
406
407 writeq((readq(&timer->hpet_config) & ~Tn_INT_ENB_CNF_MASK),
408 &timer->hpet_config);
409
410 irq = devp->hd_irq;
411 devp->hd_irq = 0;
412
413 devp->hd_ireqfreq = 0;
414
415 if (devp->hd_flags & HPET_PERIODIC
416 && readq(&timer->hpet_config) & Tn_TYPE_CNF_MASK) {
417 unsigned long v;
418
419 v = readq(&timer->hpet_config);
420 v ^= Tn_TYPE_CNF_MASK;
421 writeq(v, &timer->hpet_config);
422 }
423
424 devp->hd_flags &= ~(HPET_OPEN | HPET_IE | HPET_PERIODIC);
425 spin_unlock_irq(&hpet_lock);
426
427 if (irq)
428 free_irq(irq, devp);
429
1da177e4
LT
430 file->private_data = NULL;
431 return 0;
432}
433
1da177e4
LT
434static int hpet_ioctl_ieon(struct hpet_dev *devp)
435{
436 struct hpet_timer __iomem *timer;
437 struct hpet __iomem *hpet;
438 struct hpets *hpetp;
439 int irq;
440 unsigned long g, v, t, m;
441 unsigned long flags, isr;
442
443 timer = devp->hd_timer;
444 hpet = devp->hd_hpet;
445 hpetp = devp->hd_hpets;
446
9090e6db
CL
447 if (!devp->hd_ireqfreq)
448 return -EIO;
449
1da177e4
LT
450 spin_lock_irq(&hpet_lock);
451
452 if (devp->hd_flags & HPET_IE) {
453 spin_unlock_irq(&hpet_lock);
454 return -EBUSY;
455 }
456
457 devp->hd_flags |= HPET_IE;
0d290861
CL
458
459 if (readl(&timer->hpet_config) & Tn_INT_TYPE_CNF_MASK)
460 devp->hd_flags |= HPET_SHARED_IRQ;
1da177e4
LT
461 spin_unlock_irq(&hpet_lock);
462
1da177e4
LT
463 irq = devp->hd_hdwirq;
464
465 if (irq) {
0d290861 466 unsigned long irq_flags;
1da177e4 467
96e9694d
CL
468 if (devp->hd_flags & HPET_SHARED_IRQ) {
469 /*
470 * To prevent the interrupt handler from seeing an
471 * unwanted interrupt status bit, program the timer
472 * so that it will not fire in the near future ...
473 */
474 writel(readl(&timer->hpet_config) & ~Tn_TYPE_CNF_MASK,
475 &timer->hpet_config);
476 write_counter(read_counter(&hpet->hpet_mc),
477 &timer->hpet_compare);
478 /* ... and clear any left-over status. */
479 isr = 1 << (devp - devp->hd_hpets->hp_dev);
480 writel(isr, &hpet->hpet_isr);
481 }
482
0d290861
CL
483 sprintf(devp->hd_name, "hpet%d", (int)(devp - hpetp->hp_dev));
484 irq_flags = devp->hd_flags & HPET_SHARED_IRQ
0f2ed4c6 485 ? IRQF_SHARED : IRQF_DISABLED;
0d290861
CL
486 if (request_irq(irq, hpet_interrupt, irq_flags,
487 devp->hd_name, (void *)devp)) {
1da177e4
LT
488 printk(KERN_ERR "hpet: IRQ %d is not free\n", irq);
489 irq = 0;
490 }
491 }
492
493 if (irq == 0) {
494 spin_lock_irq(&hpet_lock);
495 devp->hd_flags ^= HPET_IE;
496 spin_unlock_irq(&hpet_lock);
497 return -EIO;
498 }
499
500 devp->hd_irq = irq;
501 t = devp->hd_ireqfreq;
502 v = readq(&timer->hpet_config);
64a76f66
DB
503
504 /* 64-bit comparators are not yet supported through the ioctls,
505 * so force this into 32-bit mode if it supports both modes
506 */
507 g = v | Tn_32MODE_CNF_MASK | Tn_INT_ENB_CNF_MASK;
1da177e4
LT
508
509 if (devp->hd_flags & HPET_PERIODIC) {
1da177e4 510 g |= Tn_TYPE_CNF_MASK;
ae21cf92 511 v |= Tn_TYPE_CNF_MASK | Tn_VAL_SET_CNF_MASK;
1da177e4
LT
512 writeq(v, &timer->hpet_config);
513 local_irq_save(flags);
64a76f66 514
ae21cf92
NC
515 /*
516 * NOTE: First we modify the hidden accumulator
64a76f66
DB
517 * register supported by periodic-capable comparators.
518 * We never want to modify the (single) counter; that
ae21cf92
NC
519 * would affect all the comparators. The value written
520 * is the counter value when the first interrupt is due.
64a76f66 521 */
1da177e4
LT
522 m = read_counter(&hpet->hpet_mc);
523 write_counter(t + m + hpetp->hp_delta, &timer->hpet_compare);
ae21cf92
NC
524 /*
525 * Then we modify the comparator, indicating the period
526 * for subsequent interrupt.
527 */
528 write_counter(t, &timer->hpet_compare);
1da177e4
LT
529 } else {
530 local_irq_save(flags);
531 m = read_counter(&hpet->hpet_mc);
532 write_counter(t + m + hpetp->hp_delta, &timer->hpet_compare);
533 }
534
0d290861 535 if (devp->hd_flags & HPET_SHARED_IRQ) {
3d5640d1 536 isr = 1 << (devp - devp->hd_hpets->hp_dev);
0d290861
CL
537 writel(isr, &hpet->hpet_isr);
538 }
1da177e4
LT
539 writeq(g, &timer->hpet_config);
540 local_irq_restore(flags);
541
542 return 0;
543}
544
ba3f213f
CL
545/* converts Hz to number of timer ticks */
546static inline unsigned long hpet_time_div(struct hpets *hpets,
547 unsigned long dis)
1da177e4 548{
ba3f213f 549 unsigned long long m;
1da177e4 550
ba3f213f 551 m = hpets->hp_tick_freq + (dis >> 1);
1da177e4 552 do_div(m, dis);
1da177e4
LT
553 return (unsigned long)m;
554}
555
556static int
54066a57
AB
557hpet_ioctl_common(struct hpet_dev *devp, int cmd, unsigned long arg,
558 struct hpet_info *info)
1da177e4
LT
559{
560 struct hpet_timer __iomem *timer;
561 struct hpet __iomem *hpet;
562 struct hpets *hpetp;
563 int err;
564 unsigned long v;
565
566 switch (cmd) {
567 case HPET_IE_OFF:
568 case HPET_INFO:
569 case HPET_EPI:
570 case HPET_DPI:
571 case HPET_IRQFREQ:
572 timer = devp->hd_timer;
573 hpet = devp->hd_hpet;
574 hpetp = devp->hd_hpets;
575 break;
576 case HPET_IE_ON:
577 return hpet_ioctl_ieon(devp);
578 default:
579 return -EINVAL;
580 }
581
582 err = 0;
583
584 switch (cmd) {
585 case HPET_IE_OFF:
586 if ((devp->hd_flags & HPET_IE) == 0)
587 break;
588 v = readq(&timer->hpet_config);
589 v &= ~Tn_INT_ENB_CNF_MASK;
590 writeq(v, &timer->hpet_config);
591 if (devp->hd_irq) {
592 free_irq(devp->hd_irq, devp);
593 devp->hd_irq = 0;
594 }
595 devp->hd_flags ^= HPET_IE;
596 break;
597 case HPET_INFO:
598 {
af95eade 599 if (devp->hd_ireqfreq)
54066a57 600 info->hi_ireqfreq =
af95eade
CL
601 hpet_time_div(hpetp, devp->hd_ireqfreq);
602 else
54066a57
AB
603 info->hi_ireqfreq = 0;
604 info->hi_flags =
1da177e4 605 readq(&timer->hpet_config) & Tn_PER_INT_CAP_MASK;
54066a57
AB
606 info->hi_hpet = hpetp->hp_which;
607 info->hi_timer = devp - hpetp->hp_dev;
1da177e4
LT
608 break;
609 }
610 case HPET_EPI:
611 v = readq(&timer->hpet_config);
612 if ((v & Tn_PER_INT_CAP_MASK) == 0) {
613 err = -ENXIO;
614 break;
615 }
616 devp->hd_flags |= HPET_PERIODIC;
617 break;
618 case HPET_DPI:
619 v = readq(&timer->hpet_config);
620 if ((v & Tn_PER_INT_CAP_MASK) == 0) {
621 err = -ENXIO;
622 break;
623 }
624 if (devp->hd_flags & HPET_PERIODIC &&
625 readq(&timer->hpet_config) & Tn_TYPE_CNF_MASK) {
626 v = readq(&timer->hpet_config);
627 v ^= Tn_TYPE_CNF_MASK;
628 writeq(v, &timer->hpet_config);
629 }
630 devp->hd_flags &= ~HPET_PERIODIC;
631 break;
632 case HPET_IRQFREQ:
54066a57 633 if ((arg > hpet_max_freq) &&
1da177e4
LT
634 !capable(CAP_SYS_RESOURCE)) {
635 err = -EACCES;
636 break;
637 }
638
189e2dd1 639 if (!arg) {
1da177e4
LT
640 err = -EINVAL;
641 break;
642 }
643
ba3f213f 644 devp->hd_ireqfreq = hpet_time_div(hpetp, arg);
1da177e4
LT
645 }
646
647 return err;
648}
649
54066a57
AB
650static long
651hpet_ioctl(struct file *file, unsigned int cmd, unsigned long arg)
652{
653 struct hpet_info info;
654 int err;
655
656 mutex_lock(&hpet_mutex);
657 err = hpet_ioctl_common(file->private_data, cmd, arg, &info);
658 mutex_unlock(&hpet_mutex);
659
660 if ((cmd == HPET_INFO) && !err &&
661 (copy_to_user((void __user *)arg, &info, sizeof(info))))
662 err = -EFAULT;
663
664 return err;
665}
666
667#ifdef CONFIG_COMPAT
668struct compat_hpet_info {
669 compat_ulong_t hi_ireqfreq; /* Hz */
670 compat_ulong_t hi_flags; /* information */
671 unsigned short hi_hpet;
672 unsigned short hi_timer;
673};
674
675static long
676hpet_compat_ioctl(struct file *file, unsigned int cmd, unsigned long arg)
677{
678 struct hpet_info info;
679 int err;
680
681 mutex_lock(&hpet_mutex);
682 err = hpet_ioctl_common(file->private_data, cmd, arg, &info);
683 mutex_unlock(&hpet_mutex);
684
685 if ((cmd == HPET_INFO) && !err) {
686 struct compat_hpet_info __user *u = compat_ptr(arg);
687 if (put_user(info.hi_ireqfreq, &u->hi_ireqfreq) ||
688 put_user(info.hi_flags, &u->hi_flags) ||
689 put_user(info.hi_hpet, &u->hi_hpet) ||
690 put_user(info.hi_timer, &u->hi_timer))
691 err = -EFAULT;
692 }
693
694 return err;
695}
696#endif
697
62322d25 698static const struct file_operations hpet_fops = {
1da177e4
LT
699 .owner = THIS_MODULE,
700 .llseek = no_llseek,
701 .read = hpet_read,
702 .poll = hpet_poll,
55929332 703 .unlocked_ioctl = hpet_ioctl,
54066a57
AB
704#ifdef CONFIG_COMPAT
705 .compat_ioctl = hpet_compat_ioctl,
706#endif
1da177e4
LT
707 .open = hpet_open,
708 .release = hpet_release,
709 .fasync = hpet_fasync,
710 .mmap = hpet_mmap,
711};
712
3e6716e7
RD
713static int hpet_is_known(struct hpet_data *hdp)
714{
715 struct hpets *hpetp;
716
717 for (hpetp = hpets; hpetp; hpetp = hpetp->hp_next)
718 if (hpetp->hp_hpet_phys == hdp->hd_phys_address)
719 return 1;
720
721 return 0;
722}
723
1da177e4
LT
724static ctl_table hpet_table[] = {
725 {
1da177e4
LT
726 .procname = "max-user-freq",
727 .data = &hpet_max_freq,
728 .maxlen = sizeof(int),
729 .mode = 0644,
6d456111 730 .proc_handler = proc_dointvec,
1da177e4 731 },
894d2491 732 {}
1da177e4
LT
733};
734
735static ctl_table hpet_root[] = {
736 {
1da177e4
LT
737 .procname = "hpet",
738 .maxlen = 0,
739 .mode = 0555,
740 .child = hpet_table,
741 },
894d2491 742 {}
1da177e4
LT
743};
744
745static ctl_table dev_root[] = {
746 {
1da177e4
LT
747 .procname = "dev",
748 .maxlen = 0,
749 .mode = 0555,
750 .child = hpet_root,
751 },
894d2491 752 {}
1da177e4
LT
753};
754
755static struct ctl_table_header *sysctl_header;
756
1da177e4
LT
757/*
758 * Adjustment for when arming the timer with
759 * initial conditions. That is, main counter
760 * ticks expired before interrupts are enabled.
761 */
762#define TICK_CALIBRATE (1000UL)
763
303d379c 764static unsigned long __hpet_calibrate(struct hpets *hpetp)
1da177e4
LT
765{
766 struct hpet_timer __iomem *timer = NULL;
767 unsigned long t, m, count, i, flags, start;
768 struct hpet_dev *devp;
769 int j;
770 struct hpet __iomem *hpet;
771
772 for (j = 0, devp = hpetp->hp_dev; j < hpetp->hp_ntimer; j++, devp++)
773 if ((devp->hd_flags & HPET_OPEN) == 0) {
774 timer = devp->hd_timer;
775 break;
776 }
777
778 if (!timer)
779 return 0;
780
3d5640d1 781 hpet = hpetp->hp_hpet;
1da177e4
LT
782 t = read_counter(&timer->hpet_compare);
783
784 i = 0;
ba3f213f 785 count = hpet_time_div(hpetp, TICK_CALIBRATE);
1da177e4
LT
786
787 local_irq_save(flags);
788
789 start = read_counter(&hpet->hpet_mc);
790
791 do {
792 m = read_counter(&hpet->hpet_mc);
793 write_counter(t + m + hpetp->hp_delta, &timer->hpet_compare);
794 } while (i++, (m - start) < count);
795
796 local_irq_restore(flags);
797
798 return (m - start) / i;
799}
800
303d379c
YG
801static unsigned long hpet_calibrate(struct hpets *hpetp)
802{
803 unsigned long ret = -1;
804 unsigned long tmp;
805
806 /*
807 * Try to calibrate until return value becomes stable small value.
808 * If SMI interruption occurs in calibration loop, the return value
809 * will be big. This avoids its impact.
810 */
811 for ( ; ; ) {
812 tmp = __hpet_calibrate(hpetp);
813 if (ret <= tmp)
814 break;
815 ret = tmp;
816 }
817
818 return ret;
819}
820
1da177e4
LT
821int hpet_alloc(struct hpet_data *hdp)
822{
5761d64b 823 u64 cap, mcfg;
1da177e4 824 struct hpet_dev *devp;
5761d64b 825 u32 i, ntimer;
1da177e4
LT
826 struct hpets *hpetp;
827 size_t siz;
828 struct hpet __iomem *hpet;
3e6716e7 829 static struct hpets *last = NULL;
5761d64b 830 unsigned long period;
ba3f213f 831 unsigned long long temp;
f92a789d 832 u32 remainder;
1da177e4
LT
833
834 /*
835 * hpet_alloc can be called by platform dependent code.
3e6716e7
RD
836 * If platform dependent code has allocated the hpet that
837 * ACPI has also reported, then we catch it here.
1da177e4 838 */
3e6716e7
RD
839 if (hpet_is_known(hdp)) {
840 printk(KERN_DEBUG "%s: duplicate HPET ignored\n",
bf9d8929 841 __func__);
3e6716e7
RD
842 return 0;
843 }
1da177e4
LT
844
845 siz = sizeof(struct hpets) + ((hdp->hd_nirqs - 1) *
846 sizeof(struct hpet_dev));
847
3e6716e7 848 hpetp = kzalloc(siz, GFP_KERNEL);
1da177e4
LT
849
850 if (!hpetp)
851 return -ENOMEM;
852
1da177e4
LT
853 hpetp->hp_which = hpet_nhpet++;
854 hpetp->hp_hpet = hdp->hd_address;
855 hpetp->hp_hpet_phys = hdp->hd_phys_address;
856
857 hpetp->hp_ntimer = hdp->hd_nirqs;
e3f37a54 858
5761d64b
TG
859 for (i = 0; i < hdp->hd_nirqs; i++)
860 hpetp->hp_dev[i].hd_hdwirq = hdp->hd_irq[i];
37a47db8 861
5761d64b 862 hpet = hpetp->hp_hpet;
e3f37a54 863
1da177e4
LT
864 cap = readq(&hpet->hpet_cap);
865
866 ntimer = ((cap & HPET_NUM_TIM_CAP_MASK) >> HPET_NUM_TIM_CAP_SHIFT) + 1;
867
868 if (hpetp->hp_ntimer != ntimer) {
869 printk(KERN_WARNING "hpet: number irqs doesn't agree"
870 " with number of timers\n");
871 kfree(hpetp);
872 return -ENODEV;
873 }
874
875 if (last)
876 last->hp_next = hpetp;
877 else
878 hpets = hpetp;
879
880 last = hpetp;
881
ba3f213f
CL
882 period = (cap & HPET_COUNTER_CLK_PERIOD_MASK) >>
883 HPET_COUNTER_CLK_PERIOD_SHIFT; /* fs, 10^-15 */
884 temp = 1000000000000000uLL; /* 10^15 femtoseconds per second */
885 temp += period >> 1; /* round */
886 do_div(temp, period);
887 hpetp->hp_tick_freq = temp; /* ticks per second */
1da177e4 888
3034d11c
AK
889 printk(KERN_INFO "hpet%d: at MMIO 0x%lx, IRQ%s",
890 hpetp->hp_which, hdp->hd_phys_address,
1da177e4
LT
891 hpetp->hp_ntimer > 1 ? "s" : "");
892 for (i = 0; i < hpetp->hp_ntimer; i++)
5761d64b 893 printk("%s %d", i > 0 ? "," : "", hdp->hd_irq[i]);
1da177e4
LT
894 printk("\n");
895
f92a789d
DB
896 temp = hpetp->hp_tick_freq;
897 remainder = do_div(temp, 1000000);
64a76f66
DB
898 printk(KERN_INFO
899 "hpet%u: %u comparators, %d-bit %u.%06u MHz counter\n",
900 hpetp->hp_which, hpetp->hp_ntimer,
901 cap & HPET_COUNTER_SIZE_MASK ? 64 : 32,
f92a789d 902 (unsigned) temp, remainder);
1da177e4
LT
903
904 mcfg = readq(&hpet->hpet_config);
905 if ((mcfg & HPET_ENABLE_CNF_MASK) == 0) {
906 write_counter(0L, &hpet->hpet_mc);
907 mcfg |= HPET_ENABLE_CNF_MASK;
908 writeq(mcfg, &hpet->hpet_config);
909 }
910
642d30bb 911 for (i = 0, devp = hpetp->hp_dev; i < hpetp->hp_ntimer; i++, devp++) {
1da177e4
LT
912 struct hpet_timer __iomem *timer;
913
914 timer = &hpet->hpet_timers[devp - hpetp->hp_dev];
1da177e4
LT
915
916 devp->hd_hpets = hpetp;
917 devp->hd_hpet = hpet;
918 devp->hd_timer = timer;
919
920 /*
921 * If the timer was reserved by platform code,
922 * then make timer unavailable for opens.
923 */
924 if (hdp->hd_state & (1 << i)) {
925 devp->hd_flags = HPET_OPEN;
926 continue;
927 }
928
929 init_waitqueue_head(&devp->hd_waitqueue);
930 }
931
932 hpetp->hp_delta = hpet_calibrate(hpetp);
0aa366f3 933
3b2b64fd
LT
934/* This clocksource driver currently only works on ia64 */
935#ifdef CONFIG_IA64
0aa366f3
TL
936 if (!hpet_clocksource) {
937 hpet_mctr = (void __iomem *)&hpetp->hp_hpet->hpet_mc;
938 CLKSRC_FSYS_MMIO_SET(clocksource_hpet.fsys_mmio, hpet_mctr);
939 clocksource_hpet.mult = clocksource_hz2mult(hpetp->hp_tick_freq,
940 clocksource_hpet.shift);
941 clocksource_register(&clocksource_hpet);
942 hpetp->hp_clocksource = &clocksource_hpet;
943 hpet_clocksource = &clocksource_hpet;
944 }
3b2b64fd 945#endif
1da177e4
LT
946
947 return 0;
948}
949
950static acpi_status hpet_resources(struct acpi_resource *res, void *data)
951{
952 struct hpet_data *hdp;
953 acpi_status status;
954 struct acpi_resource_address64 addr;
1da177e4
LT
955
956 hdp = data;
957
958 status = acpi_resource_to_address64(res, &addr);
959
960 if (ACPI_SUCCESS(status)) {
50eca3eb 961 hdp->hd_phys_address = addr.minimum;
9224a867 962 hdp->hd_address = ioremap(addr.minimum, addr.address_length);
1da177e4 963
3e6716e7 964 if (hpet_is_known(hdp)) {
3e6716e7 965 iounmap(hdp->hd_address);
78e1ca49 966 return AE_ALREADY_EXISTS;
3e6716e7 967 }
50eca3eb
BM
968 } else if (res->type == ACPI_RESOURCE_TYPE_FIXED_MEMORY32) {
969 struct acpi_resource_fixed_memory32 *fixmem32;
757c4724
RD
970
971 fixmem32 = &res->data.fixed_memory32;
972 if (!fixmem32)
78e1ca49 973 return AE_NO_MEMORY;
757c4724 974
50eca3eb
BM
975 hdp->hd_phys_address = fixmem32->address;
976 hdp->hd_address = ioremap(fixmem32->address,
757c4724
RD
977 HPET_RANGE_SIZE);
978
3e6716e7 979 if (hpet_is_known(hdp)) {
3e6716e7 980 iounmap(hdp->hd_address);
78e1ca49 981 return AE_ALREADY_EXISTS;
3e6716e7 982 }
50eca3eb
BM
983 } else if (res->type == ACPI_RESOURCE_TYPE_EXTENDED_IRQ) {
984 struct acpi_resource_extended_irq *irqp;
be5efffb 985 int i, irq;
1da177e4
LT
986
987 irqp = &res->data.extended_irq;
988
be5efffb 989 for (i = 0; i < irqp->interrupt_count; i++) {
a2f809b0 990 irq = acpi_register_gsi(NULL, irqp->interrupts[i],
be5efffb
BH
991 irqp->triggering, irqp->polarity);
992 if (irq < 0)
993 return AE_ERROR;
994
995 hdp->hd_irq[hdp->hd_nirqs] = irq;
996 hdp->hd_nirqs++;
1da177e4
LT
997 }
998 }
999
1000 return AE_OK;
1001}
1002
1003static int hpet_acpi_add(struct acpi_device *device)
1004{
1005 acpi_status result;
1006 struct hpet_data data;
1007
1008 memset(&data, 0, sizeof(data));
1009
1010 result =
1011 acpi_walk_resources(device->handle, METHOD_NAME__CRS,
1012 hpet_resources, &data);
1013
1014 if (ACPI_FAILURE(result))
1015 return -ENODEV;
1016
1017 if (!data.hd_address || !data.hd_nirqs) {
a56d5318
JS
1018 if (data.hd_address)
1019 iounmap(data.hd_address);
bf9d8929 1020 printk("%s: no address or irqs in _CRS\n", __func__);
1da177e4
LT
1021 return -ENODEV;
1022 }
1023
1024 return hpet_alloc(&data);
1025}
1026
1027static int hpet_acpi_remove(struct acpi_device *device, int type)
1028{
0aa366f3 1029 /* XXX need to unregister clocksource, dealloc mem, etc */
1da177e4
LT
1030 return -EINVAL;
1031}
1032
1ba90e3a
TR
1033static const struct acpi_device_id hpet_device_ids[] = {
1034 {"PNP0103", 0},
1035 {"", 0},
1036};
1037MODULE_DEVICE_TABLE(acpi, hpet_device_ids);
1038
1da177e4
LT
1039static struct acpi_driver hpet_acpi_driver = {
1040 .name = "hpet",
1ba90e3a 1041 .ids = hpet_device_ids,
1da177e4
LT
1042 .ops = {
1043 .add = hpet_acpi_add,
1044 .remove = hpet_acpi_remove,
1045 },
1046};
1047
1048static struct miscdevice hpet_misc = { HPET_MINOR, "hpet", &hpet_fops };
1049
1050static int __init hpet_init(void)
1051{
1052 int result;
1053
1054 result = misc_register(&hpet_misc);
1055 if (result < 0)
1056 return -ENODEV;
1057
0b4d4147 1058 sysctl_header = register_sysctl_table(dev_root);
1da177e4
LT
1059
1060 result = acpi_bus_register_driver(&hpet_acpi_driver);
1061 if (result < 0) {
1062 if (sysctl_header)
1063 unregister_sysctl_table(sysctl_header);
1064 misc_deregister(&hpet_misc);
1065 return result;
1066 }
1067
1068 return 0;
1069}
1070
1071static void __exit hpet_exit(void)
1072{
1073 acpi_bus_unregister_driver(&hpet_acpi_driver);
1074
1075 if (sysctl_header)
1076 unregister_sysctl_table(sysctl_header);
1077 misc_deregister(&hpet_misc);
1078
1079 return;
1080}
1081
1082module_init(hpet_init);
1083module_exit(hpet_exit);
1084MODULE_AUTHOR("Bob Picco <Robert.Picco@hp.com>");
1085MODULE_LICENSE("GPL");