]>
Commit | Line | Data |
---|---|---|
77c44ab1 HW |
1 | /* |
2 | * A driver for the Omnikey PCMCIA smartcard reader CardMan 4040 | |
3 | * | |
4 | * (c) 2000-2004 Omnikey AG (http://www.omnikey.com/) | |
5 | * | |
67bc6200 | 6 | * (C) 2005-2006 Harald Welte <laforge@gnumonks.org> |
77c44ab1 HW |
7 | * - add support for poll() |
8 | * - driver cleanup | |
9 | * - add waitqueues | |
10 | * - adhere to linux kernel coding style and policies | |
11 | * - support 2.6.13 "new style" pcmcia interface | |
67bc6200 | 12 | * - add class interface for udev device creation |
77c44ab1 HW |
13 | * |
14 | * The device basically is a USB CCID compliant device that has been | |
15 | * attached to an I/O-Mapped FIFO. | |
16 | * | |
17 | * All rights reserved, Dual BSD/GPL Licensed. | |
18 | */ | |
19 | ||
20 | /* #define PCMCIA_DEBUG 6 */ | |
21 | ||
22 | #include <linux/kernel.h> | |
23 | #include <linux/module.h> | |
24 | #include <linux/slab.h> | |
25 | #include <linux/init.h> | |
26 | #include <linux/fs.h> | |
27 | #include <linux/delay.h> | |
28 | #include <linux/poll.h> | |
29 | #include <linux/wait.h> | |
30 | #include <asm/uaccess.h> | |
31 | #include <asm/io.h> | |
32 | ||
33 | #include <pcmcia/cs_types.h> | |
34 | #include <pcmcia/cs.h> | |
35 | #include <pcmcia/cistpl.h> | |
36 | #include <pcmcia/cisreg.h> | |
37 | #include <pcmcia/ciscode.h> | |
38 | #include <pcmcia/ds.h> | |
39 | ||
40 | #include "cm4040_cs.h" | |
41 | ||
42 | ||
43 | #ifdef PCMCIA_DEBUG | |
fd238232 | 44 | #define reader_to_dev(x) (&handle_to_dev(x->p_dev->handle)) |
77c44ab1 HW |
45 | static int pc_debug = PCMCIA_DEBUG; |
46 | module_param(pc_debug, int, 0600); | |
47 | #define DEBUGP(n, rdr, x, args...) do { \ | |
48 | if (pc_debug >= (n)) \ | |
49 | dev_printk(KERN_DEBUG, reader_to_dev(rdr), "%s:" x, \ | |
50 | __FUNCTION__ , ##args); \ | |
51 | } while (0) | |
52 | #else | |
53 | #define DEBUGP(n, rdr, x, args...) | |
54 | #endif | |
55 | ||
56 | static char *version = | |
67bc6200 | 57 | "OMNIKEY CardMan 4040 v1.1.0gm5 - All bugs added by Harald Welte"; |
77c44ab1 HW |
58 | |
59 | #define CCID_DRIVER_BULK_DEFAULT_TIMEOUT (150*HZ) | |
60 | #define CCID_DRIVER_ASYNC_POWERUP_TIMEOUT (35*HZ) | |
61 | #define CCID_DRIVER_MINIMUM_TIMEOUT (3*HZ) | |
62 | #define READ_WRITE_BUFFER_SIZE 512 | |
63 | #define POLL_LOOP_COUNT 1000 | |
64 | ||
65 | /* how often to poll for fifo status change */ | |
66 | #define POLL_PERIOD msecs_to_jiffies(10) | |
67 | ||
fba395ee | 68 | static void reader_release(struct pcmcia_device *link); |
77c44ab1 HW |
69 | |
70 | static int major; | |
67bc6200 | 71 | static struct class *cmx_class; |
77c44ab1 HW |
72 | |
73 | #define BS_READABLE 0x01 | |
74 | #define BS_WRITABLE 0x02 | |
75 | ||
76 | struct reader_dev { | |
fd238232 | 77 | struct pcmcia_device *p_dev; |
77c44ab1 HW |
78 | dev_node_t node; |
79 | wait_queue_head_t devq; | |
80 | wait_queue_head_t poll_wait; | |
81 | wait_queue_head_t read_wait; | |
82 | wait_queue_head_t write_wait; | |
83 | unsigned long buffer_status; | |
84 | unsigned long timeout; | |
85 | unsigned char s_buf[READ_WRITE_BUFFER_SIZE]; | |
86 | unsigned char r_buf[READ_WRITE_BUFFER_SIZE]; | |
87 | struct timer_list poll_timer; | |
88 | }; | |
89 | ||
fba395ee | 90 | static struct pcmcia_device *dev_table[CM_MAX_DEV]; |
77c44ab1 HW |
91 | |
92 | #ifndef PCMCIA_DEBUG | |
93 | #define xoutb outb | |
94 | #define xinb inb | |
95 | #else | |
96 | static inline void xoutb(unsigned char val, unsigned short port) | |
97 | { | |
98 | if (pc_debug >= 7) | |
99 | printk(KERN_DEBUG "outb(val=%.2x,port=%.4x)\n", val, port); | |
100 | outb(val, port); | |
101 | } | |
102 | ||
103 | static inline unsigned char xinb(unsigned short port) | |
104 | { | |
105 | unsigned char val; | |
106 | ||
107 | val = inb(port); | |
108 | if (pc_debug >= 7) | |
109 | printk(KERN_DEBUG "%.2x=inb(%.4x)\n", val, port); | |
110 | return val; | |
111 | } | |
112 | #endif | |
113 | ||
114 | /* poll the device fifo status register. not to be confused with | |
115 | * the poll syscall. */ | |
116 | static void cm4040_do_poll(unsigned long dummy) | |
117 | { | |
118 | struct reader_dev *dev = (struct reader_dev *) dummy; | |
fd238232 | 119 | unsigned int obs = xinb(dev->p_dev->io.BasePort1 |
77c44ab1 HW |
120 | + REG_OFFSET_BUFFER_STATUS); |
121 | ||
122 | if ((obs & BSR_BULK_IN_FULL)) { | |
123 | set_bit(BS_READABLE, &dev->buffer_status); | |
124 | DEBUGP(4, dev, "waking up read_wait\n"); | |
125 | wake_up_interruptible(&dev->read_wait); | |
126 | } else | |
127 | clear_bit(BS_READABLE, &dev->buffer_status); | |
128 | ||
129 | if (!(obs & BSR_BULK_OUT_FULL)) { | |
130 | set_bit(BS_WRITABLE, &dev->buffer_status); | |
131 | DEBUGP(4, dev, "waking up write_wait\n"); | |
132 | wake_up_interruptible(&dev->write_wait); | |
133 | } else | |
134 | clear_bit(BS_WRITABLE, &dev->buffer_status); | |
135 | ||
136 | if (dev->buffer_status) | |
137 | wake_up_interruptible(&dev->poll_wait); | |
138 | ||
139 | mod_timer(&dev->poll_timer, jiffies + POLL_PERIOD); | |
140 | } | |
141 | ||
142 | static void cm4040_stop_poll(struct reader_dev *dev) | |
143 | { | |
144 | del_timer_sync(&dev->poll_timer); | |
145 | } | |
146 | ||
147 | static int wait_for_bulk_out_ready(struct reader_dev *dev) | |
148 | { | |
149 | int i, rc; | |
fd238232 | 150 | int iobase = dev->p_dev->io.BasePort1; |
77c44ab1 HW |
151 | |
152 | for (i = 0; i < POLL_LOOP_COUNT; i++) { | |
153 | if ((xinb(iobase + REG_OFFSET_BUFFER_STATUS) | |
154 | & BSR_BULK_OUT_FULL) == 0) { | |
155 | DEBUGP(4, dev, "BulkOut empty (i=%d)\n", i); | |
156 | return 1; | |
157 | } | |
158 | } | |
159 | ||
160 | DEBUGP(4, dev, "wait_event_interruptible_timeout(timeout=%ld\n", | |
161 | dev->timeout); | |
162 | rc = wait_event_interruptible_timeout(dev->write_wait, | |
163 | test_and_clear_bit(BS_WRITABLE, | |
164 | &dev->buffer_status), | |
165 | dev->timeout); | |
166 | ||
167 | if (rc > 0) | |
168 | DEBUGP(4, dev, "woke up: BulkOut empty\n"); | |
169 | else if (rc == 0) | |
170 | DEBUGP(4, dev, "woke up: BulkOut full, returning 0 :(\n"); | |
171 | else if (rc < 0) | |
172 | DEBUGP(4, dev, "woke up: signal arrived\n"); | |
173 | ||
174 | return rc; | |
175 | } | |
176 | ||
177 | /* Write to Sync Control Register */ | |
178 | static int write_sync_reg(unsigned char val, struct reader_dev *dev) | |
179 | { | |
fd238232 | 180 | int iobase = dev->p_dev->io.BasePort1; |
77c44ab1 HW |
181 | int rc; |
182 | ||
183 | rc = wait_for_bulk_out_ready(dev); | |
184 | if (rc <= 0) | |
185 | return rc; | |
186 | ||
187 | xoutb(val, iobase + REG_OFFSET_SYNC_CONTROL); | |
188 | rc = wait_for_bulk_out_ready(dev); | |
189 | if (rc <= 0) | |
190 | return rc; | |
191 | ||
192 | return 1; | |
193 | } | |
194 | ||
195 | static int wait_for_bulk_in_ready(struct reader_dev *dev) | |
196 | { | |
197 | int i, rc; | |
fd238232 | 198 | int iobase = dev->p_dev->io.BasePort1; |
77c44ab1 HW |
199 | |
200 | for (i = 0; i < POLL_LOOP_COUNT; i++) { | |
201 | if ((xinb(iobase + REG_OFFSET_BUFFER_STATUS) | |
202 | & BSR_BULK_IN_FULL) == BSR_BULK_IN_FULL) { | |
203 | DEBUGP(3, dev, "BulkIn full (i=%d)\n", i); | |
204 | return 1; | |
205 | } | |
206 | } | |
207 | ||
208 | DEBUGP(4, dev, "wait_event_interruptible_timeout(timeout=%ld\n", | |
209 | dev->timeout); | |
210 | rc = wait_event_interruptible_timeout(dev->read_wait, | |
211 | test_and_clear_bit(BS_READABLE, | |
212 | &dev->buffer_status), | |
213 | dev->timeout); | |
214 | if (rc > 0) | |
215 | DEBUGP(4, dev, "woke up: BulkIn full\n"); | |
216 | else if (rc == 0) | |
217 | DEBUGP(4, dev, "woke up: BulkIn not full, returning 0 :(\n"); | |
218 | else if (rc < 0) | |
219 | DEBUGP(4, dev, "woke up: signal arrived\n"); | |
220 | ||
221 | return rc; | |
222 | } | |
223 | ||
224 | static ssize_t cm4040_read(struct file *filp, char __user *buf, | |
225 | size_t count, loff_t *ppos) | |
226 | { | |
227 | struct reader_dev *dev = filp->private_data; | |
fd238232 | 228 | int iobase = dev->p_dev->io.BasePort1; |
77c44ab1 HW |
229 | size_t bytes_to_read; |
230 | unsigned long i; | |
231 | size_t min_bytes_to_read; | |
232 | int rc; | |
233 | unsigned char uc; | |
234 | ||
235 | DEBUGP(2, dev, "-> cm4040_read(%s,%d)\n", current->comm, current->pid); | |
236 | ||
237 | if (count == 0) | |
238 | return 0; | |
239 | ||
240 | if (count < 10) | |
241 | return -EFAULT; | |
242 | ||
243 | if (filp->f_flags & O_NONBLOCK) { | |
244 | DEBUGP(4, dev, "filep->f_flags O_NONBLOCK set\n"); | |
245 | DEBUGP(2, dev, "<- cm4040_read (failure)\n"); | |
246 | return -EAGAIN; | |
247 | } | |
248 | ||
e2d40963 | 249 | if (!pcmcia_dev_present(dev->p_dev)) |
77c44ab1 HW |
250 | return -ENODEV; |
251 | ||
252 | for (i = 0; i < 5; i++) { | |
253 | rc = wait_for_bulk_in_ready(dev); | |
254 | if (rc <= 0) { | |
255 | DEBUGP(5, dev, "wait_for_bulk_in_ready rc=%.2x\n", rc); | |
256 | DEBUGP(2, dev, "<- cm4040_read (failed)\n"); | |
257 | if (rc == -ERESTARTSYS) | |
258 | return rc; | |
259 | return -EIO; | |
260 | } | |
261 | dev->r_buf[i] = xinb(iobase + REG_OFFSET_BULK_IN); | |
262 | #ifdef PCMCIA_DEBUG | |
263 | if (pc_debug >= 6) | |
264 | printk(KERN_DEBUG "%lu:%2x ", i, dev->r_buf[i]); | |
265 | } | |
266 | printk("\n"); | |
267 | #else | |
268 | } | |
269 | #endif | |
270 | ||
271 | bytes_to_read = 5 + le32_to_cpu(*(__le32 *)&dev->r_buf[1]); | |
272 | ||
273 | DEBUGP(6, dev, "BytesToRead=%lu\n", bytes_to_read); | |
274 | ||
275 | min_bytes_to_read = min(count, bytes_to_read + 5); | |
276 | ||
277 | DEBUGP(6, dev, "Min=%lu\n", min_bytes_to_read); | |
278 | ||
279 | for (i = 0; i < (min_bytes_to_read-5); i++) { | |
280 | rc = wait_for_bulk_in_ready(dev); | |
281 | if (rc <= 0) { | |
282 | DEBUGP(5, dev, "wait_for_bulk_in_ready rc=%.2x\n", rc); | |
283 | DEBUGP(2, dev, "<- cm4040_read (failed)\n"); | |
284 | if (rc == -ERESTARTSYS) | |
285 | return rc; | |
286 | return -EIO; | |
287 | } | |
288 | dev->r_buf[i+5] = xinb(iobase + REG_OFFSET_BULK_IN); | |
289 | #ifdef PCMCIA_DEBUG | |
290 | if (pc_debug >= 6) | |
291 | printk(KERN_DEBUG "%lu:%2x ", i, dev->r_buf[i]); | |
292 | } | |
293 | printk("\n"); | |
294 | #else | |
295 | } | |
296 | #endif | |
297 | ||
298 | *ppos = min_bytes_to_read; | |
299 | if (copy_to_user(buf, dev->r_buf, min_bytes_to_read)) | |
300 | return -EFAULT; | |
301 | ||
302 | rc = wait_for_bulk_in_ready(dev); | |
303 | if (rc <= 0) { | |
304 | DEBUGP(5, dev, "wait_for_bulk_in_ready rc=%.2x\n", rc); | |
305 | DEBUGP(2, dev, "<- cm4040_read (failed)\n"); | |
306 | if (rc == -ERESTARTSYS) | |
307 | return rc; | |
308 | return -EIO; | |
309 | } | |
310 | ||
311 | rc = write_sync_reg(SCR_READER_TO_HOST_DONE, dev); | |
312 | if (rc <= 0) { | |
313 | DEBUGP(5, dev, "write_sync_reg c=%.2x\n", rc); | |
314 | DEBUGP(2, dev, "<- cm4040_read (failed)\n"); | |
315 | if (rc == -ERESTARTSYS) | |
316 | return rc; | |
317 | else | |
318 | return -EIO; | |
319 | } | |
320 | ||
321 | uc = xinb(iobase + REG_OFFSET_BULK_IN); | |
322 | ||
323 | DEBUGP(2, dev, "<- cm4040_read (successfully)\n"); | |
324 | return min_bytes_to_read; | |
325 | } | |
326 | ||
327 | static ssize_t cm4040_write(struct file *filp, const char __user *buf, | |
328 | size_t count, loff_t *ppos) | |
329 | { | |
330 | struct reader_dev *dev = filp->private_data; | |
fd238232 | 331 | int iobase = dev->p_dev->io.BasePort1; |
77c44ab1 HW |
332 | ssize_t rc; |
333 | int i; | |
334 | unsigned int bytes_to_write; | |
335 | ||
336 | DEBUGP(2, dev, "-> cm4040_write(%s,%d)\n", current->comm, current->pid); | |
337 | ||
338 | if (count == 0) { | |
339 | DEBUGP(2, dev, "<- cm4040_write empty read (successfully)\n"); | |
340 | return 0; | |
341 | } | |
342 | ||
343 | if (count < 5) { | |
344 | DEBUGP(2, dev, "<- cm4040_write buffersize=%Zd < 5\n", count); | |
345 | return -EIO; | |
346 | } | |
347 | ||
348 | if (filp->f_flags & O_NONBLOCK) { | |
349 | DEBUGP(4, dev, "filep->f_flags O_NONBLOCK set\n"); | |
350 | DEBUGP(4, dev, "<- cm4040_write (failure)\n"); | |
351 | return -EAGAIN; | |
352 | } | |
353 | ||
e2d40963 | 354 | if (!pcmcia_dev_present(dev->p_dev)) |
77c44ab1 HW |
355 | return -ENODEV; |
356 | ||
357 | bytes_to_write = count; | |
358 | if (copy_from_user(dev->s_buf, buf, bytes_to_write)) | |
359 | return -EFAULT; | |
360 | ||
361 | switch (dev->s_buf[0]) { | |
362 | case CMD_PC_TO_RDR_XFRBLOCK: | |
363 | case CMD_PC_TO_RDR_SECURE: | |
364 | case CMD_PC_TO_RDR_TEST_SECURE: | |
365 | case CMD_PC_TO_RDR_OK_SECURE: | |
366 | dev->timeout = CCID_DRIVER_BULK_DEFAULT_TIMEOUT; | |
367 | break; | |
368 | ||
369 | case CMD_PC_TO_RDR_ICCPOWERON: | |
370 | dev->timeout = CCID_DRIVER_ASYNC_POWERUP_TIMEOUT; | |
371 | break; | |
372 | ||
373 | case CMD_PC_TO_RDR_GETSLOTSTATUS: | |
374 | case CMD_PC_TO_RDR_ICCPOWEROFF: | |
375 | case CMD_PC_TO_RDR_GETPARAMETERS: | |
376 | case CMD_PC_TO_RDR_RESETPARAMETERS: | |
377 | case CMD_PC_TO_RDR_SETPARAMETERS: | |
378 | case CMD_PC_TO_RDR_ESCAPE: | |
379 | case CMD_PC_TO_RDR_ICCCLOCK: | |
380 | default: | |
381 | dev->timeout = CCID_DRIVER_MINIMUM_TIMEOUT; | |
382 | break; | |
383 | } | |
384 | ||
385 | rc = write_sync_reg(SCR_HOST_TO_READER_START, dev); | |
386 | if (rc <= 0) { | |
387 | DEBUGP(5, dev, "write_sync_reg c=%.2Zx\n", rc); | |
388 | DEBUGP(2, dev, "<- cm4040_write (failed)\n"); | |
389 | if (rc == -ERESTARTSYS) | |
390 | return rc; | |
391 | else | |
392 | return -EIO; | |
393 | } | |
394 | ||
395 | DEBUGP(4, dev, "start \n"); | |
396 | ||
397 | for (i = 0; i < bytes_to_write; i++) { | |
398 | rc = wait_for_bulk_out_ready(dev); | |
399 | if (rc <= 0) { | |
400 | DEBUGP(5, dev, "wait_for_bulk_out_ready rc=%.2Zx\n", | |
401 | rc); | |
402 | DEBUGP(2, dev, "<- cm4040_write (failed)\n"); | |
403 | if (rc == -ERESTARTSYS) | |
404 | return rc; | |
405 | else | |
406 | return -EIO; | |
407 | } | |
408 | ||
409 | xoutb(dev->s_buf[i],iobase + REG_OFFSET_BULK_OUT); | |
410 | } | |
411 | DEBUGP(4, dev, "end\n"); | |
412 | ||
413 | rc = write_sync_reg(SCR_HOST_TO_READER_DONE, dev); | |
414 | ||
415 | if (rc <= 0) { | |
416 | DEBUGP(5, dev, "write_sync_reg c=%.2Zx\n", rc); | |
417 | DEBUGP(2, dev, "<- cm4040_write (failed)\n"); | |
418 | if (rc == -ERESTARTSYS) | |
419 | return rc; | |
420 | else | |
421 | return -EIO; | |
422 | } | |
423 | ||
424 | DEBUGP(2, dev, "<- cm4040_write (successfully)\n"); | |
425 | return count; | |
426 | } | |
427 | ||
428 | static unsigned int cm4040_poll(struct file *filp, poll_table *wait) | |
429 | { | |
430 | struct reader_dev *dev = filp->private_data; | |
431 | unsigned int mask = 0; | |
432 | ||
433 | poll_wait(filp, &dev->poll_wait, wait); | |
434 | ||
435 | if (test_and_clear_bit(BS_READABLE, &dev->buffer_status)) | |
436 | mask |= POLLIN | POLLRDNORM; | |
437 | if (test_and_clear_bit(BS_WRITABLE, &dev->buffer_status)) | |
438 | mask |= POLLOUT | POLLWRNORM; | |
439 | ||
440 | DEBUGP(2, dev, "<- cm4040_poll(%u)\n", mask); | |
441 | ||
442 | return mask; | |
443 | } | |
444 | ||
445 | static int cm4040_open(struct inode *inode, struct file *filp) | |
446 | { | |
447 | struct reader_dev *dev; | |
fba395ee | 448 | struct pcmcia_device *link; |
77c44ab1 HW |
449 | int minor = iminor(inode); |
450 | ||
451 | if (minor >= CM_MAX_DEV) | |
452 | return -ENODEV; | |
453 | ||
454 | link = dev_table[minor]; | |
9940ec36 | 455 | if (link == NULL || !pcmcia_dev_present(link)) |
77c44ab1 HW |
456 | return -ENODEV; |
457 | ||
458 | if (link->open) | |
459 | return -EBUSY; | |
460 | ||
461 | dev = link->priv; | |
462 | filp->private_data = dev; | |
463 | ||
464 | if (filp->f_flags & O_NONBLOCK) { | |
465 | DEBUGP(4, dev, "filep->f_flags O_NONBLOCK set\n"); | |
466 | return -EAGAIN; | |
467 | } | |
468 | ||
469 | link->open = 1; | |
470 | ||
471 | dev->poll_timer.data = (unsigned long) dev; | |
472 | mod_timer(&dev->poll_timer, jiffies + POLL_PERIOD); | |
473 | ||
474 | DEBUGP(2, dev, "<- cm4040_open (successfully)\n"); | |
475 | return nonseekable_open(inode, filp); | |
476 | } | |
477 | ||
478 | static int cm4040_close(struct inode *inode, struct file *filp) | |
479 | { | |
480 | struct reader_dev *dev = filp->private_data; | |
fba395ee | 481 | struct pcmcia_device *link; |
77c44ab1 HW |
482 | int minor = iminor(inode); |
483 | ||
484 | DEBUGP(2, dev, "-> cm4040_close(maj/min=%d.%d)\n", imajor(inode), | |
485 | iminor(inode)); | |
486 | ||
487 | if (minor >= CM_MAX_DEV) | |
488 | return -ENODEV; | |
489 | ||
490 | link = dev_table[minor]; | |
491 | if (link == NULL) | |
492 | return -ENODEV; | |
493 | ||
494 | cm4040_stop_poll(dev); | |
495 | ||
496 | link->open = 0; | |
497 | wake_up(&dev->devq); | |
498 | ||
499 | DEBUGP(2, dev, "<- cm4040_close\n"); | |
500 | return 0; | |
501 | } | |
502 | ||
fba395ee | 503 | static void cm4040_reader_release(struct pcmcia_device *link) |
77c44ab1 HW |
504 | { |
505 | struct reader_dev *dev = link->priv; | |
506 | ||
507 | DEBUGP(3, dev, "-> cm4040_reader_release\n"); | |
508 | while (link->open) { | |
509 | DEBUGP(3, dev, KERN_INFO MODULE_NAME ": delaying release " | |
510 | "until process has terminated\n"); | |
511 | wait_event(dev->devq, (link->open == 0)); | |
512 | } | |
513 | DEBUGP(3, dev, "<- cm4040_reader_release\n"); | |
514 | return; | |
515 | } | |
516 | ||
15b99ac1 | 517 | static int reader_config(struct pcmcia_device *link, int devno) |
77c44ab1 | 518 | { |
77c44ab1 HW |
519 | struct reader_dev *dev; |
520 | tuple_t tuple; | |
521 | cisparse_t parse; | |
77c44ab1 HW |
522 | u_char buf[64]; |
523 | int fail_fn, fail_rc; | |
524 | int rc; | |
525 | ||
77c44ab1 HW |
526 | tuple.Attributes = 0; |
527 | tuple.TupleData = buf; | |
528 | tuple.TupleDataMax = sizeof(buf); | |
529 | tuple.TupleOffset = 0; | |
530 | ||
77c44ab1 HW |
531 | link->io.BasePort2 = 0; |
532 | link->io.NumPorts2 = 0; | |
533 | link->io.Attributes2 = 0; | |
534 | tuple.DesiredTuple = CISTPL_CFTABLE_ENTRY; | |
fba395ee | 535 | for (rc = pcmcia_get_first_tuple(link, &tuple); |
77c44ab1 | 536 | rc == CS_SUCCESS; |
fba395ee DB |
537 | rc = pcmcia_get_next_tuple(link, &tuple)) { |
538 | rc = pcmcia_get_tuple_data(link, &tuple); | |
77c44ab1 HW |
539 | if (rc != CS_SUCCESS) |
540 | continue; | |
fba395ee | 541 | rc = pcmcia_parse_tuple(link, &tuple, &parse); |
77c44ab1 HW |
542 | if (rc != CS_SUCCESS) |
543 | continue; | |
544 | ||
545 | link->conf.ConfigIndex = parse.cftable_entry.index; | |
546 | ||
547 | if (!parse.cftable_entry.io.nwin) | |
548 | continue; | |
549 | ||
550 | link->io.BasePort1 = parse.cftable_entry.io.win[0].base; | |
551 | link->io.NumPorts1 = parse.cftable_entry.io.win[0].len; | |
552 | link->io.Attributes1 = IO_DATA_PATH_WIDTH_AUTO; | |
553 | if (!(parse.cftable_entry.io.flags & CISTPL_IO_8BIT)) | |
554 | link->io.Attributes1 = IO_DATA_PATH_WIDTH_16; | |
555 | if (!(parse.cftable_entry.io.flags & CISTPL_IO_16BIT)) | |
556 | link->io.Attributes1 = IO_DATA_PATH_WIDTH_8; | |
557 | link->io.IOAddrLines = parse.cftable_entry.io.flags | |
558 | & CISTPL_IO_LINES_MASK; | |
fba395ee | 559 | rc = pcmcia_request_io(link, &link->io); |
77c44ab1 | 560 | |
fba395ee | 561 | dev_printk(KERN_INFO, &handle_to_dev(link), "foo"); |
77c44ab1 HW |
562 | if (rc == CS_SUCCESS) |
563 | break; | |
564 | else | |
fba395ee | 565 | dev_printk(KERN_INFO, &handle_to_dev(link), |
77c44ab1 HW |
566 | "pcmcia_request_io failed 0x%x\n", rc); |
567 | } | |
568 | if (rc != CS_SUCCESS) | |
569 | goto cs_release; | |
570 | ||
571 | link->conf.IntType = 00000002; | |
572 | ||
fba395ee | 573 | if ((fail_rc = pcmcia_request_configuration(link,&link->conf)) |
77c44ab1 HW |
574 | !=CS_SUCCESS) { |
575 | fail_fn = RequestConfiguration; | |
fba395ee | 576 | dev_printk(KERN_INFO, &handle_to_dev(link), |
77c44ab1 HW |
577 | "pcmcia_request_configuration failed 0x%x\n", |
578 | fail_rc); | |
579 | goto cs_release; | |
580 | } | |
581 | ||
582 | dev = link->priv; | |
583 | sprintf(dev->node.dev_name, DEVICE_NAME "%d", devno); | |
584 | dev->node.major = major; | |
585 | dev->node.minor = devno; | |
e2d40963 | 586 | dev->node.next = &dev->node; |
77c44ab1 HW |
587 | |
588 | DEBUGP(2, dev, "device " DEVICE_NAME "%d at 0x%.4x-0x%.4x\n", devno, | |
589 | link->io.BasePort1, link->io.BasePort1+link->io.NumPorts1); | |
590 | DEBUGP(2, dev, "<- reader_config (succ)\n"); | |
591 | ||
15b99ac1 | 592 | return 0; |
77c44ab1 | 593 | |
77c44ab1 HW |
594 | cs_release: |
595 | reader_release(link); | |
15b99ac1 | 596 | return -ENODEV; |
77c44ab1 HW |
597 | } |
598 | ||
fba395ee | 599 | static void reader_release(struct pcmcia_device *link) |
77c44ab1 HW |
600 | { |
601 | cm4040_reader_release(link->priv); | |
fba395ee | 602 | pcmcia_disable_device(link); |
77c44ab1 HW |
603 | } |
604 | ||
15b99ac1 | 605 | static int reader_probe(struct pcmcia_device *link) |
77c44ab1 HW |
606 | { |
607 | struct reader_dev *dev; | |
15b99ac1 | 608 | int i, ret; |
77c44ab1 HW |
609 | |
610 | for (i = 0; i < CM_MAX_DEV; i++) { | |
611 | if (dev_table[i] == NULL) | |
612 | break; | |
613 | } | |
614 | ||
615 | if (i == CM_MAX_DEV) | |
f8cfa618 | 616 | return -ENODEV; |
77c44ab1 HW |
617 | |
618 | dev = kzalloc(sizeof(struct reader_dev), GFP_KERNEL); | |
619 | if (dev == NULL) | |
f8cfa618 | 620 | return -ENOMEM; |
77c44ab1 HW |
621 | |
622 | dev->timeout = CCID_DRIVER_MINIMUM_TIMEOUT; | |
623 | dev->buffer_status = 0; | |
624 | ||
77c44ab1 | 625 | link->priv = dev; |
fba395ee | 626 | dev->p_dev = link; |
77c44ab1 HW |
627 | |
628 | link->conf.IntType = INT_MEMORY_AND_IO; | |
629 | dev_table[i] = link; | |
630 | ||
77c44ab1 HW |
631 | init_waitqueue_head(&dev->devq); |
632 | init_waitqueue_head(&dev->poll_wait); | |
633 | init_waitqueue_head(&dev->read_wait); | |
634 | init_waitqueue_head(&dev->write_wait); | |
40565f19 | 635 | setup_timer(&dev->poll_timer, cm4040_do_poll, 0); |
77c44ab1 | 636 | |
15b99ac1 DB |
637 | ret = reader_config(link, i); |
638 | if (ret) | |
639 | return ret; | |
f8cfa618 | 640 | |
67bc6200 HW |
641 | class_device_create(cmx_class, NULL, MKDEV(major, i), NULL, |
642 | "cmx%d", i); | |
643 | ||
f8cfa618 | 644 | return 0; |
77c44ab1 HW |
645 | } |
646 | ||
fba395ee | 647 | static void reader_detach(struct pcmcia_device *link) |
77c44ab1 HW |
648 | { |
649 | struct reader_dev *dev = link->priv; | |
cc3b4866 | 650 | int devno; |
77c44ab1 HW |
651 | |
652 | /* find device */ | |
cc3b4866 DB |
653 | for (devno = 0; devno < CM_MAX_DEV; devno++) { |
654 | if (dev_table[devno] == link) | |
77c44ab1 HW |
655 | break; |
656 | } | |
cc3b4866 | 657 | if (devno == CM_MAX_DEV) |
77c44ab1 HW |
658 | return; |
659 | ||
e2d40963 | 660 | reader_release(link); |
cc3b4866 DB |
661 | |
662 | dev_table[devno] = NULL; | |
663 | kfree(dev); | |
664 | ||
67bc6200 HW |
665 | class_device_destroy(cmx_class, MKDEV(major, devno)); |
666 | ||
77c44ab1 HW |
667 | return; |
668 | } | |
669 | ||
62322d25 | 670 | static const struct file_operations reader_fops = { |
77c44ab1 HW |
671 | .owner = THIS_MODULE, |
672 | .read = cm4040_read, | |
673 | .write = cm4040_write, | |
674 | .open = cm4040_open, | |
675 | .release = cm4040_close, | |
676 | .poll = cm4040_poll, | |
677 | }; | |
678 | ||
679 | static struct pcmcia_device_id cm4040_ids[] = { | |
680 | PCMCIA_DEVICE_MANF_CARD(0x0223, 0x0200), | |
681 | PCMCIA_DEVICE_PROD_ID12("OMNIKEY", "CardMan 4040", | |
682 | 0xE32CDD8C, 0x8F23318B), | |
683 | PCMCIA_DEVICE_NULL, | |
684 | }; | |
685 | MODULE_DEVICE_TABLE(pcmcia, cm4040_ids); | |
686 | ||
687 | static struct pcmcia_driver reader_driver = { | |
688 | .owner = THIS_MODULE, | |
689 | .drv = { | |
690 | .name = "cm4040_cs", | |
691 | }, | |
15b99ac1 | 692 | .probe = reader_probe, |
cc3b4866 | 693 | .remove = reader_detach, |
77c44ab1 HW |
694 | .id_table = cm4040_ids, |
695 | }; | |
696 | ||
697 | static int __init cm4040_init(void) | |
698 | { | |
67bc6200 HW |
699 | int rc; |
700 | ||
77c44ab1 | 701 | printk(KERN_INFO "%s\n", version); |
67bc6200 | 702 | cmx_class = class_create(THIS_MODULE, "cardman_4040"); |
5eb5fc97 AM |
703 | if (IS_ERR(cmx_class)) |
704 | return PTR_ERR(cmx_class); | |
67bc6200 | 705 | |
77c44ab1 HW |
706 | major = register_chrdev(0, DEVICE_NAME, &reader_fops); |
707 | if (major < 0) { | |
708 | printk(KERN_WARNING MODULE_NAME | |
709 | ": could not get major number\n"); | |
5eb5fc97 | 710 | return major; |
77c44ab1 | 711 | } |
7fc5b1e3 HW |
712 | |
713 | rc = pcmcia_register_driver(&reader_driver); | |
714 | if (rc < 0) { | |
715 | unregister_chrdev(major, DEVICE_NAME); | |
716 | return rc; | |
717 | } | |
718 | ||
77c44ab1 HW |
719 | return 0; |
720 | } | |
721 | ||
722 | static void __exit cm4040_exit(void) | |
723 | { | |
77c44ab1 HW |
724 | printk(KERN_INFO MODULE_NAME ": unloading\n"); |
725 | pcmcia_unregister_driver(&reader_driver); | |
77c44ab1 | 726 | unregister_chrdev(major, DEVICE_NAME); |
67bc6200 | 727 | class_destroy(cmx_class); |
77c44ab1 HW |
728 | } |
729 | ||
730 | module_init(cm4040_init); | |
731 | module_exit(cm4040_exit); | |
732 | MODULE_LICENSE("Dual BSD/GPL"); |