[mirror_ubuntu-eoan-kernel.git] / drivers / clk / rockchip / clk-mmc-phase.c

/*
 * Copyright 2014 Google, Inc
 * Author: Alexandru M Stan <amstan@chromium.org>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#include <linux/slab.h>
#include <linux/clk.h>
#include <linux/clk-provider.h>
#include <linux/io.h>
#include <linux/kernel.h>
#include "clk.h"

struct rockchip_mmc_clock {
	struct clk_hw	hw;
	void __iomem	*reg;
	int		id;
	int		shift;
};

#define to_mmc_clock(_hw) container_of(_hw, struct rockchip_mmc_clock, hw)

#define RK3288_MMC_CLKGEN_DIV 2

static unsigned long rockchip_mmc_recalc(struct clk_hw *hw,
					 unsigned long parent_rate)
{
	return parent_rate / RK3288_MMC_CLKGEN_DIV;
}

#define ROCKCHIP_MMC_DELAY_SEL BIT(10)
#define ROCKCHIP_MMC_DEGREE_MASK 0x3
#define ROCKCHIP_MMC_DELAYNUM_OFFSET 2
#define ROCKCHIP_MMC_DELAYNUM_MASK (0xff << ROCKCHIP_MMC_DELAYNUM_OFFSET)

#define PSECS_PER_SEC 1000000000000LL

/*
 * Each fine delay is between 40ps-80ps. Assume each fine delay is 60ps to
 * simplify calculations. So 45degs could be anywhere between 33deg and 66deg.
 */
#define ROCKCHIP_MMC_DELAY_ELEMENT_PSEC 60

static int rockchip_mmc_get_phase(struct clk_hw *hw)
{
	struct rockchip_mmc_clock *mmc_clock = to_mmc_clock(hw);
	unsigned long rate = clk_get_rate(hw->clk);
	u32 raw_value;
	u16 degrees;
	u32 delay_num = 0;

	raw_value = readl(mmc_clock->reg) >> (mmc_clock->shift);

	degrees = (raw_value & ROCKCHIP_MMC_DEGREE_MASK) * 90;

	if (raw_value & ROCKCHIP_MMC_DELAY_SEL) {
		/* degrees/delaynum * 10000 */
		unsigned long factor = (ROCKCHIP_MMC_DELAY_ELEMENT_PSEC / 10) *
					36 * (rate / 1000000);

		delay_num = (raw_value & ROCKCHIP_MMC_DELAYNUM_MASK);
		delay_num >>= ROCKCHIP_MMC_DELAYNUM_OFFSET;
		degrees += delay_num * factor / 10000;
	}

	return degrees % 360;
}

static int rockchip_mmc_set_phase(struct clk_hw *hw, int degrees)
{
	struct rockchip_mmc_clock *mmc_clock = to_mmc_clock(hw);
	unsigned long rate = clk_get_rate(hw->clk);
	u8 nineties, remainder;
	u8 delay_num;
	u32 raw_value;
	u64 delay;

	/* allow 22 to be 22.5 */
	degrees++;
	/* floor to 22.5 increment */
	degrees -= ((degrees) * 10 % 225) / 10;

	nineties = degrees / 90;
	/* 22.5 multiples */
	remainder = (degrees % 90) / 22;

	delay = PSECS_PER_SEC;
	do_div(delay, rate);
	/* / 360 / 22.5 */
	do_div(delay, 16);
	do_div(delay, ROCKCHIP_MMC_DELAY_ELEMENT_PSEC);

	delay *= remainder;
	delay_num = (u8) min(delay, 255ULL);

	raw_value = delay_num ? ROCKCHIP_MMC_DELAY_SEL : 0;
	raw_value |= delay_num << ROCKCHIP_MMC_DELAYNUM_OFFSET;
	raw_value |= nineties;
	writel(HIWORD_UPDATE(raw_value, 0x07ff, mmc_clock->shift), mmc_clock->reg);

	pr_debug("%s->set_phase(%d) delay_nums=%u reg[0x%p]=0x%03x actual_degrees=%d\n",
		clk_hw_get_name(hw), degrees, delay_num,
		mmc_clock->reg, raw_value>>(mmc_clock->shift),
		rockchip_mmc_get_phase(hw)
	);

	return 0;
}

static const struct clk_ops rockchip_mmc_clk_ops = {
	.recalc_rate	= rockchip_mmc_recalc,
	.get_phase	= rockchip_mmc_get_phase,
	.set_phase	= rockchip_mmc_set_phase,
};

struct clk *rockchip_clk_register_mmc(const char *name,
				const char *const *parent_names, u8 num_parents,
				void __iomem *reg, int shift)
{
	struct clk_init_data init;
	struct rockchip_mmc_clock *mmc_clock;
	struct clk *clk;

	mmc_clock = kmalloc(sizeof(*mmc_clock), GFP_KERNEL);
	if (!mmc_clock)
		return NULL;

	init.name = name;
	init.num_parents = num_parents;
	init.parent_names = parent_names;
	init.ops = &rockchip_mmc_clk_ops;

	mmc_clock->hw.init = &init;
	mmc_clock->reg = reg;
	mmc_clock->shift = shift;

	clk = clk_register(NULL, &mmc_clock->hw);
	if (IS_ERR(clk))
		goto err_free;

	return clk;

err_free:
	kfree(mmc_clock);
	return NULL;
}
Commit	Line	Data
89bf26cb AS	1	/*
	2	* Copyright 2014 Google, Inc
	3	* Author: Alexandru M Stan <amstan@chromium.org>
	4	*
	5	* This program is free software; you can redistribute it and/or modify
	6	* it under the terms of the GNU General Public License as published by
	7	* the Free Software Foundation; either version 2 of the License, or
	8	* (at your option) any later version.
	9	*
	10	* This program is distributed in the hope that it will be useful,
	11	* but WITHOUT ANY WARRANTY; without even the implied warranty of
	12	* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
	13	* GNU General Public License for more details.
	14	*/
	15
	16	#include <linux/slab.h>
f684ff8b	17	#include <linux/clk.h>
89bf26cb	18	#include <linux/clk-provider.h>
7c494ad0 HS	19	#include <linux/io.h>
7c494ad0 HS	20	#include <linux/kernel.h>
89bf26cb AS	21	#include "clk.h"
	22
	23	struct rockchip_mmc_clock {
	24	struct clk_hw hw;
	25	void __iomem *reg;
	26	int id;
	27	int shift;
	28	};
	29
	30	#define to_mmc_clock(_hw) container_of(_hw, struct rockchip_mmc_clock, hw)
	31
	32	#define RK3288_MMC_CLKGEN_DIV 2
	33
	34	static unsigned long rockchip_mmc_recalc(struct clk_hw *hw,
	35	unsigned long parent_rate)
	36	{
	37	return parent_rate / RK3288_MMC_CLKGEN_DIV;
	38	}
	39
	40	#define ROCKCHIP_MMC_DELAY_SEL BIT(10)
	41	#define ROCKCHIP_MMC_DEGREE_MASK 0x3
	42	#define ROCKCHIP_MMC_DELAYNUM_OFFSET 2
	43	#define ROCKCHIP_MMC_DELAYNUM_MASK (0xff << ROCKCHIP_MMC_DELAYNUM_OFFSET)
	44
	45	#define PSECS_PER_SEC 1000000000000LL
	46
	47	/*
	48	* Each fine delay is between 40ps-80ps. Assume each fine delay is 60ps to
	49	* simplify calculations. So 45degs could be anywhere between 33deg and 66deg.
	50	*/
	51	#define ROCKCHIP_MMC_DELAY_ELEMENT_PSEC 60
	52
	53	static int rockchip_mmc_get_phase(struct clk_hw *hw)
	54	{
	55	struct rockchip_mmc_clock *mmc_clock = to_mmc_clock(hw);
	56	unsigned long rate = clk_get_rate(hw->clk);
	57	u32 raw_value;
	58	u16 degrees;
	59	u32 delay_num = 0;
	60
	61	raw_value = readl(mmc_clock->reg) >> (mmc_clock->shift);
	62
	63	degrees = (raw_value & ROCKCHIP_MMC_DEGREE_MASK) * 90;
	64
	65	if (raw_value & ROCKCHIP_MMC_DELAY_SEL) {
	66	/* degrees/delaynum * 10000 */
	67	unsigned long factor = (ROCKCHIP_MMC_DELAY_ELEMENT_PSEC / 10) *
	68	36 * (rate / 1000000);
	69
	70	delay_num = (raw_value & ROCKCHIP_MMC_DELAYNUM_MASK);
	71	delay_num >>= ROCKCHIP_MMC_DELAYNUM_OFFSET;
	72	degrees += delay_num * factor / 10000;
	73	}
	74
	75	return degrees % 360;
	76	}
	77
	78	static int rockchip_mmc_set_phase(struct clk_hw *hw, int degrees)
	79	{
	80	struct rockchip_mmc_clock *mmc_clock = to_mmc_clock(hw);
	81	unsigned long rate = clk_get_rate(hw->clk);
	82	u8 nineties, remainder;
	83	u8 delay_num;
	84	u32 raw_value;
85	u64 delay;
86
87	/* allow 22 to be 22.5 */
88	degrees++;
89	/* floor to 22.5 increment */
90	degrees -= ((degrees) * 10 % 225) / 10;
91
92	nineties = degrees / 90;
93	/* 22.5 multiples */
94	remainder = (degrees % 90) / 22;
95
96	delay = PSECS_PER_SEC;
97	do_div(delay, rate);
98	/* / 360 / 22.5 */
99	do_div(delay, 16);
100	do_div(delay, ROCKCHIP_MMC_DELAY_ELEMENT_PSEC);
101
102	delay *= remainder;
103	delay_num = (u8) min(delay, 255ULL);
104
105	raw_value = delay_num ? ROCKCHIP_MMC_DELAY_SEL : 0;
106	raw_value \|= delay_num << ROCKCHIP_MMC_DELAYNUM_OFFSET;
107	raw_value \|= nineties;
108	writel(HIWORD_UPDATE(raw_value, 0x07ff, mmc_clock->shift), mmc_clock->reg);
109
110	pr_debug("%s->set_phase(%d) delay_nums=%u reg[0x%p]=0x%03x actual_degrees=%d\n",
836ee0f7	111	clk_hw_get_name(hw), degrees, delay_num,
89bf26cb AS	112	mmc_clock->reg, raw_value>>(mmc_clock->shift),
	113	rockchip_mmc_get_phase(hw)
	114	);
	115
	116	return 0;
	117	}
	118
	119	static const struct clk_ops rockchip_mmc_clk_ops = {
	120	.recalc_rate = rockchip_mmc_recalc,
	121	.get_phase = rockchip_mmc_get_phase,
	122	.set_phase = rockchip_mmc_set_phase,
	123	};
	124
	125	struct clk rockchip_clk_register_mmc(const char name,
4a1caed3	126	const char const parent_names, u8 num_parents,
89bf26cb AS	127	void __iomem *reg, int shift)
	128	{
	129	struct clk_init_data init;
	130	struct rockchip_mmc_clock *mmc_clock;
	131	struct clk *clk;
	132
	133	mmc_clock = kmalloc(sizeof(*mmc_clock), GFP_KERNEL);
	134	if (!mmc_clock)
	135	return NULL;
	136
7c494ad0	137	init.name = name;
89bf26cb AS	138	init.num_parents = num_parents;
	139	init.parent_names = parent_names;
	140	init.ops = &rockchip_mmc_clk_ops;
	141
	142	mmc_clock->hw.init = &init;
	143	mmc_clock->reg = reg;
	144	mmc_clock->shift = shift;
	145
89bf26cb AS	146	clk = clk_register(NULL, &mmc_clock->hw);
	147	if (IS_ERR(clk))
	148	goto err_free;
	149
	150	return clk;
	151
	152	err_free:
	153	kfree(mmc_clock);
	154	return NULL;
	155	}