]>
Commit | Line | Data |
---|---|---|
7bf21bc8 BS |
1 | #define SIRFSOC_CLKC_CLK_EN0 0x0000 |
2 | #define SIRFSOC_CLKC_CLK_EN1 0x0004 | |
3 | #define SIRFSOC_CLKC_REF_CFG 0x0020 | |
4 | #define SIRFSOC_CLKC_CPU_CFG 0x0024 | |
5 | #define SIRFSOC_CLKC_MEM_CFG 0x0028 | |
6 | #define SIRFSOC_CLKC_MEMDIV_CFG 0x002C | |
7 | #define SIRFSOC_CLKC_SYS_CFG 0x0030 | |
8 | #define SIRFSOC_CLKC_IO_CFG 0x0034 | |
9 | #define SIRFSOC_CLKC_DSP_CFG 0x0038 | |
10 | #define SIRFSOC_CLKC_GFX_CFG 0x003c | |
11 | #define SIRFSOC_CLKC_MM_CFG 0x0040 | |
12 | #define SIRFSOC_CLKC_GFX2D_CFG 0x0040 | |
13 | #define SIRFSOC_CLKC_LCD_CFG 0x0044 | |
14 | #define SIRFSOC_CLKC_MMC01_CFG 0x0048 | |
15 | #define SIRFSOC_CLKC_MMC23_CFG 0x004C | |
16 | #define SIRFSOC_CLKC_MMC45_CFG 0x0050 | |
17 | #define SIRFSOC_CLKC_NAND_CFG 0x0054 | |
18 | #define SIRFSOC_CLKC_NANDDIV_CFG 0x0058 | |
19 | #define SIRFSOC_CLKC_PLL1_CFG0 0x0080 | |
20 | #define SIRFSOC_CLKC_PLL2_CFG0 0x0084 | |
21 | #define SIRFSOC_CLKC_PLL3_CFG0 0x0088 | |
22 | #define SIRFSOC_CLKC_PLL1_CFG1 0x008c | |
23 | #define SIRFSOC_CLKC_PLL2_CFG1 0x0090 | |
24 | #define SIRFSOC_CLKC_PLL3_CFG1 0x0094 | |
25 | #define SIRFSOC_CLKC_PLL1_CFG2 0x0098 | |
26 | #define SIRFSOC_CLKC_PLL2_CFG2 0x009c | |
27 | #define SIRFSOC_CLKC_PLL3_CFG2 0x00A0 | |
28 | #define SIRFSOC_USBPHY_PLL_CTRL 0x0008 | |
29 | #define SIRFSOC_USBPHY_PLL_POWERDOWN BIT(1) | |
30 | #define SIRFSOC_USBPHY_PLL_BYPASS BIT(2) | |
31 | #define SIRFSOC_USBPHY_PLL_LOCK BIT(3) |