]>
Commit | Line | Data |
---|---|---|
2cb5efef PDS |
1 | /* |
2 | * Copyright (c) 2012, 2013, NVIDIA CORPORATION. All rights reserved. | |
3 | * | |
4 | * This program is free software; you can redistribute it and/or modify it | |
5 | * under the terms and conditions of the GNU General Public License, | |
6 | * version 2, as published by the Free Software Foundation. | |
7 | * | |
8 | * This program is distributed in the hope it will be useful, but WITHOUT | |
9 | * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or | |
10 | * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for | |
11 | * more details. | |
12 | * | |
13 | * You should have received a copy of the GNU General Public License | |
14 | * along with this program. If not, see <http://www.gnu.org/licenses/>. | |
15 | */ | |
16 | ||
17 | #include <linux/io.h> | |
18 | #include <linux/clk.h> | |
19 | #include <linux/clk-provider.h> | |
20 | #include <linux/clkdev.h> | |
21 | #include <linux/of.h> | |
22 | #include <linux/of_address.h> | |
23 | #include <linux/delay.h> | |
25c9ded6 | 24 | #include <linux/export.h> |
2cb5efef | 25 | #include <linux/clk/tegra.h> |
c9e2d69a | 26 | #include <dt-bindings/clock/tegra114-car.h> |
2cb5efef PDS |
27 | |
28 | #include "clk.h" | |
29 | ||
30 | #define RST_DEVICES_L 0x004 | |
31 | #define RST_DEVICES_H 0x008 | |
32 | #define RST_DEVICES_U 0x00C | |
1c472d8e | 33 | #define RST_DFLL_DVCO 0x2F4 |
2cb5efef PDS |
34 | #define RST_DEVICES_V 0x358 |
35 | #define RST_DEVICES_W 0x35C | |
36 | #define RST_DEVICES_X 0x28C | |
37 | #define RST_DEVICES_SET_L 0x300 | |
38 | #define RST_DEVICES_CLR_L 0x304 | |
39 | #define RST_DEVICES_SET_H 0x308 | |
40 | #define RST_DEVICES_CLR_H 0x30c | |
41 | #define RST_DEVICES_SET_U 0x310 | |
42 | #define RST_DEVICES_CLR_U 0x314 | |
43 | #define RST_DEVICES_SET_V 0x430 | |
44 | #define RST_DEVICES_CLR_V 0x434 | |
45 | #define RST_DEVICES_SET_W 0x438 | |
46 | #define RST_DEVICES_CLR_W 0x43c | |
25c9ded6 PW |
47 | #define CPU_FINETRIM_SELECT 0x4d4 /* override default prop dlys */ |
48 | #define CPU_FINETRIM_DR 0x4d8 /* rise->rise prop dly A */ | |
49 | #define CPU_FINETRIM_R 0x4e4 /* rise->rise prop dly inc A */ | |
2cb5efef PDS |
50 | #define RST_DEVICES_NUM 5 |
51 | ||
1c472d8e PW |
52 | /* RST_DFLL_DVCO bitfields */ |
53 | #define DVFS_DFLL_RESET_SHIFT 0 | |
54 | ||
25c9ded6 PW |
55 | /* CPU_FINETRIM_SELECT and CPU_FINETRIM_DR bitfields */ |
56 | #define CPU_FINETRIM_1_FCPU_1 BIT(0) /* fcpu0 */ | |
57 | #define CPU_FINETRIM_1_FCPU_2 BIT(1) /* fcpu1 */ | |
58 | #define CPU_FINETRIM_1_FCPU_3 BIT(2) /* fcpu2 */ | |
59 | #define CPU_FINETRIM_1_FCPU_4 BIT(3) /* fcpu3 */ | |
60 | #define CPU_FINETRIM_1_FCPU_5 BIT(4) /* fl2 */ | |
61 | #define CPU_FINETRIM_1_FCPU_6 BIT(5) /* ftop */ | |
62 | ||
63 | /* CPU_FINETRIM_R bitfields */ | |
64 | #define CPU_FINETRIM_R_FCPU_1_SHIFT 0 /* fcpu0 */ | |
65 | #define CPU_FINETRIM_R_FCPU_1_MASK (0x3 << CPU_FINETRIM_R_FCPU_1_SHIFT) | |
66 | #define CPU_FINETRIM_R_FCPU_2_SHIFT 2 /* fcpu1 */ | |
67 | #define CPU_FINETRIM_R_FCPU_2_MASK (0x3 << CPU_FINETRIM_R_FCPU_2_SHIFT) | |
68 | #define CPU_FINETRIM_R_FCPU_3_SHIFT 4 /* fcpu2 */ | |
69 | #define CPU_FINETRIM_R_FCPU_3_MASK (0x3 << CPU_FINETRIM_R_FCPU_3_SHIFT) | |
70 | #define CPU_FINETRIM_R_FCPU_4_SHIFT 6 /* fcpu3 */ | |
71 | #define CPU_FINETRIM_R_FCPU_4_MASK (0x3 << CPU_FINETRIM_R_FCPU_4_SHIFT) | |
72 | #define CPU_FINETRIM_R_FCPU_5_SHIFT 8 /* fl2 */ | |
73 | #define CPU_FINETRIM_R_FCPU_5_MASK (0x3 << CPU_FINETRIM_R_FCPU_5_SHIFT) | |
74 | #define CPU_FINETRIM_R_FCPU_6_SHIFT 10 /* ftop */ | |
75 | #define CPU_FINETRIM_R_FCPU_6_MASK (0x3 << CPU_FINETRIM_R_FCPU_6_SHIFT) | |
76 | ||
2cb5efef PDS |
77 | #define CLK_OUT_ENB_L 0x010 |
78 | #define CLK_OUT_ENB_H 0x014 | |
79 | #define CLK_OUT_ENB_U 0x018 | |
80 | #define CLK_OUT_ENB_V 0x360 | |
81 | #define CLK_OUT_ENB_W 0x364 | |
82 | #define CLK_OUT_ENB_X 0x280 | |
83 | #define CLK_OUT_ENB_SET_L 0x320 | |
84 | #define CLK_OUT_ENB_CLR_L 0x324 | |
85 | #define CLK_OUT_ENB_SET_H 0x328 | |
86 | #define CLK_OUT_ENB_CLR_H 0x32c | |
87 | #define CLK_OUT_ENB_SET_U 0x330 | |
88 | #define CLK_OUT_ENB_CLR_U 0x334 | |
89 | #define CLK_OUT_ENB_SET_V 0x440 | |
90 | #define CLK_OUT_ENB_CLR_V 0x444 | |
91 | #define CLK_OUT_ENB_SET_W 0x448 | |
92 | #define CLK_OUT_ENB_CLR_W 0x44c | |
93 | #define CLK_OUT_ENB_SET_X 0x284 | |
94 | #define CLK_OUT_ENB_CLR_X 0x288 | |
95 | #define CLK_OUT_ENB_NUM 6 | |
96 | ||
97 | #define PLLC_BASE 0x80 | |
98 | #define PLLC_MISC2 0x88 | |
99 | #define PLLC_MISC 0x8c | |
100 | #define PLLC2_BASE 0x4e8 | |
101 | #define PLLC2_MISC 0x4ec | |
102 | #define PLLC3_BASE 0x4fc | |
103 | #define PLLC3_MISC 0x500 | |
104 | #define PLLM_BASE 0x90 | |
105 | #define PLLM_MISC 0x9c | |
106 | #define PLLP_BASE 0xa0 | |
107 | #define PLLP_MISC 0xac | |
108 | #define PLLX_BASE 0xe0 | |
109 | #define PLLX_MISC 0xe4 | |
110 | #define PLLX_MISC2 0x514 | |
111 | #define PLLX_MISC3 0x518 | |
112 | #define PLLD_BASE 0xd0 | |
113 | #define PLLD_MISC 0xdc | |
114 | #define PLLD2_BASE 0x4b8 | |
115 | #define PLLD2_MISC 0x4bc | |
116 | #define PLLE_BASE 0xe8 | |
117 | #define PLLE_MISC 0xec | |
118 | #define PLLA_BASE 0xb0 | |
119 | #define PLLA_MISC 0xbc | |
120 | #define PLLU_BASE 0xc0 | |
121 | #define PLLU_MISC 0xcc | |
122 | #define PLLRE_BASE 0x4c4 | |
123 | #define PLLRE_MISC 0x4c8 | |
124 | ||
125 | #define PLL_MISC_LOCK_ENABLE 18 | |
126 | #define PLLC_MISC_LOCK_ENABLE 24 | |
127 | #define PLLDU_MISC_LOCK_ENABLE 22 | |
128 | #define PLLE_MISC_LOCK_ENABLE 9 | |
129 | #define PLLRE_MISC_LOCK_ENABLE 30 | |
130 | ||
131 | #define PLLC_IDDQ_BIT 26 | |
132 | #define PLLX_IDDQ_BIT 3 | |
133 | #define PLLRE_IDDQ_BIT 16 | |
134 | ||
135 | #define PLL_BASE_LOCK BIT(27) | |
136 | #define PLLE_MISC_LOCK BIT(11) | |
137 | #define PLLRE_MISC_LOCK BIT(24) | |
138 | #define PLLCX_BASE_LOCK (BIT(26)|BIT(27)) | |
139 | ||
140 | #define PLLE_AUX 0x48c | |
141 | #define PLLC_OUT 0x84 | |
142 | #define PLLM_OUT 0x94 | |
143 | #define PLLP_OUTA 0xa4 | |
144 | #define PLLP_OUTB 0xa8 | |
145 | #define PLLA_OUT 0xb4 | |
146 | ||
147 | #define AUDIO_SYNC_CLK_I2S0 0x4a0 | |
148 | #define AUDIO_SYNC_CLK_I2S1 0x4a4 | |
149 | #define AUDIO_SYNC_CLK_I2S2 0x4a8 | |
150 | #define AUDIO_SYNC_CLK_I2S3 0x4ac | |
151 | #define AUDIO_SYNC_CLK_I2S4 0x4b0 | |
152 | #define AUDIO_SYNC_CLK_SPDIF 0x4b4 | |
153 | ||
154 | #define AUDIO_SYNC_DOUBLER 0x49c | |
155 | ||
156 | #define PMC_CLK_OUT_CNTRL 0x1a8 | |
157 | #define PMC_DPD_PADS_ORIDE 0x1c | |
158 | #define PMC_DPD_PADS_ORIDE_BLINK_ENB 20 | |
159 | #define PMC_CTRL 0 | |
160 | #define PMC_CTRL_BLINK_ENB 7 | |
9139227d | 161 | #define PMC_BLINK_TIMER 0x40 |
2cb5efef PDS |
162 | |
163 | #define OSC_CTRL 0x50 | |
164 | #define OSC_CTRL_OSC_FREQ_SHIFT 28 | |
165 | #define OSC_CTRL_PLL_REF_DIV_SHIFT 26 | |
166 | ||
167 | #define PLLXC_SW_MAX_P 6 | |
168 | ||
169 | #define CCLKG_BURST_POLICY 0x368 | |
170 | #define CCLKLP_BURST_POLICY 0x370 | |
171 | #define SCLK_BURST_POLICY 0x028 | |
172 | #define SYSTEM_CLK_RATE 0x030 | |
173 | ||
174 | #define UTMIP_PLL_CFG2 0x488 | |
175 | #define UTMIP_PLL_CFG2_STABLE_COUNT(x) (((x) & 0xffff) << 6) | |
176 | #define UTMIP_PLL_CFG2_ACTIVE_DLY_COUNT(x) (((x) & 0x3f) << 18) | |
177 | #define UTMIP_PLL_CFG2_FORCE_PD_SAMP_A_POWERDOWN BIT(0) | |
178 | #define UTMIP_PLL_CFG2_FORCE_PD_SAMP_B_POWERDOWN BIT(2) | |
179 | #define UTMIP_PLL_CFG2_FORCE_PD_SAMP_C_POWERDOWN BIT(4) | |
180 | ||
181 | #define UTMIP_PLL_CFG1 0x484 | |
182 | #define UTMIP_PLL_CFG1_ENABLE_DLY_COUNT(x) (((x) & 0x1f) << 6) | |
183 | #define UTMIP_PLL_CFG1_XTAL_FREQ_COUNT(x) (((x) & 0xfff) << 0) | |
184 | #define UTMIP_PLL_CFG1_FORCE_PLLU_POWERUP BIT(17) | |
185 | #define UTMIP_PLL_CFG1_FORCE_PLLU_POWERDOWN BIT(16) | |
186 | #define UTMIP_PLL_CFG1_FORCE_PLL_ENABLE_POWERUP BIT(15) | |
187 | #define UTMIP_PLL_CFG1_FORCE_PLL_ENABLE_POWERDOWN BIT(14) | |
188 | #define UTMIP_PLL_CFG1_FORCE_PLL_ACTIVE_POWERDOWN BIT(12) | |
189 | ||
190 | #define UTMIPLL_HW_PWRDN_CFG0 0x52c | |
191 | #define UTMIPLL_HW_PWRDN_CFG0_SEQ_START_STATE BIT(25) | |
192 | #define UTMIPLL_HW_PWRDN_CFG0_SEQ_ENABLE BIT(24) | |
193 | #define UTMIPLL_HW_PWRDN_CFG0_USE_LOCKDET BIT(6) | |
194 | #define UTMIPLL_HW_PWRDN_CFG0_SEQ_RESET_INPUT_VALUE BIT(5) | |
195 | #define UTMIPLL_HW_PWRDN_CFG0_SEQ_IN_SWCTL BIT(4) | |
196 | #define UTMIPLL_HW_PWRDN_CFG0_CLK_ENABLE_SWCTL BIT(2) | |
197 | #define UTMIPLL_HW_PWRDN_CFG0_IDDQ_OVERRIDE BIT(1) | |
198 | #define UTMIPLL_HW_PWRDN_CFG0_IDDQ_SWCTL BIT(0) | |
199 | ||
200 | #define CLK_SOURCE_I2S0 0x1d8 | |
201 | #define CLK_SOURCE_I2S1 0x100 | |
202 | #define CLK_SOURCE_I2S2 0x104 | |
203 | #define CLK_SOURCE_NDFLASH 0x160 | |
204 | #define CLK_SOURCE_I2S3 0x3bc | |
205 | #define CLK_SOURCE_I2S4 0x3c0 | |
206 | #define CLK_SOURCE_SPDIF_OUT 0x108 | |
207 | #define CLK_SOURCE_SPDIF_IN 0x10c | |
208 | #define CLK_SOURCE_PWM 0x110 | |
209 | #define CLK_SOURCE_ADX 0x638 | |
210 | #define CLK_SOURCE_AMX 0x63c | |
211 | #define CLK_SOURCE_HDA 0x428 | |
212 | #define CLK_SOURCE_HDA2CODEC_2X 0x3e4 | |
213 | #define CLK_SOURCE_SBC1 0x134 | |
214 | #define CLK_SOURCE_SBC2 0x118 | |
215 | #define CLK_SOURCE_SBC3 0x11c | |
216 | #define CLK_SOURCE_SBC4 0x1b4 | |
217 | #define CLK_SOURCE_SBC5 0x3c8 | |
218 | #define CLK_SOURCE_SBC6 0x3cc | |
219 | #define CLK_SOURCE_SATA_OOB 0x420 | |
220 | #define CLK_SOURCE_SATA 0x424 | |
221 | #define CLK_SOURCE_NDSPEED 0x3f8 | |
222 | #define CLK_SOURCE_VFIR 0x168 | |
223 | #define CLK_SOURCE_SDMMC1 0x150 | |
224 | #define CLK_SOURCE_SDMMC2 0x154 | |
225 | #define CLK_SOURCE_SDMMC3 0x1bc | |
226 | #define CLK_SOURCE_SDMMC4 0x164 | |
227 | #define CLK_SOURCE_VDE 0x1c8 | |
228 | #define CLK_SOURCE_CSITE 0x1d4 | |
229 | #define CLK_SOURCE_LA 0x1f8 | |
230 | #define CLK_SOURCE_TRACE 0x634 | |
231 | #define CLK_SOURCE_OWR 0x1cc | |
232 | #define CLK_SOURCE_NOR 0x1d0 | |
233 | #define CLK_SOURCE_MIPI 0x174 | |
234 | #define CLK_SOURCE_I2C1 0x124 | |
235 | #define CLK_SOURCE_I2C2 0x198 | |
236 | #define CLK_SOURCE_I2C3 0x1b8 | |
237 | #define CLK_SOURCE_I2C4 0x3c4 | |
238 | #define CLK_SOURCE_I2C5 0x128 | |
239 | #define CLK_SOURCE_UARTA 0x178 | |
240 | #define CLK_SOURCE_UARTB 0x17c | |
241 | #define CLK_SOURCE_UARTC 0x1a0 | |
242 | #define CLK_SOURCE_UARTD 0x1c0 | |
243 | #define CLK_SOURCE_UARTE 0x1c4 | |
244 | #define CLK_SOURCE_UARTA_DBG 0x178 | |
245 | #define CLK_SOURCE_UARTB_DBG 0x17c | |
246 | #define CLK_SOURCE_UARTC_DBG 0x1a0 | |
247 | #define CLK_SOURCE_UARTD_DBG 0x1c0 | |
248 | #define CLK_SOURCE_UARTE_DBG 0x1c4 | |
249 | #define CLK_SOURCE_3D 0x158 | |
250 | #define CLK_SOURCE_2D 0x15c | |
251 | #define CLK_SOURCE_VI_SENSOR 0x1a8 | |
252 | #define CLK_SOURCE_VI 0x148 | |
253 | #define CLK_SOURCE_EPP 0x16c | |
254 | #define CLK_SOURCE_MSENC 0x1f0 | |
255 | #define CLK_SOURCE_TSEC 0x1f4 | |
256 | #define CLK_SOURCE_HOST1X 0x180 | |
257 | #define CLK_SOURCE_HDMI 0x18c | |
258 | #define CLK_SOURCE_DISP1 0x138 | |
259 | #define CLK_SOURCE_DISP2 0x13c | |
260 | #define CLK_SOURCE_CILAB 0x614 | |
261 | #define CLK_SOURCE_CILCD 0x618 | |
262 | #define CLK_SOURCE_CILE 0x61c | |
263 | #define CLK_SOURCE_DSIALP 0x620 | |
264 | #define CLK_SOURCE_DSIBLP 0x624 | |
265 | #define CLK_SOURCE_TSENSOR 0x3b8 | |
266 | #define CLK_SOURCE_D_AUDIO 0x3d0 | |
267 | #define CLK_SOURCE_DAM0 0x3d8 | |
268 | #define CLK_SOURCE_DAM1 0x3dc | |
269 | #define CLK_SOURCE_DAM2 0x3e0 | |
270 | #define CLK_SOURCE_ACTMON 0x3e8 | |
271 | #define CLK_SOURCE_EXTERN1 0x3ec | |
272 | #define CLK_SOURCE_EXTERN2 0x3f0 | |
273 | #define CLK_SOURCE_EXTERN3 0x3f4 | |
274 | #define CLK_SOURCE_I2CSLOW 0x3fc | |
275 | #define CLK_SOURCE_SE 0x42c | |
276 | #define CLK_SOURCE_MSELECT 0x3b4 | |
9e60121f PW |
277 | #define CLK_SOURCE_DFLL_REF 0x62c |
278 | #define CLK_SOURCE_DFLL_SOC 0x630 | |
2cb5efef PDS |
279 | #define CLK_SOURCE_SOC_THERM 0x644 |
280 | #define CLK_SOURCE_XUSB_HOST_SRC 0x600 | |
281 | #define CLK_SOURCE_XUSB_FALCON_SRC 0x604 | |
282 | #define CLK_SOURCE_XUSB_FS_SRC 0x608 | |
283 | #define CLK_SOURCE_XUSB_SS_SRC 0x610 | |
284 | #define CLK_SOURCE_XUSB_DEV_SRC 0x60c | |
285 | #define CLK_SOURCE_EMC 0x19c | |
286 | ||
d53442e9 PDS |
287 | /* PLLM override registers */ |
288 | #define PMC_PLLM_WB0_OVERRIDE 0x1dc | |
289 | #define PMC_PLLM_WB0_OVERRIDE_2 0x2b0 | |
290 | ||
31972fd9 JL |
291 | /* Tegra CPU clock and reset control regs */ |
292 | #define CLK_RST_CONTROLLER_CPU_CMPLX_STATUS 0x470 | |
293 | ||
ad7d1140 JL |
294 | #ifdef CONFIG_PM_SLEEP |
295 | static struct cpu_clk_suspend_context { | |
296 | u32 clk_csite_src; | |
0017f447 JL |
297 | u32 cclkg_burst; |
298 | u32 cclkg_divider; | |
ad7d1140 JL |
299 | } tegra114_cpu_clk_sctx; |
300 | #endif | |
301 | ||
2cb5efef PDS |
302 | static int periph_clk_enb_refcnt[CLK_OUT_ENB_NUM * 32]; |
303 | ||
304 | static void __iomem *clk_base; | |
305 | static void __iomem *pmc_base; | |
306 | ||
307 | static DEFINE_SPINLOCK(pll_d_lock); | |
308 | static DEFINE_SPINLOCK(pll_d2_lock); | |
309 | static DEFINE_SPINLOCK(pll_u_lock); | |
310 | static DEFINE_SPINLOCK(pll_div_lock); | |
311 | static DEFINE_SPINLOCK(pll_re_lock); | |
312 | static DEFINE_SPINLOCK(clk_doubler_lock); | |
313 | static DEFINE_SPINLOCK(clk_out_lock); | |
314 | static DEFINE_SPINLOCK(sysrate_lock); | |
315 | ||
fd428ad8 PDS |
316 | static struct div_nmp pllxc_nmp = { |
317 | .divm_shift = 0, | |
318 | .divm_width = 8, | |
319 | .divn_shift = 8, | |
320 | .divn_width = 8, | |
321 | .divp_shift = 20, | |
322 | .divp_width = 4, | |
323 | }; | |
324 | ||
2cb5efef PDS |
325 | static struct pdiv_map pllxc_p[] = { |
326 | { .pdiv = 1, .hw_val = 0 }, | |
327 | { .pdiv = 2, .hw_val = 1 }, | |
328 | { .pdiv = 3, .hw_val = 2 }, | |
329 | { .pdiv = 4, .hw_val = 3 }, | |
330 | { .pdiv = 5, .hw_val = 4 }, | |
331 | { .pdiv = 6, .hw_val = 5 }, | |
332 | { .pdiv = 8, .hw_val = 6 }, | |
333 | { .pdiv = 10, .hw_val = 7 }, | |
334 | { .pdiv = 12, .hw_val = 8 }, | |
335 | { .pdiv = 16, .hw_val = 9 }, | |
336 | { .pdiv = 12, .hw_val = 10 }, | |
337 | { .pdiv = 16, .hw_val = 11 }, | |
338 | { .pdiv = 20, .hw_val = 12 }, | |
339 | { .pdiv = 24, .hw_val = 13 }, | |
340 | { .pdiv = 32, .hw_val = 14 }, | |
341 | { .pdiv = 0, .hw_val = 0 }, | |
342 | }; | |
343 | ||
344 | static struct tegra_clk_pll_freq_table pll_c_freq_table[] = { | |
345 | { 12000000, 624000000, 104, 0, 2}, | |
346 | { 12000000, 600000000, 100, 0, 2}, | |
347 | { 13000000, 600000000, 92, 0, 2}, /* actual: 598.0 MHz */ | |
348 | { 16800000, 600000000, 71, 0, 2}, /* actual: 596.4 MHz */ | |
349 | { 19200000, 600000000, 62, 0, 2}, /* actual: 595.2 MHz */ | |
350 | { 26000000, 600000000, 92, 1, 2}, /* actual: 598.0 MHz */ | |
351 | { 0, 0, 0, 0, 0, 0 }, | |
352 | }; | |
353 | ||
354 | static struct tegra_clk_pll_params pll_c_params = { | |
355 | .input_min = 12000000, | |
356 | .input_max = 800000000, | |
357 | .cf_min = 12000000, | |
358 | .cf_max = 19200000, /* s/w policy, h/w capability 50 MHz */ | |
359 | .vco_min = 600000000, | |
360 | .vco_max = 1400000000, | |
361 | .base_reg = PLLC_BASE, | |
362 | .misc_reg = PLLC_MISC, | |
363 | .lock_mask = PLL_BASE_LOCK, | |
364 | .lock_enable_bit_idx = PLLC_MISC_LOCK_ENABLE, | |
365 | .lock_delay = 300, | |
366 | .iddq_reg = PLLC_MISC, | |
367 | .iddq_bit_idx = PLLC_IDDQ_BIT, | |
368 | .max_p = PLLXC_SW_MAX_P, | |
369 | .dyn_ramp_reg = PLLC_MISC2, | |
370 | .stepa_shift = 17, | |
371 | .stepb_shift = 9, | |
372 | .pdiv_tohw = pllxc_p, | |
fd428ad8 PDS |
373 | .div_nmp = &pllxc_nmp, |
374 | }; | |
375 | ||
376 | static struct div_nmp pllcx_nmp = { | |
377 | .divm_shift = 0, | |
378 | .divm_width = 2, | |
379 | .divn_shift = 8, | |
380 | .divn_width = 8, | |
381 | .divp_shift = 20, | |
382 | .divp_width = 3, | |
2cb5efef PDS |
383 | }; |
384 | ||
385 | static struct pdiv_map pllc_p[] = { | |
386 | { .pdiv = 1, .hw_val = 0 }, | |
387 | { .pdiv = 2, .hw_val = 1 }, | |
388 | { .pdiv = 4, .hw_val = 3 }, | |
389 | { .pdiv = 8, .hw_val = 5 }, | |
390 | { .pdiv = 16, .hw_val = 7 }, | |
391 | { .pdiv = 0, .hw_val = 0 }, | |
392 | }; | |
393 | ||
394 | static struct tegra_clk_pll_freq_table pll_cx_freq_table[] = { | |
395 | {12000000, 600000000, 100, 0, 2}, | |
396 | {13000000, 600000000, 92, 0, 2}, /* actual: 598.0 MHz */ | |
397 | {16800000, 600000000, 71, 0, 2}, /* actual: 596.4 MHz */ | |
398 | {19200000, 600000000, 62, 0, 2}, /* actual: 595.2 MHz */ | |
399 | {26000000, 600000000, 92, 1, 2}, /* actual: 598.0 MHz */ | |
400 | {0, 0, 0, 0, 0, 0}, | |
401 | }; | |
402 | ||
403 | static struct tegra_clk_pll_params pll_c2_params = { | |
404 | .input_min = 12000000, | |
405 | .input_max = 48000000, | |
406 | .cf_min = 12000000, | |
407 | .cf_max = 19200000, | |
408 | .vco_min = 600000000, | |
409 | .vco_max = 1200000000, | |
410 | .base_reg = PLLC2_BASE, | |
411 | .misc_reg = PLLC2_MISC, | |
412 | .lock_mask = PLL_BASE_LOCK, | |
413 | .lock_enable_bit_idx = PLL_MISC_LOCK_ENABLE, | |
414 | .lock_delay = 300, | |
415 | .pdiv_tohw = pllc_p, | |
fd428ad8 PDS |
416 | .div_nmp = &pllcx_nmp, |
417 | .max_p = 7, | |
2cb5efef PDS |
418 | .ext_misc_reg[0] = 0x4f0, |
419 | .ext_misc_reg[1] = 0x4f4, | |
420 | .ext_misc_reg[2] = 0x4f8, | |
421 | }; | |
422 | ||
423 | static struct tegra_clk_pll_params pll_c3_params = { | |
424 | .input_min = 12000000, | |
425 | .input_max = 48000000, | |
426 | .cf_min = 12000000, | |
427 | .cf_max = 19200000, | |
428 | .vco_min = 600000000, | |
429 | .vco_max = 1200000000, | |
430 | .base_reg = PLLC3_BASE, | |
431 | .misc_reg = PLLC3_MISC, | |
432 | .lock_mask = PLL_BASE_LOCK, | |
433 | .lock_enable_bit_idx = PLL_MISC_LOCK_ENABLE, | |
434 | .lock_delay = 300, | |
435 | .pdiv_tohw = pllc_p, | |
fd428ad8 PDS |
436 | .div_nmp = &pllcx_nmp, |
437 | .max_p = 7, | |
2cb5efef PDS |
438 | .ext_misc_reg[0] = 0x504, |
439 | .ext_misc_reg[1] = 0x508, | |
440 | .ext_misc_reg[2] = 0x50c, | |
441 | }; | |
442 | ||
fd428ad8 PDS |
443 | static struct div_nmp pllm_nmp = { |
444 | .divm_shift = 0, | |
445 | .divm_width = 8, | |
d53442e9 | 446 | .override_divm_shift = 0, |
fd428ad8 PDS |
447 | .divn_shift = 8, |
448 | .divn_width = 8, | |
d53442e9 | 449 | .override_divn_shift = 8, |
fd428ad8 PDS |
450 | .divp_shift = 20, |
451 | .divp_width = 1, | |
d53442e9 | 452 | .override_divp_shift = 27, |
fd428ad8 PDS |
453 | }; |
454 | ||
2cb5efef PDS |
455 | static struct pdiv_map pllm_p[] = { |
456 | { .pdiv = 1, .hw_val = 0 }, | |
457 | { .pdiv = 2, .hw_val = 1 }, | |
458 | { .pdiv = 0, .hw_val = 0 }, | |
459 | }; | |
460 | ||
461 | static struct tegra_clk_pll_freq_table pll_m_freq_table[] = { | |
462 | {12000000, 800000000, 66, 0, 1}, /* actual: 792.0 MHz */ | |
463 | {13000000, 800000000, 61, 0, 1}, /* actual: 793.0 MHz */ | |
464 | {16800000, 800000000, 47, 0, 1}, /* actual: 789.6 MHz */ | |
465 | {19200000, 800000000, 41, 0, 1}, /* actual: 787.2 MHz */ | |
466 | {26000000, 800000000, 61, 1, 1}, /* actual: 793.0 MHz */ | |
467 | {0, 0, 0, 0, 0, 0}, | |
468 | }; | |
469 | ||
470 | static struct tegra_clk_pll_params pll_m_params = { | |
471 | .input_min = 12000000, | |
472 | .input_max = 500000000, | |
473 | .cf_min = 12000000, | |
474 | .cf_max = 19200000, /* s/w policy, h/w capability 50 MHz */ | |
475 | .vco_min = 400000000, | |
476 | .vco_max = 1066000000, | |
477 | .base_reg = PLLM_BASE, | |
478 | .misc_reg = PLLM_MISC, | |
479 | .lock_mask = PLL_BASE_LOCK, | |
480 | .lock_enable_bit_idx = PLL_MISC_LOCK_ENABLE, | |
481 | .lock_delay = 300, | |
482 | .max_p = 2, | |
483 | .pdiv_tohw = pllm_p, | |
fd428ad8 | 484 | .div_nmp = &pllm_nmp, |
d53442e9 PDS |
485 | .pmc_divnm_reg = PMC_PLLM_WB0_OVERRIDE, |
486 | .pmc_divp_reg = PMC_PLLM_WB0_OVERRIDE_2, | |
fd428ad8 PDS |
487 | }; |
488 | ||
489 | static struct div_nmp pllp_nmp = { | |
490 | .divm_shift = 0, | |
491 | .divm_width = 5, | |
492 | .divn_shift = 8, | |
493 | .divn_width = 10, | |
494 | .divp_shift = 20, | |
495 | .divp_width = 3, | |
2cb5efef PDS |
496 | }; |
497 | ||
498 | static struct tegra_clk_pll_freq_table pll_p_freq_table[] = { | |
499 | {12000000, 216000000, 432, 12, 1, 8}, | |
500 | {13000000, 216000000, 432, 13, 1, 8}, | |
501 | {16800000, 216000000, 360, 14, 1, 8}, | |
502 | {19200000, 216000000, 360, 16, 1, 8}, | |
503 | {26000000, 216000000, 432, 26, 1, 8}, | |
504 | {0, 0, 0, 0, 0, 0}, | |
505 | }; | |
506 | ||
507 | static struct tegra_clk_pll_params pll_p_params = { | |
508 | .input_min = 2000000, | |
509 | .input_max = 31000000, | |
510 | .cf_min = 1000000, | |
511 | .cf_max = 6000000, | |
512 | .vco_min = 200000000, | |
513 | .vco_max = 700000000, | |
514 | .base_reg = PLLP_BASE, | |
515 | .misc_reg = PLLP_MISC, | |
516 | .lock_mask = PLL_BASE_LOCK, | |
517 | .lock_enable_bit_idx = PLL_MISC_LOCK_ENABLE, | |
518 | .lock_delay = 300, | |
fd428ad8 | 519 | .div_nmp = &pllp_nmp, |
2cb5efef PDS |
520 | }; |
521 | ||
522 | static struct tegra_clk_pll_freq_table pll_a_freq_table[] = { | |
523 | {9600000, 282240000, 147, 5, 0, 4}, | |
524 | {9600000, 368640000, 192, 5, 0, 4}, | |
525 | {9600000, 240000000, 200, 8, 0, 8}, | |
526 | ||
527 | {28800000, 282240000, 245, 25, 0, 8}, | |
528 | {28800000, 368640000, 320, 25, 0, 8}, | |
529 | {28800000, 240000000, 200, 24, 0, 8}, | |
530 | {0, 0, 0, 0, 0, 0}, | |
531 | }; | |
532 | ||
533 | ||
534 | static struct tegra_clk_pll_params pll_a_params = { | |
535 | .input_min = 2000000, | |
536 | .input_max = 31000000, | |
537 | .cf_min = 1000000, | |
538 | .cf_max = 6000000, | |
539 | .vco_min = 200000000, | |
540 | .vco_max = 700000000, | |
541 | .base_reg = PLLA_BASE, | |
542 | .misc_reg = PLLA_MISC, | |
543 | .lock_mask = PLL_BASE_LOCK, | |
544 | .lock_enable_bit_idx = PLL_MISC_LOCK_ENABLE, | |
545 | .lock_delay = 300, | |
fd428ad8 | 546 | .div_nmp = &pllp_nmp, |
2cb5efef PDS |
547 | }; |
548 | ||
549 | static struct tegra_clk_pll_freq_table pll_d_freq_table[] = { | |
550 | {12000000, 216000000, 864, 12, 2, 12}, | |
551 | {13000000, 216000000, 864, 13, 2, 12}, | |
552 | {16800000, 216000000, 720, 14, 2, 12}, | |
553 | {19200000, 216000000, 720, 16, 2, 12}, | |
554 | {26000000, 216000000, 864, 26, 2, 12}, | |
555 | ||
556 | {12000000, 594000000, 594, 12, 0, 12}, | |
557 | {13000000, 594000000, 594, 13, 0, 12}, | |
558 | {16800000, 594000000, 495, 14, 0, 12}, | |
559 | {19200000, 594000000, 495, 16, 0, 12}, | |
560 | {26000000, 594000000, 594, 26, 0, 12}, | |
561 | ||
562 | {12000000, 1000000000, 1000, 12, 0, 12}, | |
563 | {13000000, 1000000000, 1000, 13, 0, 12}, | |
564 | {19200000, 1000000000, 625, 12, 0, 12}, | |
565 | {26000000, 1000000000, 1000, 26, 0, 12}, | |
566 | ||
567 | {0, 0, 0, 0, 0, 0}, | |
568 | }; | |
569 | ||
570 | static struct tegra_clk_pll_params pll_d_params = { | |
571 | .input_min = 2000000, | |
572 | .input_max = 40000000, | |
573 | .cf_min = 1000000, | |
574 | .cf_max = 6000000, | |
575 | .vco_min = 500000000, | |
576 | .vco_max = 1000000000, | |
577 | .base_reg = PLLD_BASE, | |
578 | .misc_reg = PLLD_MISC, | |
579 | .lock_mask = PLL_BASE_LOCK, | |
580 | .lock_enable_bit_idx = PLLDU_MISC_LOCK_ENABLE, | |
581 | .lock_delay = 1000, | |
fd428ad8 | 582 | .div_nmp = &pllp_nmp, |
2cb5efef PDS |
583 | }; |
584 | ||
585 | static struct tegra_clk_pll_params pll_d2_params = { | |
586 | .input_min = 2000000, | |
587 | .input_max = 40000000, | |
588 | .cf_min = 1000000, | |
589 | .cf_max = 6000000, | |
590 | .vco_min = 500000000, | |
591 | .vco_max = 1000000000, | |
592 | .base_reg = PLLD2_BASE, | |
593 | .misc_reg = PLLD2_MISC, | |
594 | .lock_mask = PLL_BASE_LOCK, | |
595 | .lock_enable_bit_idx = PLLDU_MISC_LOCK_ENABLE, | |
596 | .lock_delay = 1000, | |
fd428ad8 | 597 | .div_nmp = &pllp_nmp, |
2cb5efef PDS |
598 | }; |
599 | ||
600 | static struct pdiv_map pllu_p[] = { | |
601 | { .pdiv = 1, .hw_val = 1 }, | |
602 | { .pdiv = 2, .hw_val = 0 }, | |
603 | { .pdiv = 0, .hw_val = 0 }, | |
604 | }; | |
605 | ||
fd428ad8 PDS |
606 | static struct div_nmp pllu_nmp = { |
607 | .divm_shift = 0, | |
608 | .divm_width = 5, | |
609 | .divn_shift = 8, | |
610 | .divn_width = 10, | |
611 | .divp_shift = 20, | |
612 | .divp_width = 1, | |
613 | }; | |
614 | ||
2cb5efef PDS |
615 | static struct tegra_clk_pll_freq_table pll_u_freq_table[] = { |
616 | {12000000, 480000000, 960, 12, 0, 12}, | |
617 | {13000000, 480000000, 960, 13, 0, 12}, | |
618 | {16800000, 480000000, 400, 7, 0, 5}, | |
619 | {19200000, 480000000, 200, 4, 0, 3}, | |
620 | {26000000, 480000000, 960, 26, 0, 12}, | |
621 | {0, 0, 0, 0, 0, 0}, | |
622 | }; | |
623 | ||
624 | static struct tegra_clk_pll_params pll_u_params = { | |
625 | .input_min = 2000000, | |
626 | .input_max = 40000000, | |
627 | .cf_min = 1000000, | |
628 | .cf_max = 6000000, | |
629 | .vco_min = 480000000, | |
630 | .vco_max = 960000000, | |
631 | .base_reg = PLLU_BASE, | |
632 | .misc_reg = PLLU_MISC, | |
633 | .lock_mask = PLL_BASE_LOCK, | |
634 | .lock_enable_bit_idx = PLLDU_MISC_LOCK_ENABLE, | |
635 | .lock_delay = 1000, | |
636 | .pdiv_tohw = pllu_p, | |
fd428ad8 | 637 | .div_nmp = &pllu_nmp, |
2cb5efef PDS |
638 | }; |
639 | ||
640 | static struct tegra_clk_pll_freq_table pll_x_freq_table[] = { | |
641 | /* 1 GHz */ | |
642 | {12000000, 1000000000, 83, 0, 1}, /* actual: 996.0 MHz */ | |
643 | {13000000, 1000000000, 76, 0, 1}, /* actual: 988.0 MHz */ | |
644 | {16800000, 1000000000, 59, 0, 1}, /* actual: 991.2 MHz */ | |
645 | {19200000, 1000000000, 52, 0, 1}, /* actual: 998.4 MHz */ | |
646 | {26000000, 1000000000, 76, 1, 1}, /* actual: 988.0 MHz */ | |
647 | ||
648 | {0, 0, 0, 0, 0, 0}, | |
649 | }; | |
650 | ||
651 | static struct tegra_clk_pll_params pll_x_params = { | |
652 | .input_min = 12000000, | |
653 | .input_max = 800000000, | |
654 | .cf_min = 12000000, | |
655 | .cf_max = 19200000, /* s/w policy, h/w capability 50 MHz */ | |
656 | .vco_min = 700000000, | |
657 | .vco_max = 2400000000U, | |
658 | .base_reg = PLLX_BASE, | |
659 | .misc_reg = PLLX_MISC, | |
660 | .lock_mask = PLL_BASE_LOCK, | |
661 | .lock_enable_bit_idx = PLL_MISC_LOCK_ENABLE, | |
662 | .lock_delay = 300, | |
663 | .iddq_reg = PLLX_MISC3, | |
664 | .iddq_bit_idx = PLLX_IDDQ_BIT, | |
665 | .max_p = PLLXC_SW_MAX_P, | |
666 | .dyn_ramp_reg = PLLX_MISC2, | |
667 | .stepa_shift = 16, | |
668 | .stepb_shift = 24, | |
669 | .pdiv_tohw = pllxc_p, | |
fd428ad8 | 670 | .div_nmp = &pllxc_nmp, |
2cb5efef PDS |
671 | }; |
672 | ||
673 | static struct tegra_clk_pll_freq_table pll_e_freq_table[] = { | |
674 | /* PLLE special case: use cpcon field to store cml divider value */ | |
675 | {336000000, 100000000, 100, 21, 16, 11}, | |
676 | {312000000, 100000000, 200, 26, 24, 13}, | |
677 | {0, 0, 0, 0, 0, 0}, | |
678 | }; | |
679 | ||
fd428ad8 PDS |
680 | static struct div_nmp plle_nmp = { |
681 | .divm_shift = 0, | |
682 | .divm_width = 8, | |
683 | .divn_shift = 8, | |
684 | .divn_width = 8, | |
685 | .divp_shift = 24, | |
686 | .divp_width = 4, | |
687 | }; | |
688 | ||
2cb5efef PDS |
689 | static struct tegra_clk_pll_params pll_e_params = { |
690 | .input_min = 12000000, | |
691 | .input_max = 1000000000, | |
692 | .cf_min = 12000000, | |
693 | .cf_max = 75000000, | |
694 | .vco_min = 1600000000, | |
695 | .vco_max = 2400000000U, | |
696 | .base_reg = PLLE_BASE, | |
697 | .misc_reg = PLLE_MISC, | |
698 | .aux_reg = PLLE_AUX, | |
699 | .lock_mask = PLLE_MISC_LOCK, | |
700 | .lock_enable_bit_idx = PLLE_MISC_LOCK_ENABLE, | |
701 | .lock_delay = 300, | |
fd428ad8 PDS |
702 | .div_nmp = &plle_nmp, |
703 | }; | |
704 | ||
705 | static struct div_nmp pllre_nmp = { | |
706 | .divm_shift = 0, | |
707 | .divm_width = 8, | |
708 | .divn_shift = 8, | |
709 | .divn_width = 8, | |
710 | .divp_shift = 16, | |
711 | .divp_width = 4, | |
2cb5efef PDS |
712 | }; |
713 | ||
714 | static struct tegra_clk_pll_params pll_re_vco_params = { | |
715 | .input_min = 12000000, | |
716 | .input_max = 1000000000, | |
717 | .cf_min = 12000000, | |
718 | .cf_max = 19200000, /* s/w policy, h/w capability 38 MHz */ | |
719 | .vco_min = 300000000, | |
720 | .vco_max = 600000000, | |
721 | .base_reg = PLLRE_BASE, | |
722 | .misc_reg = PLLRE_MISC, | |
723 | .lock_mask = PLLRE_MISC_LOCK, | |
724 | .lock_enable_bit_idx = PLLRE_MISC_LOCK_ENABLE, | |
725 | .lock_delay = 300, | |
726 | .iddq_reg = PLLRE_MISC, | |
727 | .iddq_bit_idx = PLLRE_IDDQ_BIT, | |
fd428ad8 | 728 | .div_nmp = &pllre_nmp, |
2cb5efef PDS |
729 | }; |
730 | ||
731 | /* Peripheral clock registers */ | |
732 | ||
733 | static struct tegra_clk_periph_regs periph_l_regs = { | |
734 | .enb_reg = CLK_OUT_ENB_L, | |
735 | .enb_set_reg = CLK_OUT_ENB_SET_L, | |
736 | .enb_clr_reg = CLK_OUT_ENB_CLR_L, | |
737 | .rst_reg = RST_DEVICES_L, | |
738 | .rst_set_reg = RST_DEVICES_SET_L, | |
739 | .rst_clr_reg = RST_DEVICES_CLR_L, | |
740 | }; | |
741 | ||
742 | static struct tegra_clk_periph_regs periph_h_regs = { | |
743 | .enb_reg = CLK_OUT_ENB_H, | |
744 | .enb_set_reg = CLK_OUT_ENB_SET_H, | |
745 | .enb_clr_reg = CLK_OUT_ENB_CLR_H, | |
746 | .rst_reg = RST_DEVICES_H, | |
747 | .rst_set_reg = RST_DEVICES_SET_H, | |
748 | .rst_clr_reg = RST_DEVICES_CLR_H, | |
749 | }; | |
750 | ||
751 | static struct tegra_clk_periph_regs periph_u_regs = { | |
752 | .enb_reg = CLK_OUT_ENB_U, | |
753 | .enb_set_reg = CLK_OUT_ENB_SET_U, | |
754 | .enb_clr_reg = CLK_OUT_ENB_CLR_U, | |
755 | .rst_reg = RST_DEVICES_U, | |
756 | .rst_set_reg = RST_DEVICES_SET_U, | |
757 | .rst_clr_reg = RST_DEVICES_CLR_U, | |
758 | }; | |
759 | ||
760 | static struct tegra_clk_periph_regs periph_v_regs = { | |
761 | .enb_reg = CLK_OUT_ENB_V, | |
762 | .enb_set_reg = CLK_OUT_ENB_SET_V, | |
763 | .enb_clr_reg = CLK_OUT_ENB_CLR_V, | |
764 | .rst_reg = RST_DEVICES_V, | |
765 | .rst_set_reg = RST_DEVICES_SET_V, | |
766 | .rst_clr_reg = RST_DEVICES_CLR_V, | |
767 | }; | |
768 | ||
769 | static struct tegra_clk_periph_regs periph_w_regs = { | |
770 | .enb_reg = CLK_OUT_ENB_W, | |
771 | .enb_set_reg = CLK_OUT_ENB_SET_W, | |
772 | .enb_clr_reg = CLK_OUT_ENB_CLR_W, | |
773 | .rst_reg = RST_DEVICES_W, | |
774 | .rst_set_reg = RST_DEVICES_SET_W, | |
775 | .rst_clr_reg = RST_DEVICES_CLR_W, | |
776 | }; | |
777 | ||
778 | /* possible OSC frequencies in Hz */ | |
779 | static unsigned long tegra114_input_freq[] = { | |
780 | [0] = 13000000, | |
781 | [1] = 16800000, | |
782 | [4] = 19200000, | |
783 | [5] = 38400000, | |
784 | [8] = 12000000, | |
785 | [9] = 48000000, | |
786 | [12] = 260000000, | |
787 | }; | |
788 | ||
789 | #define MASK(x) (BIT(x) - 1) | |
790 | ||
791 | #define TEGRA_INIT_DATA_MUX(_name, _con_id, _dev_id, _parents, _offset, \ | |
792 | _clk_num, _regs, _gate_flags, _clk_id) \ | |
793 | TEGRA_INIT_DATA_TABLE(_name, _con_id, _dev_id, _parents, _offset,\ | |
794 | 30, MASK(2), 0, 0, 8, 1, 0, _regs, _clk_num, \ | |
795 | periph_clk_enb_refcnt, _gate_flags, _clk_id, \ | |
796 | _parents##_idx, 0) | |
797 | ||
798 | #define TEGRA_INIT_DATA_MUX_FLAGS(_name, _con_id, _dev_id, _parents, _offset,\ | |
799 | _clk_num, _regs, _gate_flags, _clk_id, flags)\ | |
800 | TEGRA_INIT_DATA_TABLE(_name, _con_id, _dev_id, _parents, _offset,\ | |
801 | 30, MASK(2), 0, 0, 8, 1, 0, _regs, _clk_num, \ | |
802 | periph_clk_enb_refcnt, _gate_flags, _clk_id, \ | |
803 | _parents##_idx, flags) | |
804 | ||
805 | #define TEGRA_INIT_DATA_MUX8(_name, _con_id, _dev_id, _parents, _offset, \ | |
806 | _clk_num, _regs, _gate_flags, _clk_id) \ | |
807 | TEGRA_INIT_DATA_TABLE(_name, _con_id, _dev_id, _parents, _offset,\ | |
808 | 29, MASK(3), 0, 0, 8, 1, 0, _regs, _clk_num, \ | |
809 | periph_clk_enb_refcnt, _gate_flags, _clk_id, \ | |
810 | _parents##_idx, 0) | |
811 | ||
812 | #define TEGRA_INIT_DATA_INT(_name, _con_id, _dev_id, _parents, _offset, \ | |
813 | _clk_num, _regs, _gate_flags, _clk_id) \ | |
814 | TEGRA_INIT_DATA_TABLE(_name, _con_id, _dev_id, _parents, _offset,\ | |
815 | 30, MASK(2), 0, 0, 8, 1, TEGRA_DIVIDER_INT, _regs,\ | |
816 | _clk_num, periph_clk_enb_refcnt, _gate_flags, \ | |
817 | _clk_id, _parents##_idx, 0) | |
818 | ||
819 | #define TEGRA_INIT_DATA_INT_FLAGS(_name, _con_id, _dev_id, _parents, _offset,\ | |
820 | _clk_num, _regs, _gate_flags, _clk_id, flags)\ | |
821 | TEGRA_INIT_DATA_TABLE(_name, _con_id, _dev_id, _parents, _offset,\ | |
822 | 30, MASK(2), 0, 0, 8, 1, TEGRA_DIVIDER_INT, _regs,\ | |
823 | _clk_num, periph_clk_enb_refcnt, _gate_flags, \ | |
824 | _clk_id, _parents##_idx, flags) | |
825 | ||
826 | #define TEGRA_INIT_DATA_INT8(_name, _con_id, _dev_id, _parents, _offset,\ | |
827 | _clk_num, _regs, _gate_flags, _clk_id) \ | |
828 | TEGRA_INIT_DATA_TABLE(_name, _con_id, _dev_id, _parents, _offset,\ | |
829 | 29, MASK(3), 0, 0, 8, 1, TEGRA_DIVIDER_INT, _regs,\ | |
830 | _clk_num, periph_clk_enb_refcnt, _gate_flags, \ | |
831 | _clk_id, _parents##_idx, 0) | |
832 | ||
833 | #define TEGRA_INIT_DATA_UART(_name, _con_id, _dev_id, _parents, _offset,\ | |
834 | _clk_num, _regs, _clk_id) \ | |
835 | TEGRA_INIT_DATA_TABLE(_name, _con_id, _dev_id, _parents, _offset,\ | |
836 | 30, MASK(2), 0, 0, 16, 1, TEGRA_DIVIDER_UART, _regs,\ | |
837 | _clk_num, periph_clk_enb_refcnt, 0, _clk_id, \ | |
838 | _parents##_idx, 0) | |
839 | ||
840 | #define TEGRA_INIT_DATA_I2C(_name, _con_id, _dev_id, _parents, _offset,\ | |
841 | _clk_num, _regs, _clk_id) \ | |
842 | TEGRA_INIT_DATA_TABLE(_name, _con_id, _dev_id, _parents, _offset,\ | |
843 | 30, MASK(2), 0, 0, 16, 0, 0, _regs, _clk_num, \ | |
844 | periph_clk_enb_refcnt, 0, _clk_id, _parents##_idx, 0) | |
845 | ||
846 | #define TEGRA_INIT_DATA_NODIV(_name, _con_id, _dev_id, _parents, _offset, \ | |
847 | _mux_shift, _mux_mask, _clk_num, _regs, \ | |
848 | _gate_flags, _clk_id) \ | |
849 | TEGRA_INIT_DATA_TABLE(_name, _con_id, _dev_id, _parents, _offset,\ | |
850 | _mux_shift, _mux_mask, 0, 0, 0, 0, 0, _regs, \ | |
851 | _clk_num, periph_clk_enb_refcnt, _gate_flags, \ | |
852 | _clk_id, _parents##_idx, 0) | |
853 | ||
854 | #define TEGRA_INIT_DATA_XUSB(_name, _con_id, _dev_id, _parents, _offset, \ | |
855 | _clk_num, _regs, _gate_flags, _clk_id) \ | |
856 | TEGRA_INIT_DATA_TABLE(_name, _con_id, _dev_id, _parents, _offset, \ | |
857 | 29, MASK(3), 0, 0, 8, 1, TEGRA_DIVIDER_INT, _regs, \ | |
858 | _clk_num, periph_clk_enb_refcnt, _gate_flags, \ | |
859 | _clk_id, _parents##_idx, 0) | |
860 | ||
861 | #define TEGRA_INIT_DATA_AUDIO(_name, _con_id, _dev_id, _offset, _clk_num,\ | |
862 | _regs, _gate_flags, _clk_id) \ | |
863 | TEGRA_INIT_DATA_TABLE(_name, _con_id, _dev_id, mux_d_audio_clk, \ | |
864 | _offset, 16, 0xE01F, 0, 0, 8, 1, 0, _regs, _clk_num, \ | |
865 | periph_clk_enb_refcnt, _gate_flags , _clk_id, \ | |
866 | mux_d_audio_clk_idx, 0) | |
867 | ||
2cb5efef PDS |
868 | struct utmi_clk_param { |
869 | /* Oscillator Frequency in KHz */ | |
870 | u32 osc_frequency; | |
871 | /* UTMIP PLL Enable Delay Count */ | |
872 | u8 enable_delay_count; | |
873 | /* UTMIP PLL Stable count */ | |
874 | u8 stable_count; | |
875 | /* UTMIP PLL Active delay count */ | |
876 | u8 active_delay_count; | |
877 | /* UTMIP PLL Xtal frequency count */ | |
878 | u8 xtal_freq_count; | |
879 | }; | |
880 | ||
881 | static const struct utmi_clk_param utmi_parameters[] = { | |
882 | {.osc_frequency = 13000000, .enable_delay_count = 0x02, | |
883 | .stable_count = 0x33, .active_delay_count = 0x05, | |
884 | .xtal_freq_count = 0x7F}, | |
885 | {.osc_frequency = 19200000, .enable_delay_count = 0x03, | |
886 | .stable_count = 0x4B, .active_delay_count = 0x06, | |
887 | .xtal_freq_count = 0xBB}, | |
888 | {.osc_frequency = 12000000, .enable_delay_count = 0x02, | |
889 | .stable_count = 0x2F, .active_delay_count = 0x04, | |
890 | .xtal_freq_count = 0x76}, | |
891 | {.osc_frequency = 26000000, .enable_delay_count = 0x04, | |
892 | .stable_count = 0x66, .active_delay_count = 0x09, | |
893 | .xtal_freq_count = 0xFE}, | |
894 | {.osc_frequency = 16800000, .enable_delay_count = 0x03, | |
895 | .stable_count = 0x41, .active_delay_count = 0x0A, | |
896 | .xtal_freq_count = 0xA4}, | |
897 | }; | |
898 | ||
899 | /* peripheral mux definitions */ | |
900 | ||
901 | #define MUX_I2S_SPDIF(_id) \ | |
902 | static const char *mux_pllaout0_##_id##_2x_pllp_clkm[] = { "pll_a_out0", \ | |
903 | #_id, "pll_p",\ | |
904 | "clk_m"}; | |
905 | MUX_I2S_SPDIF(audio0) | |
906 | MUX_I2S_SPDIF(audio1) | |
907 | MUX_I2S_SPDIF(audio2) | |
908 | MUX_I2S_SPDIF(audio3) | |
909 | MUX_I2S_SPDIF(audio4) | |
910 | MUX_I2S_SPDIF(audio) | |
911 | ||
912 | #define mux_pllaout0_audio0_2x_pllp_clkm_idx NULL | |
913 | #define mux_pllaout0_audio1_2x_pllp_clkm_idx NULL | |
914 | #define mux_pllaout0_audio2_2x_pllp_clkm_idx NULL | |
915 | #define mux_pllaout0_audio3_2x_pllp_clkm_idx NULL | |
916 | #define mux_pllaout0_audio4_2x_pllp_clkm_idx NULL | |
917 | #define mux_pllaout0_audio_2x_pllp_clkm_idx NULL | |
918 | ||
919 | static const char *mux_pllp_pllc_pllm_clkm[] = { | |
920 | "pll_p", "pll_c", "pll_m", "clk_m" | |
921 | }; | |
922 | #define mux_pllp_pllc_pllm_clkm_idx NULL | |
923 | ||
924 | static const char *mux_pllp_pllc_pllm[] = { "pll_p", "pll_c", "pll_m" }; | |
925 | #define mux_pllp_pllc_pllm_idx NULL | |
926 | ||
927 | static const char *mux_pllp_pllc_clk32_clkm[] = { | |
928 | "pll_p", "pll_c", "clk_32k", "clk_m" | |
929 | }; | |
930 | #define mux_pllp_pllc_clk32_clkm_idx NULL | |
931 | ||
932 | static const char *mux_plla_pllc_pllp_clkm[] = { | |
933 | "pll_a_out0", "pll_c", "pll_p", "clk_m" | |
934 | }; | |
935 | #define mux_plla_pllc_pllp_clkm_idx mux_pllp_pllc_pllm_clkm_idx | |
936 | ||
937 | static const char *mux_pllp_pllc2_c_c3_pllm_clkm[] = { | |
938 | "pll_p", "pll_c2", "pll_c", "pll_c3", "pll_m", "clk_m" | |
939 | }; | |
940 | static u32 mux_pllp_pllc2_c_c3_pllm_clkm_idx[] = { | |
941 | [0] = 0, [1] = 1, [2] = 2, [3] = 3, [4] = 4, [5] = 6, | |
942 | }; | |
943 | ||
944 | static const char *mux_pllp_clkm[] = { | |
945 | "pll_p", "clk_m" | |
946 | }; | |
947 | static u32 mux_pllp_clkm_idx[] = { | |
948 | [0] = 0, [1] = 3, | |
949 | }; | |
950 | ||
951 | static const char *mux_pllm_pllc2_c_c3_pllp_plla[] = { | |
952 | "pll_m", "pll_c2", "pll_c", "pll_c3", "pll_p", "pll_a_out0" | |
953 | }; | |
954 | #define mux_pllm_pllc2_c_c3_pllp_plla_idx mux_pllp_pllc2_c_c3_pllm_clkm_idx | |
955 | ||
956 | static const char *mux_pllp_pllm_plld_plla_pllc_plld2_clkm[] = { | |
957 | "pll_p", "pll_m", "pll_d_out0", "pll_a_out0", "pll_c", | |
958 | "pll_d2_out0", "clk_m" | |
959 | }; | |
960 | #define mux_pllp_pllm_plld_plla_pllc_plld2_clkm_idx NULL | |
961 | ||
962 | static const char *mux_pllm_pllc_pllp_plla[] = { | |
963 | "pll_m", "pll_c", "pll_p", "pll_a_out0" | |
964 | }; | |
965 | #define mux_pllm_pllc_pllp_plla_idx mux_pllp_pllc_pllm_clkm_idx | |
966 | ||
967 | static const char *mux_pllp_pllc_clkm[] = { | |
968 | "pll_p", "pll_c", "pll_m" | |
969 | }; | |
970 | static u32 mux_pllp_pllc_clkm_idx[] = { | |
971 | [0] = 0, [1] = 1, [2] = 3, | |
972 | }; | |
973 | ||
974 | static const char *mux_pllp_pllc_clkm_clk32[] = { | |
975 | "pll_p", "pll_c", "clk_m", "clk_32k" | |
976 | }; | |
977 | #define mux_pllp_pllc_clkm_clk32_idx NULL | |
978 | ||
979 | static const char *mux_plla_clk32_pllp_clkm_plle[] = { | |
980 | "pll_a_out0", "clk_32k", "pll_p", "clk_m", "pll_e_out0" | |
981 | }; | |
982 | #define mux_plla_clk32_pllp_clkm_plle_idx NULL | |
983 | ||
984 | static const char *mux_clkm_pllp_pllc_pllre[] = { | |
985 | "clk_m", "pll_p", "pll_c", "pll_re_out" | |
986 | }; | |
987 | static u32 mux_clkm_pllp_pllc_pllre_idx[] = { | |
988 | [0] = 0, [1] = 1, [2] = 3, [3] = 5, | |
989 | }; | |
990 | ||
991 | static const char *mux_clkm_48M_pllp_480M[] = { | |
992 | "clk_m", "pll_u_48M", "pll_p", "pll_u_480M" | |
993 | }; | |
994 | #define mux_clkm_48M_pllp_480M_idx NULL | |
995 | ||
996 | static const char *mux_clkm_pllre_clk32_480M_pllc_ref[] = { | |
997 | "clk_m", "pll_re_out", "clk_32k", "pll_u_480M", "pll_c", "pll_ref" | |
998 | }; | |
999 | static u32 mux_clkm_pllre_clk32_480M_pllc_ref_idx[] = { | |
1000 | [0] = 0, [1] = 1, [2] = 3, [3] = 3, [4] = 4, [5] = 7, | |
1001 | }; | |
1002 | ||
1003 | static const char *mux_plld_out0_plld2_out0[] = { | |
1004 | "pll_d_out0", "pll_d2_out0", | |
1005 | }; | |
1006 | #define mux_plld_out0_plld2_out0_idx NULL | |
1007 | ||
1008 | static const char *mux_d_audio_clk[] = { | |
1009 | "pll_a_out0", "pll_p", "clk_m", "spdif_in_sync", "i2s0_sync", | |
1010 | "i2s1_sync", "i2s2_sync", "i2s3_sync", "i2s4_sync", "vimclk_sync", | |
1011 | }; | |
1012 | static u32 mux_d_audio_clk_idx[] = { | |
1013 | [0] = 0, [1] = 0x8000, [2] = 0xc000, [3] = 0xE000, [4] = 0xE001, | |
1014 | [5] = 0xE002, [6] = 0xE003, [7] = 0xE004, [8] = 0xE005, [9] = 0xE007, | |
1015 | }; | |
1016 | ||
1017 | static const char *mux_pllmcp_clkm[] = { | |
1018 | "pll_m_out0", "pll_c_out0", "pll_p_out0", "clk_m", "pll_m_ud", | |
1019 | }; | |
1020 | ||
1021 | static const struct clk_div_table pll_re_div_table[] = { | |
1022 | { .val = 0, .div = 1 }, | |
1023 | { .val = 1, .div = 2 }, | |
1024 | { .val = 2, .div = 3 }, | |
1025 | { .val = 3, .div = 4 }, | |
1026 | { .val = 4, .div = 5 }, | |
1027 | { .val = 5, .div = 6 }, | |
1028 | { .val = 0, .div = 0 }, | |
1029 | }; | |
1030 | ||
c9e2d69a | 1031 | static struct clk *clks[TEGRA114_CLK_CLK_MAX]; |
2cb5efef PDS |
1032 | static struct clk_onecell_data clk_data; |
1033 | ||
1034 | static unsigned long osc_freq; | |
1035 | static unsigned long pll_ref_freq; | |
1036 | ||
1037 | static int __init tegra114_osc_clk_init(void __iomem *clk_base) | |
1038 | { | |
1039 | struct clk *clk; | |
1040 | u32 val, pll_ref_div; | |
1041 | ||
1042 | val = readl_relaxed(clk_base + OSC_CTRL); | |
1043 | ||
1044 | osc_freq = tegra114_input_freq[val >> OSC_CTRL_OSC_FREQ_SHIFT]; | |
1045 | if (!osc_freq) { | |
1046 | WARN_ON(1); | |
1047 | return -EINVAL; | |
1048 | } | |
1049 | ||
1050 | /* clk_m */ | |
1051 | clk = clk_register_fixed_rate(NULL, "clk_m", NULL, CLK_IS_ROOT, | |
1052 | osc_freq); | |
1053 | clk_register_clkdev(clk, "clk_m", NULL); | |
c9e2d69a | 1054 | clks[TEGRA114_CLK_CLK_M] = clk; |
2cb5efef PDS |
1055 | |
1056 | /* pll_ref */ | |
1057 | val = (val >> OSC_CTRL_PLL_REF_DIV_SHIFT) & 3; | |
1058 | pll_ref_div = 1 << val; | |
1059 | clk = clk_register_fixed_factor(NULL, "pll_ref", "clk_m", | |
1060 | CLK_SET_RATE_PARENT, 1, pll_ref_div); | |
1061 | clk_register_clkdev(clk, "pll_ref", NULL); | |
c9e2d69a | 1062 | clks[TEGRA114_CLK_PLL_REF] = clk; |
2cb5efef PDS |
1063 | |
1064 | pll_ref_freq = osc_freq / pll_ref_div; | |
1065 | ||
1066 | return 0; | |
1067 | } | |
1068 | ||
1069 | static void __init tegra114_fixed_clk_init(void __iomem *clk_base) | |
1070 | { | |
1071 | struct clk *clk; | |
1072 | ||
1073 | /* clk_32k */ | |
1074 | clk = clk_register_fixed_rate(NULL, "clk_32k", NULL, CLK_IS_ROOT, | |
1075 | 32768); | |
1076 | clk_register_clkdev(clk, "clk_32k", NULL); | |
c9e2d69a | 1077 | clks[TEGRA114_CLK_CLK_32K] = clk; |
2cb5efef PDS |
1078 | |
1079 | /* clk_m_div2 */ | |
1080 | clk = clk_register_fixed_factor(NULL, "clk_m_div2", "clk_m", | |
1081 | CLK_SET_RATE_PARENT, 1, 2); | |
1082 | clk_register_clkdev(clk, "clk_m_div2", NULL); | |
c9e2d69a | 1083 | clks[TEGRA114_CLK_CLK_M_DIV2] = clk; |
2cb5efef PDS |
1084 | |
1085 | /* clk_m_div4 */ | |
1086 | clk = clk_register_fixed_factor(NULL, "clk_m_div4", "clk_m", | |
1087 | CLK_SET_RATE_PARENT, 1, 4); | |
1088 | clk_register_clkdev(clk, "clk_m_div4", NULL); | |
c9e2d69a | 1089 | clks[TEGRA114_CLK_CLK_M_DIV4] = clk; |
2cb5efef PDS |
1090 | |
1091 | } | |
1092 | ||
1093 | static __init void tegra114_utmi_param_configure(void __iomem *clk_base) | |
1094 | { | |
1095 | u32 reg; | |
1096 | int i; | |
1097 | ||
1098 | for (i = 0; i < ARRAY_SIZE(utmi_parameters); i++) { | |
1099 | if (osc_freq == utmi_parameters[i].osc_frequency) | |
1100 | break; | |
1101 | } | |
1102 | ||
1103 | if (i >= ARRAY_SIZE(utmi_parameters)) { | |
1104 | pr_err("%s: Unexpected oscillator freq %lu\n", __func__, | |
1105 | osc_freq); | |
1106 | return; | |
1107 | } | |
1108 | ||
1109 | reg = readl_relaxed(clk_base + UTMIP_PLL_CFG2); | |
1110 | ||
1111 | /* Program UTMIP PLL stable and active counts */ | |
1112 | /* [FIXME] arclk_rst.h says WRONG! This should be 1ms -> 0x50 Check! */ | |
1113 | reg &= ~UTMIP_PLL_CFG2_STABLE_COUNT(~0); | |
1114 | reg |= UTMIP_PLL_CFG2_STABLE_COUNT(utmi_parameters[i].stable_count); | |
1115 | ||
1116 | reg &= ~UTMIP_PLL_CFG2_ACTIVE_DLY_COUNT(~0); | |
1117 | ||
1118 | reg |= UTMIP_PLL_CFG2_ACTIVE_DLY_COUNT(utmi_parameters[i]. | |
1119 | active_delay_count); | |
1120 | ||
1121 | /* Remove power downs from UTMIP PLL control bits */ | |
1122 | reg &= ~UTMIP_PLL_CFG2_FORCE_PD_SAMP_A_POWERDOWN; | |
1123 | reg &= ~UTMIP_PLL_CFG2_FORCE_PD_SAMP_B_POWERDOWN; | |
1124 | reg &= ~UTMIP_PLL_CFG2_FORCE_PD_SAMP_C_POWERDOWN; | |
1125 | ||
1126 | writel_relaxed(reg, clk_base + UTMIP_PLL_CFG2); | |
1127 | ||
1128 | /* Program UTMIP PLL delay and oscillator frequency counts */ | |
1129 | reg = readl_relaxed(clk_base + UTMIP_PLL_CFG1); | |
1130 | reg &= ~UTMIP_PLL_CFG1_ENABLE_DLY_COUNT(~0); | |
1131 | ||
1132 | reg |= UTMIP_PLL_CFG1_ENABLE_DLY_COUNT(utmi_parameters[i]. | |
1133 | enable_delay_count); | |
1134 | ||
1135 | reg &= ~UTMIP_PLL_CFG1_XTAL_FREQ_COUNT(~0); | |
1136 | reg |= UTMIP_PLL_CFG1_XTAL_FREQ_COUNT(utmi_parameters[i]. | |
1137 | xtal_freq_count); | |
1138 | ||
1139 | /* Remove power downs from UTMIP PLL control bits */ | |
1140 | reg &= ~UTMIP_PLL_CFG1_FORCE_PLL_ENABLE_POWERDOWN; | |
1141 | reg &= ~UTMIP_PLL_CFG1_FORCE_PLL_ACTIVE_POWERDOWN; | |
1142 | reg &= ~UTMIP_PLL_CFG1_FORCE_PLLU_POWERUP; | |
1143 | reg &= ~UTMIP_PLL_CFG1_FORCE_PLLU_POWERDOWN; | |
1144 | writel_relaxed(reg, clk_base + UTMIP_PLL_CFG1); | |
1145 | ||
1146 | /* Setup HW control of UTMIPLL */ | |
1147 | reg = readl_relaxed(clk_base + UTMIPLL_HW_PWRDN_CFG0); | |
1148 | reg |= UTMIPLL_HW_PWRDN_CFG0_USE_LOCKDET; | |
1149 | reg &= ~UTMIPLL_HW_PWRDN_CFG0_CLK_ENABLE_SWCTL; | |
1150 | reg |= UTMIPLL_HW_PWRDN_CFG0_SEQ_START_STATE; | |
1151 | writel_relaxed(reg, clk_base + UTMIPLL_HW_PWRDN_CFG0); | |
1152 | ||
1153 | reg = readl_relaxed(clk_base + UTMIP_PLL_CFG1); | |
1154 | reg &= ~UTMIP_PLL_CFG1_FORCE_PLL_ENABLE_POWERUP; | |
1155 | reg &= ~UTMIP_PLL_CFG1_FORCE_PLL_ENABLE_POWERDOWN; | |
1156 | writel_relaxed(reg, clk_base + UTMIP_PLL_CFG1); | |
1157 | ||
1158 | udelay(1); | |
1159 | ||
1160 | /* Setup SW override of UTMIPLL assuming USB2.0 | |
1161 | ports are assigned to USB2 */ | |
1162 | reg = readl_relaxed(clk_base + UTMIPLL_HW_PWRDN_CFG0); | |
1163 | reg |= UTMIPLL_HW_PWRDN_CFG0_IDDQ_SWCTL; | |
1164 | reg &= ~UTMIPLL_HW_PWRDN_CFG0_IDDQ_OVERRIDE; | |
1165 | writel_relaxed(reg, clk_base + UTMIPLL_HW_PWRDN_CFG0); | |
1166 | ||
1167 | udelay(1); | |
1168 | ||
1169 | /* Enable HW control UTMIPLL */ | |
1170 | reg = readl_relaxed(clk_base + UTMIPLL_HW_PWRDN_CFG0); | |
1171 | reg |= UTMIPLL_HW_PWRDN_CFG0_SEQ_ENABLE; | |
1172 | writel_relaxed(reg, clk_base + UTMIPLL_HW_PWRDN_CFG0); | |
1173 | } | |
1174 | ||
1175 | static void __init _clip_vco_min(struct tegra_clk_pll_params *pll_params) | |
1176 | { | |
1177 | pll_params->vco_min = | |
1178 | DIV_ROUND_UP(pll_params->vco_min, pll_ref_freq) * pll_ref_freq; | |
1179 | } | |
1180 | ||
1181 | static int __init _setup_dynamic_ramp(struct tegra_clk_pll_params *pll_params, | |
1182 | void __iomem *clk_base) | |
1183 | { | |
1184 | u32 val; | |
1185 | u32 step_a, step_b; | |
1186 | ||
1187 | switch (pll_ref_freq) { | |
1188 | case 12000000: | |
1189 | case 13000000: | |
1190 | case 26000000: | |
1191 | step_a = 0x2B; | |
1192 | step_b = 0x0B; | |
1193 | break; | |
1194 | case 16800000: | |
1195 | step_a = 0x1A; | |
1196 | step_b = 0x09; | |
1197 | break; | |
1198 | case 19200000: | |
1199 | step_a = 0x12; | |
1200 | step_b = 0x08; | |
1201 | break; | |
1202 | default: | |
1203 | pr_err("%s: Unexpected reference rate %lu\n", | |
1204 | __func__, pll_ref_freq); | |
1205 | WARN_ON(1); | |
1206 | return -EINVAL; | |
1207 | } | |
1208 | ||
1209 | val = step_a << pll_params->stepa_shift; | |
1210 | val |= step_b << pll_params->stepb_shift; | |
1211 | writel_relaxed(val, clk_base + pll_params->dyn_ramp_reg); | |
1212 | ||
1213 | return 0; | |
1214 | } | |
1215 | ||
1216 | static void __init _init_iddq(struct tegra_clk_pll_params *pll_params, | |
1217 | void __iomem *clk_base) | |
1218 | { | |
1219 | u32 val, val_iddq; | |
1220 | ||
1221 | val = readl_relaxed(clk_base + pll_params->base_reg); | |
1222 | val_iddq = readl_relaxed(clk_base + pll_params->iddq_reg); | |
1223 | ||
1224 | if (val & BIT(30)) | |
1225 | WARN_ON(val_iddq & BIT(pll_params->iddq_bit_idx)); | |
1226 | else { | |
1227 | val_iddq |= BIT(pll_params->iddq_bit_idx); | |
1228 | writel_relaxed(val_iddq, clk_base + pll_params->iddq_reg); | |
1229 | } | |
1230 | } | |
1231 | ||
1232 | static void __init tegra114_pll_init(void __iomem *clk_base, | |
1233 | void __iomem *pmc) | |
1234 | { | |
1235 | u32 val; | |
1236 | struct clk *clk; | |
1237 | ||
1238 | /* PLLC */ | |
1239 | _clip_vco_min(&pll_c_params); | |
1240 | if (_setup_dynamic_ramp(&pll_c_params, clk_base) >= 0) { | |
1241 | _init_iddq(&pll_c_params, clk_base); | |
1242 | clk = tegra_clk_register_pllxc("pll_c", "pll_ref", clk_base, | |
1243 | pmc, 0, 0, &pll_c_params, TEGRA_PLL_USE_LOCK, | |
1244 | pll_c_freq_table, NULL); | |
1245 | clk_register_clkdev(clk, "pll_c", NULL); | |
c9e2d69a | 1246 | clks[TEGRA114_CLK_PLL_C] = clk; |
2cb5efef PDS |
1247 | |
1248 | /* PLLC_OUT1 */ | |
1249 | clk = tegra_clk_register_divider("pll_c_out1_div", "pll_c", | |
1250 | clk_base + PLLC_OUT, 0, TEGRA_DIVIDER_ROUND_UP, | |
1251 | 8, 8, 1, NULL); | |
1252 | clk = tegra_clk_register_pll_out("pll_c_out1", "pll_c_out1_div", | |
1253 | clk_base + PLLC_OUT, 1, 0, | |
1254 | CLK_SET_RATE_PARENT, 0, NULL); | |
1255 | clk_register_clkdev(clk, "pll_c_out1", NULL); | |
c9e2d69a | 1256 | clks[TEGRA114_CLK_PLL_C_OUT1] = clk; |
2cb5efef PDS |
1257 | } |
1258 | ||
1259 | /* PLLC2 */ | |
1260 | _clip_vco_min(&pll_c2_params); | |
1261 | clk = tegra_clk_register_pllc("pll_c2", "pll_ref", clk_base, pmc, 0, 0, | |
1262 | &pll_c2_params, TEGRA_PLL_USE_LOCK, | |
1263 | pll_cx_freq_table, NULL); | |
1264 | clk_register_clkdev(clk, "pll_c2", NULL); | |
c9e2d69a | 1265 | clks[TEGRA114_CLK_PLL_C2] = clk; |
2cb5efef PDS |
1266 | |
1267 | /* PLLC3 */ | |
1268 | _clip_vco_min(&pll_c3_params); | |
1269 | clk = tegra_clk_register_pllc("pll_c3", "pll_ref", clk_base, pmc, 0, 0, | |
1270 | &pll_c3_params, TEGRA_PLL_USE_LOCK, | |
1271 | pll_cx_freq_table, NULL); | |
1272 | clk_register_clkdev(clk, "pll_c3", NULL); | |
c9e2d69a | 1273 | clks[TEGRA114_CLK_PLL_C3] = clk; |
2cb5efef PDS |
1274 | |
1275 | /* PLLP */ | |
1276 | clk = tegra_clk_register_pll("pll_p", "pll_ref", clk_base, pmc, 0, | |
1277 | 408000000, &pll_p_params, | |
1278 | TEGRA_PLL_FIXED | TEGRA_PLL_USE_LOCK, | |
1279 | pll_p_freq_table, NULL); | |
1280 | clk_register_clkdev(clk, "pll_p", NULL); | |
c9e2d69a | 1281 | clks[TEGRA114_CLK_PLL_P] = clk; |
2cb5efef PDS |
1282 | |
1283 | /* PLLP_OUT1 */ | |
1284 | clk = tegra_clk_register_divider("pll_p_out1_div", "pll_p", | |
1285 | clk_base + PLLP_OUTA, 0, TEGRA_DIVIDER_FIXED | | |
1286 | TEGRA_DIVIDER_ROUND_UP, 8, 8, 1, &pll_div_lock); | |
1287 | clk = tegra_clk_register_pll_out("pll_p_out1", "pll_p_out1_div", | |
1288 | clk_base + PLLP_OUTA, 1, 0, | |
1289 | CLK_IGNORE_UNUSED | CLK_SET_RATE_PARENT, 0, | |
1290 | &pll_div_lock); | |
1291 | clk_register_clkdev(clk, "pll_p_out1", NULL); | |
c9e2d69a | 1292 | clks[TEGRA114_CLK_PLL_P_OUT1] = clk; |
2cb5efef PDS |
1293 | |
1294 | /* PLLP_OUT2 */ | |
1295 | clk = tegra_clk_register_divider("pll_p_out2_div", "pll_p", | |
1296 | clk_base + PLLP_OUTA, 0, TEGRA_DIVIDER_FIXED | | |
c388eee2 PDS |
1297 | TEGRA_DIVIDER_ROUND_UP | TEGRA_DIVIDER_INT, 24, |
1298 | 8, 1, &pll_div_lock); | |
2cb5efef PDS |
1299 | clk = tegra_clk_register_pll_out("pll_p_out2", "pll_p_out2_div", |
1300 | clk_base + PLLP_OUTA, 17, 16, | |
1301 | CLK_IGNORE_UNUSED | CLK_SET_RATE_PARENT, 0, | |
1302 | &pll_div_lock); | |
1303 | clk_register_clkdev(clk, "pll_p_out2", NULL); | |
c9e2d69a | 1304 | clks[TEGRA114_CLK_PLL_P_OUT2] = clk; |
2cb5efef PDS |
1305 | |
1306 | /* PLLP_OUT3 */ | |
1307 | clk = tegra_clk_register_divider("pll_p_out3_div", "pll_p", | |
1308 | clk_base + PLLP_OUTB, 0, TEGRA_DIVIDER_FIXED | | |
1309 | TEGRA_DIVIDER_ROUND_UP, 8, 8, 1, &pll_div_lock); | |
1310 | clk = tegra_clk_register_pll_out("pll_p_out3", "pll_p_out3_div", | |
1311 | clk_base + PLLP_OUTB, 1, 0, | |
1312 | CLK_IGNORE_UNUSED | CLK_SET_RATE_PARENT, 0, | |
1313 | &pll_div_lock); | |
1314 | clk_register_clkdev(clk, "pll_p_out3", NULL); | |
c9e2d69a | 1315 | clks[TEGRA114_CLK_PLL_P_OUT3] = clk; |
2cb5efef PDS |
1316 | |
1317 | /* PLLP_OUT4 */ | |
1318 | clk = tegra_clk_register_divider("pll_p_out4_div", "pll_p", | |
1319 | clk_base + PLLP_OUTB, 0, TEGRA_DIVIDER_FIXED | | |
1320 | TEGRA_DIVIDER_ROUND_UP, 24, 8, 1, | |
1321 | &pll_div_lock); | |
1322 | clk = tegra_clk_register_pll_out("pll_p_out4", "pll_p_out4_div", | |
1323 | clk_base + PLLP_OUTB, 17, 16, | |
1324 | CLK_IGNORE_UNUSED | CLK_SET_RATE_PARENT, 0, | |
1325 | &pll_div_lock); | |
1326 | clk_register_clkdev(clk, "pll_p_out4", NULL); | |
c9e2d69a | 1327 | clks[TEGRA114_CLK_PLL_P_OUT4] = clk; |
2cb5efef PDS |
1328 | |
1329 | /* PLLM */ | |
1330 | _clip_vco_min(&pll_m_params); | |
1331 | clk = tegra_clk_register_pllm("pll_m", "pll_ref", clk_base, pmc, | |
1332 | CLK_IGNORE_UNUSED | CLK_SET_RATE_GATE, 0, | |
1333 | &pll_m_params, TEGRA_PLL_USE_LOCK, | |
1334 | pll_m_freq_table, NULL); | |
1335 | clk_register_clkdev(clk, "pll_m", NULL); | |
c9e2d69a | 1336 | clks[TEGRA114_CLK_PLL_M] = clk; |
2cb5efef PDS |
1337 | |
1338 | /* PLLM_OUT1 */ | |
1339 | clk = tegra_clk_register_divider("pll_m_out1_div", "pll_m", | |
1340 | clk_base + PLLM_OUT, 0, TEGRA_DIVIDER_ROUND_UP, | |
1341 | 8, 8, 1, NULL); | |
1342 | clk = tegra_clk_register_pll_out("pll_m_out1", "pll_m_out1_div", | |
1343 | clk_base + PLLM_OUT, 1, 0, CLK_IGNORE_UNUSED | | |
1344 | CLK_SET_RATE_PARENT, 0, NULL); | |
1345 | clk_register_clkdev(clk, "pll_m_out1", NULL); | |
c9e2d69a | 1346 | clks[TEGRA114_CLK_PLL_M_OUT1] = clk; |
2cb5efef PDS |
1347 | |
1348 | /* PLLM_UD */ | |
1349 | clk = clk_register_fixed_factor(NULL, "pll_m_ud", "pll_m", | |
1350 | CLK_SET_RATE_PARENT, 1, 1); | |
1351 | ||
1352 | /* PLLX */ | |
1353 | _clip_vco_min(&pll_x_params); | |
1354 | if (_setup_dynamic_ramp(&pll_x_params, clk_base) >= 0) { | |
1355 | _init_iddq(&pll_x_params, clk_base); | |
1356 | clk = tegra_clk_register_pllxc("pll_x", "pll_ref", clk_base, | |
1357 | pmc, CLK_IGNORE_UNUSED, 0, &pll_x_params, | |
1358 | TEGRA_PLL_USE_LOCK, pll_x_freq_table, NULL); | |
1359 | clk_register_clkdev(clk, "pll_x", NULL); | |
c9e2d69a | 1360 | clks[TEGRA114_CLK_PLL_X] = clk; |
2cb5efef PDS |
1361 | } |
1362 | ||
1363 | /* PLLX_OUT0 */ | |
1364 | clk = clk_register_fixed_factor(NULL, "pll_x_out0", "pll_x", | |
1365 | CLK_SET_RATE_PARENT, 1, 2); | |
1366 | clk_register_clkdev(clk, "pll_x_out0", NULL); | |
c9e2d69a | 1367 | clks[TEGRA114_CLK_PLL_X_OUT0] = clk; |
2cb5efef PDS |
1368 | |
1369 | /* PLLU */ | |
1370 | val = readl(clk_base + pll_u_params.base_reg); | |
1371 | val &= ~BIT(24); /* disable PLLU_OVERRIDE */ | |
1372 | writel(val, clk_base + pll_u_params.base_reg); | |
1373 | ||
1374 | clk = tegra_clk_register_pll("pll_u", "pll_ref", clk_base, pmc, 0, | |
1375 | 0, &pll_u_params, TEGRA_PLLU | | |
1376 | TEGRA_PLL_HAS_CPCON | TEGRA_PLL_SET_LFCON | | |
1377 | TEGRA_PLL_USE_LOCK, pll_u_freq_table, &pll_u_lock); | |
1378 | clk_register_clkdev(clk, "pll_u", NULL); | |
c9e2d69a | 1379 | clks[TEGRA114_CLK_PLL_U] = clk; |
2cb5efef PDS |
1380 | |
1381 | tegra114_utmi_param_configure(clk_base); | |
1382 | ||
1383 | /* PLLU_480M */ | |
1384 | clk = clk_register_gate(NULL, "pll_u_480M", "pll_u", | |
1385 | CLK_SET_RATE_PARENT, clk_base + PLLU_BASE, | |
1386 | 22, 0, &pll_u_lock); | |
1387 | clk_register_clkdev(clk, "pll_u_480M", NULL); | |
c9e2d69a | 1388 | clks[TEGRA114_CLK_PLL_U_480M] = clk; |
2cb5efef PDS |
1389 | |
1390 | /* PLLU_60M */ | |
1391 | clk = clk_register_fixed_factor(NULL, "pll_u_60M", "pll_u", | |
1392 | CLK_SET_RATE_PARENT, 1, 8); | |
1393 | clk_register_clkdev(clk, "pll_u_60M", NULL); | |
c9e2d69a | 1394 | clks[TEGRA114_CLK_PLL_U_60M] = clk; |
2cb5efef PDS |
1395 | |
1396 | /* PLLU_48M */ | |
1397 | clk = clk_register_fixed_factor(NULL, "pll_u_48M", "pll_u", | |
1398 | CLK_SET_RATE_PARENT, 1, 10); | |
1399 | clk_register_clkdev(clk, "pll_u_48M", NULL); | |
c9e2d69a | 1400 | clks[TEGRA114_CLK_PLL_U_48M] = clk; |
2cb5efef PDS |
1401 | |
1402 | /* PLLU_12M */ | |
1403 | clk = clk_register_fixed_factor(NULL, "pll_u_12M", "pll_u", | |
1404 | CLK_SET_RATE_PARENT, 1, 40); | |
1405 | clk_register_clkdev(clk, "pll_u_12M", NULL); | |
c9e2d69a | 1406 | clks[TEGRA114_CLK_PLL_U_12M] = clk; |
2cb5efef PDS |
1407 | |
1408 | /* PLLD */ | |
1409 | clk = tegra_clk_register_pll("pll_d", "pll_ref", clk_base, pmc, 0, | |
1410 | 0, &pll_d_params, | |
1411 | TEGRA_PLL_HAS_CPCON | TEGRA_PLL_SET_LFCON | | |
1412 | TEGRA_PLL_USE_LOCK, pll_d_freq_table, &pll_d_lock); | |
1413 | clk_register_clkdev(clk, "pll_d", NULL); | |
c9e2d69a | 1414 | clks[TEGRA114_CLK_PLL_D] = clk; |
2cb5efef PDS |
1415 | |
1416 | /* PLLD_OUT0 */ | |
1417 | clk = clk_register_fixed_factor(NULL, "pll_d_out0", "pll_d", | |
1418 | CLK_SET_RATE_PARENT, 1, 2); | |
1419 | clk_register_clkdev(clk, "pll_d_out0", NULL); | |
c9e2d69a | 1420 | clks[TEGRA114_CLK_PLL_D_OUT0] = clk; |
2cb5efef PDS |
1421 | |
1422 | /* PLLD2 */ | |
1423 | clk = tegra_clk_register_pll("pll_d2", "pll_ref", clk_base, pmc, 0, | |
1424 | 0, &pll_d2_params, | |
1425 | TEGRA_PLL_HAS_CPCON | TEGRA_PLL_SET_LFCON | | |
1426 | TEGRA_PLL_USE_LOCK, pll_d_freq_table, &pll_d2_lock); | |
1427 | clk_register_clkdev(clk, "pll_d2", NULL); | |
c9e2d69a | 1428 | clks[TEGRA114_CLK_PLL_D2] = clk; |
2cb5efef PDS |
1429 | |
1430 | /* PLLD2_OUT0 */ | |
1431 | clk = clk_register_fixed_factor(NULL, "pll_d2_out0", "pll_d2", | |
1432 | CLK_SET_RATE_PARENT, 1, 2); | |
1433 | clk_register_clkdev(clk, "pll_d2_out0", NULL); | |
c9e2d69a | 1434 | clks[TEGRA114_CLK_PLL_D2_OUT0] = clk; |
2cb5efef PDS |
1435 | |
1436 | /* PLLA */ | |
1437 | clk = tegra_clk_register_pll("pll_a", "pll_p_out1", clk_base, pmc, 0, | |
1438 | 0, &pll_a_params, TEGRA_PLL_HAS_CPCON | | |
1439 | TEGRA_PLL_USE_LOCK, pll_a_freq_table, NULL); | |
1440 | clk_register_clkdev(clk, "pll_a", NULL); | |
c9e2d69a | 1441 | clks[TEGRA114_CLK_PLL_A] = clk; |
2cb5efef PDS |
1442 | |
1443 | /* PLLA_OUT0 */ | |
1444 | clk = tegra_clk_register_divider("pll_a_out0_div", "pll_a", | |
1445 | clk_base + PLLA_OUT, 0, TEGRA_DIVIDER_ROUND_UP, | |
1446 | 8, 8, 1, NULL); | |
1447 | clk = tegra_clk_register_pll_out("pll_a_out0", "pll_a_out0_div", | |
1448 | clk_base + PLLA_OUT, 1, 0, CLK_IGNORE_UNUSED | | |
1449 | CLK_SET_RATE_PARENT, 0, NULL); | |
1450 | clk_register_clkdev(clk, "pll_a_out0", NULL); | |
c9e2d69a | 1451 | clks[TEGRA114_CLK_PLL_A_OUT0] = clk; |
2cb5efef PDS |
1452 | |
1453 | /* PLLRE */ | |
1454 | _clip_vco_min(&pll_re_vco_params); | |
1455 | clk = tegra_clk_register_pllre("pll_re_vco", "pll_ref", clk_base, pmc, | |
1456 | 0, 0, &pll_re_vco_params, TEGRA_PLL_USE_LOCK, | |
1457 | NULL, &pll_re_lock, pll_ref_freq); | |
1458 | clk_register_clkdev(clk, "pll_re_vco", NULL); | |
c9e2d69a | 1459 | clks[TEGRA114_CLK_PLL_RE_VCO] = clk; |
2cb5efef PDS |
1460 | |
1461 | clk = clk_register_divider_table(NULL, "pll_re_out", "pll_re_vco", 0, | |
1462 | clk_base + PLLRE_BASE, 16, 4, 0, | |
1463 | pll_re_div_table, &pll_re_lock); | |
1464 | clk_register_clkdev(clk, "pll_re_out", NULL); | |
c9e2d69a | 1465 | clks[TEGRA114_CLK_PLL_RE_OUT] = clk; |
2cb5efef PDS |
1466 | |
1467 | /* PLLE */ | |
1468 | clk = tegra_clk_register_plle_tegra114("pll_e_out0", "pll_re_vco", | |
1469 | clk_base, 0, 100000000, &pll_e_params, | |
1470 | pll_e_freq_table, NULL); | |
1471 | clk_register_clkdev(clk, "pll_e_out0", NULL); | |
c9e2d69a | 1472 | clks[TEGRA114_CLK_PLL_E_OUT0] = clk; |
2cb5efef PDS |
1473 | } |
1474 | ||
1475 | static const char *mux_audio_sync_clk[] = { "spdif_in_sync", "i2s0_sync", | |
1476 | "i2s1_sync", "i2s2_sync", "i2s3_sync", "i2s4_sync", "vimclk_sync", | |
1477 | }; | |
1478 | ||
1479 | static const char *clk_out1_parents[] = { "clk_m", "clk_m_div2", | |
1480 | "clk_m_div4", "extern1", | |
1481 | }; | |
1482 | ||
1483 | static const char *clk_out2_parents[] = { "clk_m", "clk_m_div2", | |
1484 | "clk_m_div4", "extern2", | |
1485 | }; | |
1486 | ||
1487 | static const char *clk_out3_parents[] = { "clk_m", "clk_m_div2", | |
1488 | "clk_m_div4", "extern3", | |
1489 | }; | |
1490 | ||
1491 | static void __init tegra114_audio_clk_init(void __iomem *clk_base) | |
1492 | { | |
1493 | struct clk *clk; | |
1494 | ||
1495 | /* spdif_in_sync */ | |
1496 | clk = tegra_clk_register_sync_source("spdif_in_sync", 24000000, | |
1497 | 24000000); | |
1498 | clk_register_clkdev(clk, "spdif_in_sync", NULL); | |
c9e2d69a | 1499 | clks[TEGRA114_CLK_SPDIF_IN_SYNC] = clk; |
2cb5efef PDS |
1500 | |
1501 | /* i2s0_sync */ | |
1502 | clk = tegra_clk_register_sync_source("i2s0_sync", 24000000, 24000000); | |
1503 | clk_register_clkdev(clk, "i2s0_sync", NULL); | |
c9e2d69a | 1504 | clks[TEGRA114_CLK_I2S0_SYNC] = clk; |
2cb5efef PDS |
1505 | |
1506 | /* i2s1_sync */ | |
1507 | clk = tegra_clk_register_sync_source("i2s1_sync", 24000000, 24000000); | |
1508 | clk_register_clkdev(clk, "i2s1_sync", NULL); | |
c9e2d69a | 1509 | clks[TEGRA114_CLK_I2S1_SYNC] = clk; |
2cb5efef PDS |
1510 | |
1511 | /* i2s2_sync */ | |
1512 | clk = tegra_clk_register_sync_source("i2s2_sync", 24000000, 24000000); | |
1513 | clk_register_clkdev(clk, "i2s2_sync", NULL); | |
c9e2d69a | 1514 | clks[TEGRA114_CLK_I2S2_SYNC] = clk; |
2cb5efef PDS |
1515 | |
1516 | /* i2s3_sync */ | |
1517 | clk = tegra_clk_register_sync_source("i2s3_sync", 24000000, 24000000); | |
1518 | clk_register_clkdev(clk, "i2s3_sync", NULL); | |
c9e2d69a | 1519 | clks[TEGRA114_CLK_I2S3_SYNC] = clk; |
2cb5efef PDS |
1520 | |
1521 | /* i2s4_sync */ | |
1522 | clk = tegra_clk_register_sync_source("i2s4_sync", 24000000, 24000000); | |
1523 | clk_register_clkdev(clk, "i2s4_sync", NULL); | |
c9e2d69a | 1524 | clks[TEGRA114_CLK_I2S4_SYNC] = clk; |
2cb5efef PDS |
1525 | |
1526 | /* vimclk_sync */ | |
1527 | clk = tegra_clk_register_sync_source("vimclk_sync", 24000000, 24000000); | |
1528 | clk_register_clkdev(clk, "vimclk_sync", NULL); | |
c9e2d69a | 1529 | clks[TEGRA114_CLK_VIMCLK_SYNC] = clk; |
2cb5efef PDS |
1530 | |
1531 | /* audio0 */ | |
1532 | clk = clk_register_mux(NULL, "audio0_mux", mux_audio_sync_clk, | |
819c1de3 JH |
1533 | ARRAY_SIZE(mux_audio_sync_clk), |
1534 | CLK_SET_RATE_NO_REPARENT, | |
2cb5efef PDS |
1535 | clk_base + AUDIO_SYNC_CLK_I2S0, 0, 3, 0, |
1536 | NULL); | |
c9e2d69a | 1537 | clks[TEGRA114_CLK_AUDIO0_MUX] = clk; |
2cb5efef PDS |
1538 | clk = clk_register_gate(NULL, "audio0", "audio0_mux", 0, |
1539 | clk_base + AUDIO_SYNC_CLK_I2S0, 4, | |
1540 | CLK_GATE_SET_TO_DISABLE, NULL); | |
1541 | clk_register_clkdev(clk, "audio0", NULL); | |
c9e2d69a | 1542 | clks[TEGRA114_CLK_AUDIO0] = clk; |
2cb5efef PDS |
1543 | |
1544 | /* audio1 */ | |
1545 | clk = clk_register_mux(NULL, "audio1_mux", mux_audio_sync_clk, | |
819c1de3 JH |
1546 | ARRAY_SIZE(mux_audio_sync_clk), |
1547 | CLK_SET_RATE_NO_REPARENT, | |
2cb5efef PDS |
1548 | clk_base + AUDIO_SYNC_CLK_I2S1, 0, 3, 0, |
1549 | NULL); | |
c9e2d69a | 1550 | clks[TEGRA114_CLK_AUDIO1_MUX] = clk; |
2cb5efef PDS |
1551 | clk = clk_register_gate(NULL, "audio1", "audio1_mux", 0, |
1552 | clk_base + AUDIO_SYNC_CLK_I2S1, 4, | |
1553 | CLK_GATE_SET_TO_DISABLE, NULL); | |
1554 | clk_register_clkdev(clk, "audio1", NULL); | |
c9e2d69a | 1555 | clks[TEGRA114_CLK_AUDIO1] = clk; |
2cb5efef PDS |
1556 | |
1557 | /* audio2 */ | |
1558 | clk = clk_register_mux(NULL, "audio2_mux", mux_audio_sync_clk, | |
819c1de3 JH |
1559 | ARRAY_SIZE(mux_audio_sync_clk), |
1560 | CLK_SET_RATE_NO_REPARENT, | |
2cb5efef PDS |
1561 | clk_base + AUDIO_SYNC_CLK_I2S2, 0, 3, 0, |
1562 | NULL); | |
c9e2d69a | 1563 | clks[TEGRA114_CLK_AUDIO2_MUX] = clk; |
2cb5efef PDS |
1564 | clk = clk_register_gate(NULL, "audio2", "audio2_mux", 0, |
1565 | clk_base + AUDIO_SYNC_CLK_I2S2, 4, | |
1566 | CLK_GATE_SET_TO_DISABLE, NULL); | |
1567 | clk_register_clkdev(clk, "audio2", NULL); | |
c9e2d69a | 1568 | clks[TEGRA114_CLK_AUDIO2] = clk; |
2cb5efef PDS |
1569 | |
1570 | /* audio3 */ | |
1571 | clk = clk_register_mux(NULL, "audio3_mux", mux_audio_sync_clk, | |
819c1de3 JH |
1572 | ARRAY_SIZE(mux_audio_sync_clk), |
1573 | CLK_SET_RATE_NO_REPARENT, | |
2cb5efef PDS |
1574 | clk_base + AUDIO_SYNC_CLK_I2S3, 0, 3, 0, |
1575 | NULL); | |
c9e2d69a | 1576 | clks[TEGRA114_CLK_AUDIO3_MUX] = clk; |
2cb5efef PDS |
1577 | clk = clk_register_gate(NULL, "audio3", "audio3_mux", 0, |
1578 | clk_base + AUDIO_SYNC_CLK_I2S3, 4, | |
1579 | CLK_GATE_SET_TO_DISABLE, NULL); | |
1580 | clk_register_clkdev(clk, "audio3", NULL); | |
c9e2d69a | 1581 | clks[TEGRA114_CLK_AUDIO3] = clk; |
2cb5efef PDS |
1582 | |
1583 | /* audio4 */ | |
1584 | clk = clk_register_mux(NULL, "audio4_mux", mux_audio_sync_clk, | |
819c1de3 JH |
1585 | ARRAY_SIZE(mux_audio_sync_clk), |
1586 | CLK_SET_RATE_NO_REPARENT, | |
2cb5efef PDS |
1587 | clk_base + AUDIO_SYNC_CLK_I2S4, 0, 3, 0, |
1588 | NULL); | |
c9e2d69a | 1589 | clks[TEGRA114_CLK_AUDIO4_MUX] = clk; |
2cb5efef PDS |
1590 | clk = clk_register_gate(NULL, "audio4", "audio4_mux", 0, |
1591 | clk_base + AUDIO_SYNC_CLK_I2S4, 4, | |
1592 | CLK_GATE_SET_TO_DISABLE, NULL); | |
1593 | clk_register_clkdev(clk, "audio4", NULL); | |
c9e2d69a | 1594 | clks[TEGRA114_CLK_AUDIO4] = clk; |
2cb5efef PDS |
1595 | |
1596 | /* spdif */ | |
1597 | clk = clk_register_mux(NULL, "spdif_mux", mux_audio_sync_clk, | |
819c1de3 JH |
1598 | ARRAY_SIZE(mux_audio_sync_clk), |
1599 | CLK_SET_RATE_NO_REPARENT, | |
2cb5efef PDS |
1600 | clk_base + AUDIO_SYNC_CLK_SPDIF, 0, 3, 0, |
1601 | NULL); | |
c9e2d69a | 1602 | clks[TEGRA114_CLK_SPDIF_MUX] = clk; |
2cb5efef PDS |
1603 | clk = clk_register_gate(NULL, "spdif", "spdif_mux", 0, |
1604 | clk_base + AUDIO_SYNC_CLK_SPDIF, 4, | |
1605 | CLK_GATE_SET_TO_DISABLE, NULL); | |
1606 | clk_register_clkdev(clk, "spdif", NULL); | |
c9e2d69a | 1607 | clks[TEGRA114_CLK_SPDIF] = clk; |
2cb5efef PDS |
1608 | |
1609 | /* audio0_2x */ | |
1610 | clk = clk_register_fixed_factor(NULL, "audio0_doubler", "audio0", | |
1611 | CLK_SET_RATE_PARENT, 2, 1); | |
1612 | clk = tegra_clk_register_divider("audio0_div", "audio0_doubler", | |
1613 | clk_base + AUDIO_SYNC_DOUBLER, 0, 0, 24, 1, | |
1614 | 0, &clk_doubler_lock); | |
1615 | clk = tegra_clk_register_periph_gate("audio0_2x", "audio0_div", | |
1616 | TEGRA_PERIPH_NO_RESET, clk_base, | |
1617 | CLK_SET_RATE_PARENT, 113, &periph_v_regs, | |
1618 | periph_clk_enb_refcnt); | |
1619 | clk_register_clkdev(clk, "audio0_2x", NULL); | |
c9e2d69a | 1620 | clks[TEGRA114_CLK_AUDIO0_2X] = clk; |
2cb5efef PDS |
1621 | |
1622 | /* audio1_2x */ | |
1623 | clk = clk_register_fixed_factor(NULL, "audio1_doubler", "audio1", | |
1624 | CLK_SET_RATE_PARENT, 2, 1); | |
1625 | clk = tegra_clk_register_divider("audio1_div", "audio1_doubler", | |
1626 | clk_base + AUDIO_SYNC_DOUBLER, 0, 0, 25, 1, | |
1627 | 0, &clk_doubler_lock); | |
1628 | clk = tegra_clk_register_periph_gate("audio1_2x", "audio1_div", | |
1629 | TEGRA_PERIPH_NO_RESET, clk_base, | |
1630 | CLK_SET_RATE_PARENT, 114, &periph_v_regs, | |
1631 | periph_clk_enb_refcnt); | |
1632 | clk_register_clkdev(clk, "audio1_2x", NULL); | |
c9e2d69a | 1633 | clks[TEGRA114_CLK_AUDIO1_2X] = clk; |
2cb5efef PDS |
1634 | |
1635 | /* audio2_2x */ | |
1636 | clk = clk_register_fixed_factor(NULL, "audio2_doubler", "audio2", | |
1637 | CLK_SET_RATE_PARENT, 2, 1); | |
1638 | clk = tegra_clk_register_divider("audio2_div", "audio2_doubler", | |
1639 | clk_base + AUDIO_SYNC_DOUBLER, 0, 0, 26, 1, | |
1640 | 0, &clk_doubler_lock); | |
1641 | clk = tegra_clk_register_periph_gate("audio2_2x", "audio2_div", | |
1642 | TEGRA_PERIPH_NO_RESET, clk_base, | |
1643 | CLK_SET_RATE_PARENT, 115, &periph_v_regs, | |
1644 | periph_clk_enb_refcnt); | |
1645 | clk_register_clkdev(clk, "audio2_2x", NULL); | |
c9e2d69a | 1646 | clks[TEGRA114_CLK_AUDIO2_2X] = clk; |
2cb5efef PDS |
1647 | |
1648 | /* audio3_2x */ | |
1649 | clk = clk_register_fixed_factor(NULL, "audio3_doubler", "audio3", | |
1650 | CLK_SET_RATE_PARENT, 2, 1); | |
1651 | clk = tegra_clk_register_divider("audio3_div", "audio3_doubler", | |
1652 | clk_base + AUDIO_SYNC_DOUBLER, 0, 0, 27, 1, | |
1653 | 0, &clk_doubler_lock); | |
1654 | clk = tegra_clk_register_periph_gate("audio3_2x", "audio3_div", | |
1655 | TEGRA_PERIPH_NO_RESET, clk_base, | |
1656 | CLK_SET_RATE_PARENT, 116, &periph_v_regs, | |
1657 | periph_clk_enb_refcnt); | |
1658 | clk_register_clkdev(clk, "audio3_2x", NULL); | |
c9e2d69a | 1659 | clks[TEGRA114_CLK_AUDIO3_2X] = clk; |
2cb5efef PDS |
1660 | |
1661 | /* audio4_2x */ | |
1662 | clk = clk_register_fixed_factor(NULL, "audio4_doubler", "audio4", | |
1663 | CLK_SET_RATE_PARENT, 2, 1); | |
1664 | clk = tegra_clk_register_divider("audio4_div", "audio4_doubler", | |
1665 | clk_base + AUDIO_SYNC_DOUBLER, 0, 0, 28, 1, | |
1666 | 0, &clk_doubler_lock); | |
1667 | clk = tegra_clk_register_periph_gate("audio4_2x", "audio4_div", | |
1668 | TEGRA_PERIPH_NO_RESET, clk_base, | |
1669 | CLK_SET_RATE_PARENT, 117, &periph_v_regs, | |
1670 | periph_clk_enb_refcnt); | |
1671 | clk_register_clkdev(clk, "audio4_2x", NULL); | |
c9e2d69a | 1672 | clks[TEGRA114_CLK_AUDIO4_2X] = clk; |
2cb5efef PDS |
1673 | |
1674 | /* spdif_2x */ | |
1675 | clk = clk_register_fixed_factor(NULL, "spdif_doubler", "spdif", | |
1676 | CLK_SET_RATE_PARENT, 2, 1); | |
1677 | clk = tegra_clk_register_divider("spdif_div", "spdif_doubler", | |
1678 | clk_base + AUDIO_SYNC_DOUBLER, 0, 0, 29, 1, | |
1679 | 0, &clk_doubler_lock); | |
1680 | clk = tegra_clk_register_periph_gate("spdif_2x", "spdif_div", | |
1681 | TEGRA_PERIPH_NO_RESET, clk_base, | |
1682 | CLK_SET_RATE_PARENT, 118, | |
1683 | &periph_v_regs, periph_clk_enb_refcnt); | |
1684 | clk_register_clkdev(clk, "spdif_2x", NULL); | |
c9e2d69a | 1685 | clks[TEGRA114_CLK_SPDIF_2X] = clk; |
2cb5efef PDS |
1686 | } |
1687 | ||
1688 | static void __init tegra114_pmc_clk_init(void __iomem *pmc_base) | |
1689 | { | |
1690 | struct clk *clk; | |
1691 | ||
1692 | /* clk_out_1 */ | |
1693 | clk = clk_register_mux(NULL, "clk_out_1_mux", clk_out1_parents, | |
819c1de3 JH |
1694 | ARRAY_SIZE(clk_out1_parents), |
1695 | CLK_SET_RATE_NO_REPARENT, | |
2cb5efef PDS |
1696 | pmc_base + PMC_CLK_OUT_CNTRL, 6, 3, 0, |
1697 | &clk_out_lock); | |
c9e2d69a | 1698 | clks[TEGRA114_CLK_CLK_OUT_1_MUX] = clk; |
2cb5efef PDS |
1699 | clk = clk_register_gate(NULL, "clk_out_1", "clk_out_1_mux", 0, |
1700 | pmc_base + PMC_CLK_OUT_CNTRL, 2, 0, | |
1701 | &clk_out_lock); | |
1702 | clk_register_clkdev(clk, "extern1", "clk_out_1"); | |
c9e2d69a | 1703 | clks[TEGRA114_CLK_CLK_OUT_1] = clk; |
2cb5efef PDS |
1704 | |
1705 | /* clk_out_2 */ | |
1706 | clk = clk_register_mux(NULL, "clk_out_2_mux", clk_out2_parents, | |
819c1de3 JH |
1707 | ARRAY_SIZE(clk_out2_parents), |
1708 | CLK_SET_RATE_NO_REPARENT, | |
2cb5efef PDS |
1709 | pmc_base + PMC_CLK_OUT_CNTRL, 14, 3, 0, |
1710 | &clk_out_lock); | |
c9e2d69a | 1711 | clks[TEGRA114_CLK_CLK_OUT_2_MUX] = clk; |
2cb5efef PDS |
1712 | clk = clk_register_gate(NULL, "clk_out_2", "clk_out_2_mux", 0, |
1713 | pmc_base + PMC_CLK_OUT_CNTRL, 10, 0, | |
1714 | &clk_out_lock); | |
1715 | clk_register_clkdev(clk, "extern2", "clk_out_2"); | |
c9e2d69a | 1716 | clks[TEGRA114_CLK_CLK_OUT_2] = clk; |
2cb5efef PDS |
1717 | |
1718 | /* clk_out_3 */ | |
1719 | clk = clk_register_mux(NULL, "clk_out_3_mux", clk_out3_parents, | |
819c1de3 JH |
1720 | ARRAY_SIZE(clk_out3_parents), |
1721 | CLK_SET_RATE_NO_REPARENT, | |
2cb5efef PDS |
1722 | pmc_base + PMC_CLK_OUT_CNTRL, 22, 3, 0, |
1723 | &clk_out_lock); | |
c9e2d69a | 1724 | clks[TEGRA114_CLK_CLK_OUT_3_MUX] = clk; |
2cb5efef PDS |
1725 | clk = clk_register_gate(NULL, "clk_out_3", "clk_out_3_mux", 0, |
1726 | pmc_base + PMC_CLK_OUT_CNTRL, 18, 0, | |
1727 | &clk_out_lock); | |
1728 | clk_register_clkdev(clk, "extern3", "clk_out_3"); | |
c9e2d69a | 1729 | clks[TEGRA114_CLK_CLK_OUT_3] = clk; |
2cb5efef PDS |
1730 | |
1731 | /* blink */ | |
9139227d AC |
1732 | /* clear the blink timer register to directly output clk_32k */ |
1733 | writel_relaxed(0, pmc_base + PMC_BLINK_TIMER); | |
2cb5efef PDS |
1734 | clk = clk_register_gate(NULL, "blink_override", "clk_32k", 0, |
1735 | pmc_base + PMC_DPD_PADS_ORIDE, | |
1736 | PMC_DPD_PADS_ORIDE_BLINK_ENB, 0, NULL); | |
1737 | clk = clk_register_gate(NULL, "blink", "blink_override", 0, | |
1738 | pmc_base + PMC_CTRL, | |
1739 | PMC_CTRL_BLINK_ENB, 0, NULL); | |
1740 | clk_register_clkdev(clk, "blink", NULL); | |
c9e2d69a | 1741 | clks[TEGRA114_CLK_BLINK] = clk; |
2cb5efef PDS |
1742 | |
1743 | } | |
1744 | ||
1745 | static const char *sclk_parents[] = { "clk_m", "pll_c_out1", "pll_p_out4", | |
29b09447 | 1746 | "pll_p", "pll_p_out2", "unused", |
2cb5efef PDS |
1747 | "clk_32k", "pll_m_out1" }; |
1748 | ||
1749 | static const char *cclk_g_parents[] = { "clk_m", "pll_c", "clk_32k", "pll_m", | |
1750 | "pll_p", "pll_p_out4", "unused", | |
1751 | "unused", "pll_x" }; | |
1752 | ||
1753 | static const char *cclk_lp_parents[] = { "clk_m", "pll_c", "clk_32k", "pll_m", | |
1754 | "pll_p", "pll_p_out4", "unused", | |
1755 | "unused", "pll_x", "pll_x_out0" }; | |
1756 | ||
1757 | static void __init tegra114_super_clk_init(void __iomem *clk_base) | |
1758 | { | |
1759 | struct clk *clk; | |
1760 | ||
1761 | /* CCLKG */ | |
1762 | clk = tegra_clk_register_super_mux("cclk_g", cclk_g_parents, | |
1763 | ARRAY_SIZE(cclk_g_parents), | |
1764 | CLK_SET_RATE_PARENT, | |
1765 | clk_base + CCLKG_BURST_POLICY, | |
1766 | 0, 4, 0, 0, NULL); | |
1767 | clk_register_clkdev(clk, "cclk_g", NULL); | |
c9e2d69a | 1768 | clks[TEGRA114_CLK_CCLK_G] = clk; |
2cb5efef PDS |
1769 | |
1770 | /* CCLKLP */ | |
1771 | clk = tegra_clk_register_super_mux("cclk_lp", cclk_lp_parents, | |
1772 | ARRAY_SIZE(cclk_lp_parents), | |
1773 | CLK_SET_RATE_PARENT, | |
1774 | clk_base + CCLKLP_BURST_POLICY, | |
1775 | 0, 4, 8, 9, NULL); | |
1776 | clk_register_clkdev(clk, "cclk_lp", NULL); | |
c9e2d69a | 1777 | clks[TEGRA114_CLK_CCLK_LP] = clk; |
2cb5efef PDS |
1778 | |
1779 | /* SCLK */ | |
1780 | clk = tegra_clk_register_super_mux("sclk", sclk_parents, | |
1781 | ARRAY_SIZE(sclk_parents), | |
1782 | CLK_SET_RATE_PARENT, | |
1783 | clk_base + SCLK_BURST_POLICY, | |
1784 | 0, 4, 0, 0, NULL); | |
1785 | clk_register_clkdev(clk, "sclk", NULL); | |
c9e2d69a | 1786 | clks[TEGRA114_CLK_SCLK] = clk; |
2cb5efef PDS |
1787 | |
1788 | /* HCLK */ | |
1789 | clk = clk_register_divider(NULL, "hclk_div", "sclk", 0, | |
1790 | clk_base + SYSTEM_CLK_RATE, 4, 2, 0, | |
1791 | &sysrate_lock); | |
1792 | clk = clk_register_gate(NULL, "hclk", "hclk_div", CLK_SET_RATE_PARENT | | |
1793 | CLK_IGNORE_UNUSED, clk_base + SYSTEM_CLK_RATE, | |
1794 | 7, CLK_GATE_SET_TO_DISABLE, &sysrate_lock); | |
1795 | clk_register_clkdev(clk, "hclk", NULL); | |
c9e2d69a | 1796 | clks[TEGRA114_CLK_HCLK] = clk; |
2cb5efef PDS |
1797 | |
1798 | /* PCLK */ | |
1799 | clk = clk_register_divider(NULL, "pclk_div", "hclk", 0, | |
1800 | clk_base + SYSTEM_CLK_RATE, 0, 2, 0, | |
1801 | &sysrate_lock); | |
1802 | clk = clk_register_gate(NULL, "pclk", "pclk_div", CLK_SET_RATE_PARENT | | |
1803 | CLK_IGNORE_UNUSED, clk_base + SYSTEM_CLK_RATE, | |
1804 | 3, CLK_GATE_SET_TO_DISABLE, &sysrate_lock); | |
1805 | clk_register_clkdev(clk, "pclk", NULL); | |
c9e2d69a | 1806 | clks[TEGRA114_CLK_PCLK] = clk; |
2cb5efef PDS |
1807 | } |
1808 | ||
1809 | static struct tegra_periph_init_data tegra_periph_clk_list[] = { | |
c9e2d69a PDS |
1810 | TEGRA_INIT_DATA_MUX("i2s0", NULL, "tegra30-i2s.0", mux_pllaout0_audio0_2x_pllp_clkm, CLK_SOURCE_I2S0, 30, &periph_l_regs, TEGRA_PERIPH_ON_APB, TEGRA114_CLK_I2S0), |
1811 | TEGRA_INIT_DATA_MUX("i2s1", NULL, "tegra30-i2s.1", mux_pllaout0_audio1_2x_pllp_clkm, CLK_SOURCE_I2S1, 11, &periph_l_regs, TEGRA_PERIPH_ON_APB, TEGRA114_CLK_I2S1), | |
1812 | TEGRA_INIT_DATA_MUX("i2s2", NULL, "tegra30-i2s.2", mux_pllaout0_audio2_2x_pllp_clkm, CLK_SOURCE_I2S2, 18, &periph_l_regs, TEGRA_PERIPH_ON_APB, TEGRA114_CLK_I2S2), | |
1813 | TEGRA_INIT_DATA_MUX("i2s3", NULL, "tegra30-i2s.3", mux_pllaout0_audio3_2x_pllp_clkm, CLK_SOURCE_I2S3, 101, &periph_v_regs, TEGRA_PERIPH_ON_APB, TEGRA114_CLK_I2S3), | |
1814 | TEGRA_INIT_DATA_MUX("i2s4", NULL, "tegra30-i2s.4", mux_pllaout0_audio4_2x_pllp_clkm, CLK_SOURCE_I2S4, 102, &periph_v_regs, TEGRA_PERIPH_ON_APB, TEGRA114_CLK_I2S4), | |
1815 | TEGRA_INIT_DATA_MUX("spdif_out", "spdif_out", "tegra30-spdif", mux_pllaout0_audio_2x_pllp_clkm, CLK_SOURCE_SPDIF_OUT, 10, &periph_l_regs, TEGRA_PERIPH_ON_APB, TEGRA114_CLK_SPDIF_OUT), | |
1816 | TEGRA_INIT_DATA_MUX("spdif_in", "spdif_in", "tegra30-spdif", mux_pllp_pllc_pllm, CLK_SOURCE_SPDIF_IN, 10, &periph_l_regs, TEGRA_PERIPH_ON_APB, TEGRA114_CLK_SPDIF_IN), | |
1817 | TEGRA_INIT_DATA_MUX("pwm", NULL, "pwm", mux_pllp_pllc_clk32_clkm, CLK_SOURCE_PWM, 17, &periph_l_regs, TEGRA_PERIPH_ON_APB, TEGRA114_CLK_PWM), | |
1818 | TEGRA_INIT_DATA_MUX("adx", NULL, "adx", mux_plla_pllc_pllp_clkm, CLK_SOURCE_ADX, 154, &periph_w_regs, TEGRA_PERIPH_ON_APB, TEGRA114_CLK_ADX), | |
1819 | TEGRA_INIT_DATA_MUX("amx", NULL, "amx", mux_plla_pllc_pllp_clkm, CLK_SOURCE_AMX, 153, &periph_w_regs, TEGRA_PERIPH_ON_APB, TEGRA114_CLK_AMX), | |
1820 | TEGRA_INIT_DATA_MUX("hda", "hda", "tegra30-hda", mux_pllp_pllc_pllm_clkm, CLK_SOURCE_HDA, 125, &periph_v_regs, TEGRA_PERIPH_ON_APB, TEGRA114_CLK_HDA), | |
1821 | TEGRA_INIT_DATA_MUX("hda2codec_2x", "hda2codec", "tegra30-hda", mux_pllp_pllc_pllm_clkm, CLK_SOURCE_HDA2CODEC_2X, 111, &periph_v_regs, TEGRA_PERIPH_ON_APB, TEGRA114_CLK_HDA2CODEC_2X), | |
2b54ffc2 MZ |
1822 | TEGRA_INIT_DATA_MUX8("sbc1", NULL, "tegra11-spi.0", mux_pllp_pllc2_c_c3_pllm_clkm, CLK_SOURCE_SBC1, 41, &periph_h_regs, TEGRA_PERIPH_ON_APB, TEGRA114_CLK_SBC1), |
1823 | TEGRA_INIT_DATA_MUX8("sbc2", NULL, "tegra11-spi.1", mux_pllp_pllc2_c_c3_pllm_clkm, CLK_SOURCE_SBC2, 44, &periph_h_regs, TEGRA_PERIPH_ON_APB, TEGRA114_CLK_SBC2), | |
1824 | TEGRA_INIT_DATA_MUX8("sbc3", NULL, "tegra11-spi.2", mux_pllp_pllc2_c_c3_pllm_clkm, CLK_SOURCE_SBC3, 46, &periph_h_regs, TEGRA_PERIPH_ON_APB, TEGRA114_CLK_SBC3), | |
1825 | TEGRA_INIT_DATA_MUX8("sbc4", NULL, "tegra11-spi.3", mux_pllp_pllc2_c_c3_pllm_clkm, CLK_SOURCE_SBC4, 68, &periph_u_regs, TEGRA_PERIPH_ON_APB, TEGRA114_CLK_SBC4), | |
1826 | TEGRA_INIT_DATA_MUX8("sbc5", NULL, "tegra11-spi.4", mux_pllp_pllc2_c_c3_pllm_clkm, CLK_SOURCE_SBC5, 104, &periph_v_regs, TEGRA_PERIPH_ON_APB, TEGRA114_CLK_SBC5), | |
1827 | TEGRA_INIT_DATA_MUX8("sbc6", NULL, "tegra11-spi.5", mux_pllp_pllc2_c_c3_pllm_clkm, CLK_SOURCE_SBC6, 105, &periph_v_regs, TEGRA_PERIPH_ON_APB, TEGRA114_CLK_SBC6), | |
c9e2d69a PDS |
1828 | TEGRA_INIT_DATA_MUX8("ndflash", NULL, "tegra_nand", mux_pllp_pllc2_c_c3_pllm_clkm, CLK_SOURCE_NDFLASH, 13, &periph_u_regs, TEGRA_PERIPH_ON_APB, TEGRA114_CLK_NDSPEED), |
1829 | TEGRA_INIT_DATA_MUX8("ndspeed", NULL, "tegra_nand_speed", mux_pllp_pllc2_c_c3_pllm_clkm, CLK_SOURCE_NDSPEED, 80, &periph_u_regs, TEGRA_PERIPH_ON_APB, TEGRA114_CLK_NDSPEED), | |
1830 | TEGRA_INIT_DATA_MUX("vfir", NULL, "vfir", mux_pllp_pllc_pllm_clkm, CLK_SOURCE_VFIR, 7, &periph_l_regs, TEGRA_PERIPH_ON_APB, TEGRA114_CLK_VFIR), | |
1831 | TEGRA_INIT_DATA_MUX("sdmmc1", NULL, "sdhci-tegra.0", mux_pllp_pllc_pllm_clkm, CLK_SOURCE_SDMMC1, 14, &periph_l_regs, 0, TEGRA114_CLK_SDMMC1), | |
1832 | TEGRA_INIT_DATA_MUX("sdmmc2", NULL, "sdhci-tegra.1", mux_pllp_pllc_pllm_clkm, CLK_SOURCE_SDMMC2, 9, &periph_l_regs, 0, TEGRA114_CLK_SDMMC2), | |
1833 | TEGRA_INIT_DATA_MUX("sdmmc3", NULL, "sdhci-tegra.2", mux_pllp_pllc_pllm_clkm, CLK_SOURCE_SDMMC3, 69, &periph_u_regs, 0, TEGRA114_CLK_SDMMC3), | |
1834 | TEGRA_INIT_DATA_MUX("sdmmc4", NULL, "sdhci-tegra.3", mux_pllp_pllc_pllm_clkm, CLK_SOURCE_SDMMC4, 15, &periph_l_regs, 0, TEGRA114_CLK_SDMMC4), | |
1835 | TEGRA_INIT_DATA_INT("vde", NULL, "vde", mux_pllp_pllc2_c_c3_pllm_clkm, CLK_SOURCE_VDE, 61, &periph_h_regs, 0, TEGRA114_CLK_VDE), | |
1836 | TEGRA_INIT_DATA_MUX_FLAGS("csite", NULL, "csite", mux_pllp_pllc_pllm_clkm, CLK_SOURCE_CSITE, 73, &periph_u_regs, TEGRA_PERIPH_ON_APB, TEGRA114_CLK_CSITE, CLK_IGNORE_UNUSED), | |
1837 | TEGRA_INIT_DATA_MUX("la", NULL, "la", mux_pllp_pllc_pllm_clkm, CLK_SOURCE_LA, 76, &periph_u_regs, TEGRA_PERIPH_ON_APB, TEGRA114_CLK_LA), | |
1838 | TEGRA_INIT_DATA_MUX("trace", NULL, "trace", mux_pllp_pllc_pllm_clkm, CLK_SOURCE_TRACE, 77, &periph_u_regs, TEGRA_PERIPH_ON_APB, TEGRA114_CLK_TRACE), | |
1839 | TEGRA_INIT_DATA_MUX("owr", NULL, "tegra_w1", mux_pllp_pllc_pllm_clkm, CLK_SOURCE_OWR, 71, &periph_u_regs, TEGRA_PERIPH_ON_APB, TEGRA114_CLK_OWR), | |
1840 | TEGRA_INIT_DATA_MUX("nor", NULL, "tegra-nor", mux_pllp_pllc_pllm_clkm, CLK_SOURCE_NOR, 42, &periph_h_regs, 0, TEGRA114_CLK_NOR), | |
1841 | TEGRA_INIT_DATA_MUX("mipi", NULL, "mipi", mux_pllp_pllc_pllm_clkm, CLK_SOURCE_MIPI, 50, &periph_h_regs, TEGRA_PERIPH_ON_APB, TEGRA114_CLK_MIPI), | |
1842 | TEGRA_INIT_DATA_I2C("i2c1", "div-clk", "tegra11-i2c.0", mux_pllp_clkm, CLK_SOURCE_I2C1, 12, &periph_l_regs, TEGRA114_CLK_I2C1), | |
1843 | TEGRA_INIT_DATA_I2C("i2c2", "div-clk", "tegra11-i2c.1", mux_pllp_clkm, CLK_SOURCE_I2C2, 54, &periph_h_regs, TEGRA114_CLK_I2C2), | |
1844 | TEGRA_INIT_DATA_I2C("i2c3", "div-clk", "tegra11-i2c.2", mux_pllp_clkm, CLK_SOURCE_I2C3, 67, &periph_u_regs, TEGRA114_CLK_I2C3), | |
1845 | TEGRA_INIT_DATA_I2C("i2c4", "div-clk", "tegra11-i2c.3", mux_pllp_clkm, CLK_SOURCE_I2C4, 103, &periph_v_regs, TEGRA114_CLK_I2C4), | |
1846 | TEGRA_INIT_DATA_I2C("i2c5", "div-clk", "tegra11-i2c.4", mux_pllp_clkm, CLK_SOURCE_I2C5, 47, &periph_h_regs, TEGRA114_CLK_I2C5), | |
1847 | TEGRA_INIT_DATA_UART("uarta", NULL, "tegra_uart.0", mux_pllp_pllc_pllm_clkm, CLK_SOURCE_UARTA, 6, &periph_l_regs, TEGRA114_CLK_UARTA), | |
1848 | TEGRA_INIT_DATA_UART("uartb", NULL, "tegra_uart.1", mux_pllp_pllc_pllm_clkm, CLK_SOURCE_UARTB, 7, &periph_l_regs, TEGRA114_CLK_UARTB), | |
1849 | TEGRA_INIT_DATA_UART("uartc", NULL, "tegra_uart.2", mux_pllp_pllc_pllm_clkm, CLK_SOURCE_UARTC, 55, &periph_h_regs, TEGRA114_CLK_UARTC), | |
1850 | TEGRA_INIT_DATA_UART("uartd", NULL, "tegra_uart.3", mux_pllp_pllc_pllm_clkm, CLK_SOURCE_UARTD, 65, &periph_u_regs, TEGRA114_CLK_UARTD), | |
1851 | TEGRA_INIT_DATA_INT("3d", NULL, "3d", mux_pllm_pllc2_c_c3_pllp_plla, CLK_SOURCE_3D, 24, &periph_l_regs, 0, TEGRA114_CLK_GR_3D), | |
1852 | TEGRA_INIT_DATA_INT("2d", NULL, "2d", mux_pllm_pllc2_c_c3_pllp_plla, CLK_SOURCE_2D, 21, &periph_l_regs, 0, TEGRA114_CLK_GR_2D), | |
1853 | TEGRA_INIT_DATA_MUX("vi_sensor", "vi_sensor", "tegra_camera", mux_pllm_pllc2_c_c3_pllp_plla, CLK_SOURCE_VI_SENSOR, 20, &periph_l_regs, TEGRA_PERIPH_NO_RESET, TEGRA114_CLK_VI_SENSOR), | |
1854 | TEGRA_INIT_DATA_INT8("vi", "vi", "tegra_camera", mux_pllm_pllc2_c_c3_pllp_plla, CLK_SOURCE_VI, 20, &periph_l_regs, 0, TEGRA114_CLK_VI), | |
1855 | TEGRA_INIT_DATA_INT8("epp", NULL, "epp", mux_pllm_pllc2_c_c3_pllp_plla, CLK_SOURCE_EPP, 19, &periph_l_regs, 0, TEGRA114_CLK_EPP), | |
1856 | TEGRA_INIT_DATA_INT8("msenc", NULL, "msenc", mux_pllm_pllc2_c_c3_pllp_plla, CLK_SOURCE_MSENC, 91, &periph_u_regs, TEGRA_PERIPH_WAR_1005168, TEGRA114_CLK_MSENC), | |
1857 | TEGRA_INIT_DATA_INT8("tsec", NULL, "tsec", mux_pllp_pllc2_c_c3_pllm_clkm, CLK_SOURCE_TSEC, 83, &periph_u_regs, 0, TEGRA114_CLK_TSEC), | |
1858 | TEGRA_INIT_DATA_INT8("host1x", NULL, "host1x", mux_pllm_pllc2_c_c3_pllp_plla, CLK_SOURCE_HOST1X, 28, &periph_l_regs, 0, TEGRA114_CLK_HOST1X), | |
1859 | TEGRA_INIT_DATA_MUX8("hdmi", NULL, "hdmi", mux_pllp_pllm_plld_plla_pllc_plld2_clkm, CLK_SOURCE_HDMI, 51, &periph_h_regs, 0, TEGRA114_CLK_HDMI), | |
1860 | TEGRA_INIT_DATA_MUX("cilab", "cilab", "tegra_camera", mux_pllp_pllc_clkm, CLK_SOURCE_CILAB, 144, &periph_w_regs, 0, TEGRA114_CLK_CILAB), | |
1861 | TEGRA_INIT_DATA_MUX("cilcd", "cilcd", "tegra_camera", mux_pllp_pllc_clkm, CLK_SOURCE_CILCD, 145, &periph_w_regs, 0, TEGRA114_CLK_CILCD), | |
1862 | TEGRA_INIT_DATA_MUX("cile", "cile", "tegra_camera", mux_pllp_pllc_clkm, CLK_SOURCE_CILE, 146, &periph_w_regs, 0, TEGRA114_CLK_CILE), | |
1863 | TEGRA_INIT_DATA_MUX("dsialp", "dsialp", "tegradc.0", mux_pllp_pllc_clkm, CLK_SOURCE_DSIALP, 147, &periph_w_regs, 0, TEGRA114_CLK_DSIALP), | |
1864 | TEGRA_INIT_DATA_MUX("dsiblp", "dsiblp", "tegradc.1", mux_pllp_pllc_clkm, CLK_SOURCE_DSIBLP, 148, &periph_w_regs, 0, TEGRA114_CLK_DSIBLP), | |
1865 | TEGRA_INIT_DATA_MUX("tsensor", NULL, "tegra-tsensor", mux_pllp_pllc_clkm_clk32, CLK_SOURCE_TSENSOR, 100, &periph_v_regs, TEGRA_PERIPH_ON_APB, TEGRA114_CLK_TSENSOR), | |
1866 | TEGRA_INIT_DATA_MUX("actmon", NULL, "actmon", mux_pllp_pllc_clk32_clkm, CLK_SOURCE_ACTMON, 119, &periph_v_regs, 0, TEGRA114_CLK_ACTMON), | |
1867 | TEGRA_INIT_DATA_MUX8("extern1", NULL, "extern1", mux_plla_clk32_pllp_clkm_plle, CLK_SOURCE_EXTERN1, 120, &periph_v_regs, 0, TEGRA114_CLK_EXTERN1), | |
1868 | TEGRA_INIT_DATA_MUX8("extern2", NULL, "extern2", mux_plla_clk32_pllp_clkm_plle, CLK_SOURCE_EXTERN2, 121, &periph_v_regs, 0, TEGRA114_CLK_EXTERN2), | |
1869 | TEGRA_INIT_DATA_MUX8("extern3", NULL, "extern3", mux_plla_clk32_pllp_clkm_plle, CLK_SOURCE_EXTERN3, 122, &periph_v_regs, 0, TEGRA114_CLK_EXTERN3), | |
1870 | TEGRA_INIT_DATA_MUX("i2cslow", NULL, "i2cslow", mux_pllp_pllc_clk32_clkm, CLK_SOURCE_I2CSLOW, 81, &periph_u_regs, TEGRA_PERIPH_ON_APB, TEGRA114_CLK_I2CSLOW), | |
1871 | TEGRA_INIT_DATA_INT8("se", NULL, "se", mux_pllp_pllc2_c_c3_pllm_clkm, CLK_SOURCE_SE, 127, &periph_v_regs, TEGRA_PERIPH_ON_APB, TEGRA114_CLK_SE), | |
1872 | TEGRA_INIT_DATA_INT_FLAGS("mselect", NULL, "mselect", mux_pllp_clkm, CLK_SOURCE_MSELECT, 99, &periph_v_regs, 0, TEGRA114_CLK_MSELECT, CLK_IGNORE_UNUSED), | |
1873 | TEGRA_INIT_DATA_MUX("dfll_ref", "ref", "t114_dfll", mux_pllp_clkm, CLK_SOURCE_DFLL_REF, 155, &periph_w_regs, TEGRA_PERIPH_ON_APB, TEGRA114_CLK_DFLL_REF), | |
1874 | TEGRA_INIT_DATA_MUX("dfll_soc", "soc", "t114_dfll", mux_pllp_clkm, CLK_SOURCE_DFLL_SOC, 155, &periph_w_regs, TEGRA_PERIPH_ON_APB, TEGRA114_CLK_DFLL_SOC), | |
1875 | TEGRA_INIT_DATA_MUX8("soc_therm", NULL, "soc_therm", mux_pllm_pllc_pllp_plla, CLK_SOURCE_SOC_THERM, 78, &periph_u_regs, TEGRA_PERIPH_ON_APB, TEGRA114_CLK_SOC_THERM), | |
1876 | TEGRA_INIT_DATA_XUSB("xusb_host_src", "host_src", "tegra_xhci", mux_clkm_pllp_pllc_pllre, CLK_SOURCE_XUSB_HOST_SRC, 143, &periph_w_regs, TEGRA_PERIPH_ON_APB | TEGRA_PERIPH_NO_RESET, TEGRA114_CLK_XUSB_HOST_SRC), | |
1877 | TEGRA_INIT_DATA_XUSB("xusb_falcon_src", "falcon_src", "tegra_xhci", mux_clkm_pllp_pllc_pllre, CLK_SOURCE_XUSB_FALCON_SRC, 143, &periph_w_regs, TEGRA_PERIPH_NO_RESET, TEGRA114_CLK_XUSB_FALCON_SRC), | |
1878 | TEGRA_INIT_DATA_XUSB("xusb_fs_src", "fs_src", "tegra_xhci", mux_clkm_48M_pllp_480M, CLK_SOURCE_XUSB_FS_SRC, 143, &periph_w_regs, TEGRA_PERIPH_NO_RESET, TEGRA114_CLK_XUSB_FS_SRC), | |
1879 | TEGRA_INIT_DATA_XUSB("xusb_ss_src", "ss_src", "tegra_xhci", mux_clkm_pllre_clk32_480M_pllc_ref, CLK_SOURCE_XUSB_SS_SRC, 143, &periph_w_regs, TEGRA_PERIPH_NO_RESET, TEGRA114_CLK_XUSB_SS_SRC), | |
1880 | TEGRA_INIT_DATA_XUSB("xusb_dev_src", "dev_src", "tegra_xhci", mux_clkm_pllp_pllc_pllre, CLK_SOURCE_XUSB_DEV_SRC, 95, &periph_u_regs, TEGRA_PERIPH_ON_APB | TEGRA_PERIPH_NO_RESET, TEGRA114_CLK_XUSB_DEV_SRC), | |
1881 | TEGRA_INIT_DATA_AUDIO("d_audio", "d_audio", "tegra30-ahub", CLK_SOURCE_D_AUDIO, 106, &periph_v_regs, TEGRA_PERIPH_ON_APB, TEGRA114_CLK_D_AUDIO), | |
1882 | TEGRA_INIT_DATA_AUDIO("dam0", NULL, "tegra30-dam.0", CLK_SOURCE_DAM0, 108, &periph_v_regs, TEGRA_PERIPH_ON_APB, TEGRA114_CLK_DAM0), | |
1883 | TEGRA_INIT_DATA_AUDIO("dam1", NULL, "tegra30-dam.1", CLK_SOURCE_DAM1, 109, &periph_v_regs, TEGRA_PERIPH_ON_APB, TEGRA114_CLK_DAM1), | |
1884 | TEGRA_INIT_DATA_AUDIO("dam2", NULL, "tegra30-dam.2", CLK_SOURCE_DAM2, 110, &periph_v_regs, TEGRA_PERIPH_ON_APB, TEGRA114_CLK_DAM2), | |
2cb5efef PDS |
1885 | }; |
1886 | ||
1887 | static struct tegra_periph_init_data tegra_periph_nodiv_clk_list[] = { | |
c9e2d69a PDS |
1888 | TEGRA_INIT_DATA_NODIV("disp1", NULL, "tegradc.0", mux_pllp_pllm_plld_plla_pllc_plld2_clkm, CLK_SOURCE_DISP1, 29, 7, 27, &periph_l_regs, 0, TEGRA114_CLK_DISP1), |
1889 | TEGRA_INIT_DATA_NODIV("disp2", NULL, "tegradc.1", mux_pllp_pllm_plld_plla_pllc_plld2_clkm, CLK_SOURCE_DISP2, 29, 7, 26, &periph_l_regs, 0, TEGRA114_CLK_DISP2), | |
2cb5efef PDS |
1890 | }; |
1891 | ||
1892 | static __init void tegra114_periph_clk_init(void __iomem *clk_base) | |
1893 | { | |
1894 | struct tegra_periph_init_data *data; | |
1895 | struct clk *clk; | |
1896 | int i; | |
1897 | u32 val; | |
1898 | ||
1899 | /* apbdma */ | |
1900 | clk = tegra_clk_register_periph_gate("apbdma", "clk_m", 0, clk_base, | |
1901 | 0, 34, &periph_h_regs, | |
1902 | periph_clk_enb_refcnt); | |
c9e2d69a | 1903 | clks[TEGRA114_CLK_APBDMA] = clk; |
2cb5efef PDS |
1904 | |
1905 | /* rtc */ | |
1906 | clk = tegra_clk_register_periph_gate("rtc", "clk_32k", | |
1907 | TEGRA_PERIPH_ON_APB | | |
1908 | TEGRA_PERIPH_NO_RESET, clk_base, | |
1909 | 0, 4, &periph_l_regs, | |
1910 | periph_clk_enb_refcnt); | |
1911 | clk_register_clkdev(clk, NULL, "rtc-tegra"); | |
c9e2d69a | 1912 | clks[TEGRA114_CLK_RTC] = clk; |
2cb5efef PDS |
1913 | |
1914 | /* kbc */ | |
1915 | clk = tegra_clk_register_periph_gate("kbc", "clk_32k", | |
1916 | TEGRA_PERIPH_ON_APB | | |
1917 | TEGRA_PERIPH_NO_RESET, clk_base, | |
1918 | 0, 36, &periph_h_regs, | |
1919 | periph_clk_enb_refcnt); | |
c9e2d69a | 1920 | clks[TEGRA114_CLK_KBC] = clk; |
2cb5efef PDS |
1921 | |
1922 | /* timer */ | |
1923 | clk = tegra_clk_register_periph_gate("timer", "clk_m", 0, clk_base, | |
1924 | 0, 5, &periph_l_regs, | |
1925 | periph_clk_enb_refcnt); | |
1926 | clk_register_clkdev(clk, NULL, "timer"); | |
c9e2d69a | 1927 | clks[TEGRA114_CLK_TIMER] = clk; |
2cb5efef PDS |
1928 | |
1929 | /* kfuse */ | |
1930 | clk = tegra_clk_register_periph_gate("kfuse", "clk_m", | |
1931 | TEGRA_PERIPH_ON_APB, clk_base, 0, 40, | |
1932 | &periph_h_regs, periph_clk_enb_refcnt); | |
c9e2d69a | 1933 | clks[TEGRA114_CLK_KFUSE] = clk; |
2cb5efef PDS |
1934 | |
1935 | /* fuse */ | |
1936 | clk = tegra_clk_register_periph_gate("fuse", "clk_m", | |
1937 | TEGRA_PERIPH_ON_APB, clk_base, 0, 39, | |
1938 | &periph_h_regs, periph_clk_enb_refcnt); | |
c9e2d69a | 1939 | clks[TEGRA114_CLK_FUSE] = clk; |
2cb5efef PDS |
1940 | |
1941 | /* fuse_burn */ | |
1942 | clk = tegra_clk_register_periph_gate("fuse_burn", "clk_m", | |
1943 | TEGRA_PERIPH_ON_APB, clk_base, 0, 39, | |
1944 | &periph_h_regs, periph_clk_enb_refcnt); | |
c9e2d69a | 1945 | clks[TEGRA114_CLK_FUSE_BURN] = clk; |
2cb5efef PDS |
1946 | |
1947 | /* apbif */ | |
1948 | clk = tegra_clk_register_periph_gate("apbif", "clk_m", | |
1949 | TEGRA_PERIPH_ON_APB, clk_base, 0, 107, | |
1950 | &periph_v_regs, periph_clk_enb_refcnt); | |
c9e2d69a | 1951 | clks[TEGRA114_CLK_APBIF] = clk; |
2cb5efef PDS |
1952 | |
1953 | /* hda2hdmi */ | |
1954 | clk = tegra_clk_register_periph_gate("hda2hdmi", "clk_m", | |
1955 | TEGRA_PERIPH_ON_APB, clk_base, 0, 128, | |
1956 | &periph_w_regs, periph_clk_enb_refcnt); | |
c9e2d69a | 1957 | clks[TEGRA114_CLK_HDA2HDMI] = clk; |
2cb5efef PDS |
1958 | |
1959 | /* vcp */ | |
1960 | clk = tegra_clk_register_periph_gate("vcp", "clk_m", 0, clk_base, 0, | |
1961 | 29, &periph_l_regs, | |
1962 | periph_clk_enb_refcnt); | |
c9e2d69a | 1963 | clks[TEGRA114_CLK_VCP] = clk; |
2cb5efef PDS |
1964 | |
1965 | /* bsea */ | |
1966 | clk = tegra_clk_register_periph_gate("bsea", "clk_m", 0, clk_base, | |
1967 | 0, 62, &periph_h_regs, | |
1968 | periph_clk_enb_refcnt); | |
c9e2d69a | 1969 | clks[TEGRA114_CLK_BSEA] = clk; |
2cb5efef PDS |
1970 | |
1971 | /* bsev */ | |
1972 | clk = tegra_clk_register_periph_gate("bsev", "clk_m", 0, clk_base, | |
1973 | 0, 63, &periph_h_regs, | |
1974 | periph_clk_enb_refcnt); | |
c9e2d69a | 1975 | clks[TEGRA114_CLK_BSEV] = clk; |
2cb5efef PDS |
1976 | |
1977 | /* mipi-cal */ | |
1978 | clk = tegra_clk_register_periph_gate("mipi-cal", "clk_m", 0, clk_base, | |
1979 | 0, 56, &periph_h_regs, | |
1980 | periph_clk_enb_refcnt); | |
c9e2d69a | 1981 | clks[TEGRA114_CLK_MIPI_CAL] = clk; |
2cb5efef PDS |
1982 | |
1983 | /* usbd */ | |
1984 | clk = tegra_clk_register_periph_gate("usbd", "clk_m", 0, clk_base, | |
1985 | 0, 22, &periph_l_regs, | |
1986 | periph_clk_enb_refcnt); | |
c9e2d69a | 1987 | clks[TEGRA114_CLK_USBD] = clk; |
2cb5efef PDS |
1988 | |
1989 | /* usb2 */ | |
1990 | clk = tegra_clk_register_periph_gate("usb2", "clk_m", 0, clk_base, | |
1991 | 0, 58, &periph_h_regs, | |
1992 | periph_clk_enb_refcnt); | |
c9e2d69a | 1993 | clks[TEGRA114_CLK_USB2] = clk; |
2cb5efef PDS |
1994 | |
1995 | /* usb3 */ | |
1996 | clk = tegra_clk_register_periph_gate("usb3", "clk_m", 0, clk_base, | |
1997 | 0, 59, &periph_h_regs, | |
1998 | periph_clk_enb_refcnt); | |
c9e2d69a | 1999 | clks[TEGRA114_CLK_USB3] = clk; |
2cb5efef PDS |
2000 | |
2001 | /* csi */ | |
2002 | clk = tegra_clk_register_periph_gate("csi", "pll_p_out3", 0, clk_base, | |
2003 | 0, 52, &periph_h_regs, | |
2004 | periph_clk_enb_refcnt); | |
c9e2d69a | 2005 | clks[TEGRA114_CLK_CSI] = clk; |
2cb5efef PDS |
2006 | |
2007 | /* isp */ | |
2008 | clk = tegra_clk_register_periph_gate("isp", "clk_m", 0, clk_base, 0, | |
2009 | 23, &periph_l_regs, | |
2010 | periph_clk_enb_refcnt); | |
c9e2d69a | 2011 | clks[TEGRA114_CLK_ISP] = clk; |
2cb5efef PDS |
2012 | |
2013 | /* csus */ | |
2014 | clk = tegra_clk_register_periph_gate("csus", "clk_m", | |
2015 | TEGRA_PERIPH_NO_RESET, clk_base, 0, 92, | |
2016 | &periph_u_regs, periph_clk_enb_refcnt); | |
c9e2d69a | 2017 | clks[TEGRA114_CLK_CSUS] = clk; |
2cb5efef PDS |
2018 | |
2019 | /* dds */ | |
2020 | clk = tegra_clk_register_periph_gate("dds", "clk_m", | |
2021 | TEGRA_PERIPH_ON_APB, clk_base, 0, 150, | |
2022 | &periph_w_regs, periph_clk_enb_refcnt); | |
c9e2d69a | 2023 | clks[TEGRA114_CLK_DDS] = clk; |
2cb5efef PDS |
2024 | |
2025 | /* dp2 */ | |
2026 | clk = tegra_clk_register_periph_gate("dp2", "clk_m", | |
2027 | TEGRA_PERIPH_ON_APB, clk_base, 0, 152, | |
2028 | &periph_w_regs, periph_clk_enb_refcnt); | |
c9e2d69a | 2029 | clks[TEGRA114_CLK_DP2] = clk; |
2cb5efef PDS |
2030 | |
2031 | /* dtv */ | |
2032 | clk = tegra_clk_register_periph_gate("dtv", "clk_m", | |
2033 | TEGRA_PERIPH_ON_APB, clk_base, 0, 79, | |
2034 | &periph_u_regs, periph_clk_enb_refcnt); | |
c9e2d69a | 2035 | clks[TEGRA114_CLK_DTV] = clk; |
2cb5efef PDS |
2036 | |
2037 | /* dsia */ | |
2038 | clk = clk_register_mux(NULL, "dsia_mux", mux_plld_out0_plld2_out0, | |
819c1de3 JH |
2039 | ARRAY_SIZE(mux_plld_out0_plld2_out0), |
2040 | CLK_SET_RATE_NO_REPARENT, | |
2cb5efef | 2041 | clk_base + PLLD_BASE, 25, 1, 0, &pll_d_lock); |
c9e2d69a | 2042 | clks[TEGRA114_CLK_DSIA_MUX] = clk; |
2cb5efef PDS |
2043 | clk = tegra_clk_register_periph_gate("dsia", "dsia_mux", 0, clk_base, |
2044 | 0, 48, &periph_h_regs, | |
2045 | periph_clk_enb_refcnt); | |
c9e2d69a | 2046 | clks[TEGRA114_CLK_DSIA] = clk; |
2cb5efef PDS |
2047 | |
2048 | /* dsib */ | |
2049 | clk = clk_register_mux(NULL, "dsib_mux", mux_plld_out0_plld2_out0, | |
819c1de3 JH |
2050 | ARRAY_SIZE(mux_plld_out0_plld2_out0), |
2051 | CLK_SET_RATE_NO_REPARENT, | |
2cb5efef | 2052 | clk_base + PLLD2_BASE, 25, 1, 0, &pll_d2_lock); |
c9e2d69a | 2053 | clks[TEGRA114_CLK_DSIB_MUX] = clk; |
2cb5efef PDS |
2054 | clk = tegra_clk_register_periph_gate("dsib", "dsib_mux", 0, clk_base, |
2055 | 0, 82, &periph_u_regs, | |
2056 | periph_clk_enb_refcnt); | |
c9e2d69a | 2057 | clks[TEGRA114_CLK_DSIB] = clk; |
2cb5efef PDS |
2058 | |
2059 | /* xusb_hs_src */ | |
2060 | val = readl(clk_base + CLK_SOURCE_XUSB_SS_SRC); | |
2061 | val |= BIT(25); /* always select PLLU_60M */ | |
2062 | writel(val, clk_base + CLK_SOURCE_XUSB_SS_SRC); | |
2063 | ||
2064 | clk = clk_register_fixed_factor(NULL, "xusb_hs_src", "pll_u_60M", 0, | |
2065 | 1, 1); | |
c9e2d69a | 2066 | clks[TEGRA114_CLK_XUSB_HS_SRC] = clk; |
2cb5efef PDS |
2067 | |
2068 | /* xusb_host */ | |
2069 | clk = tegra_clk_register_periph_gate("xusb_host", "xusb_host_src", 0, | |
2070 | clk_base, 0, 89, &periph_u_regs, | |
2071 | periph_clk_enb_refcnt); | |
c9e2d69a | 2072 | clks[TEGRA114_CLK_XUSB_HOST] = clk; |
2cb5efef PDS |
2073 | |
2074 | /* xusb_ss */ | |
2075 | clk = tegra_clk_register_periph_gate("xusb_ss", "xusb_ss_src", 0, | |
2076 | clk_base, 0, 156, &periph_w_regs, | |
2077 | periph_clk_enb_refcnt); | |
c9e2d69a | 2078 | clks[TEGRA114_CLK_XUSB_HOST] = clk; |
2cb5efef PDS |
2079 | |
2080 | /* xusb_dev */ | |
2081 | clk = tegra_clk_register_periph_gate("xusb_dev", "xusb_dev_src", 0, | |
2082 | clk_base, 0, 95, &periph_u_regs, | |
2083 | periph_clk_enb_refcnt); | |
c9e2d69a | 2084 | clks[TEGRA114_CLK_XUSB_DEV] = clk; |
2cb5efef PDS |
2085 | |
2086 | /* emc */ | |
2087 | clk = clk_register_mux(NULL, "emc_mux", mux_pllmcp_clkm, | |
819c1de3 JH |
2088 | ARRAY_SIZE(mux_pllmcp_clkm), |
2089 | CLK_SET_RATE_NO_REPARENT, | |
2cb5efef PDS |
2090 | clk_base + CLK_SOURCE_EMC, |
2091 | 29, 3, 0, NULL); | |
2092 | clk = tegra_clk_register_periph_gate("emc", "emc_mux", 0, clk_base, | |
2093 | CLK_IGNORE_UNUSED, 57, &periph_h_regs, | |
2094 | periph_clk_enb_refcnt); | |
c9e2d69a | 2095 | clks[TEGRA114_CLK_EMC] = clk; |
2cb5efef PDS |
2096 | |
2097 | for (i = 0; i < ARRAY_SIZE(tegra_periph_clk_list); i++) { | |
2098 | data = &tegra_periph_clk_list[i]; | |
2099 | clk = tegra_clk_register_periph(data->name, data->parent_names, | |
2100 | data->num_parents, &data->periph, | |
2101 | clk_base, data->offset, data->flags); | |
2102 | clks[data->clk_id] = clk; | |
2103 | } | |
2104 | ||
2105 | for (i = 0; i < ARRAY_SIZE(tegra_periph_nodiv_clk_list); i++) { | |
2106 | data = &tegra_periph_nodiv_clk_list[i]; | |
2107 | clk = tegra_clk_register_periph_nodiv(data->name, | |
2108 | data->parent_names, data->num_parents, | |
2109 | &data->periph, clk_base, data->offset); | |
2110 | clks[data->clk_id] = clk; | |
2111 | } | |
2112 | } | |
2113 | ||
31972fd9 JL |
2114 | /* Tegra114 CPU clock and reset control functions */ |
2115 | static void tegra114_wait_cpu_in_reset(u32 cpu) | |
2116 | { | |
2117 | unsigned int reg; | |
2118 | ||
2119 | do { | |
2120 | reg = readl(clk_base + CLK_RST_CONTROLLER_CPU_CMPLX_STATUS); | |
2121 | cpu_relax(); | |
2122 | } while (!(reg & (1 << cpu))); /* check CPU been reset or not */ | |
2123 | } | |
2124 | static void tegra114_disable_cpu_clock(u32 cpu) | |
2125 | { | |
2126 | /* flow controller would take care in the power sequence. */ | |
2127 | } | |
2128 | ||
ad7d1140 JL |
2129 | #ifdef CONFIG_PM_SLEEP |
2130 | static void tegra114_cpu_clock_suspend(void) | |
2131 | { | |
2132 | /* switch coresite to clk_m, save off original source */ | |
2133 | tegra114_cpu_clk_sctx.clk_csite_src = | |
2134 | readl(clk_base + CLK_SOURCE_CSITE); | |
2135 | writel(3 << 30, clk_base + CLK_SOURCE_CSITE); | |
0017f447 JL |
2136 | |
2137 | tegra114_cpu_clk_sctx.cclkg_burst = | |
2138 | readl(clk_base + CCLKG_BURST_POLICY); | |
2139 | tegra114_cpu_clk_sctx.cclkg_divider = | |
2140 | readl(clk_base + CCLKG_BURST_POLICY + 4); | |
ad7d1140 JL |
2141 | } |
2142 | ||
2143 | static void tegra114_cpu_clock_resume(void) | |
2144 | { | |
2145 | writel(tegra114_cpu_clk_sctx.clk_csite_src, | |
2146 | clk_base + CLK_SOURCE_CSITE); | |
0017f447 JL |
2147 | |
2148 | writel(tegra114_cpu_clk_sctx.cclkg_burst, | |
2149 | clk_base + CCLKG_BURST_POLICY); | |
2150 | writel(tegra114_cpu_clk_sctx.cclkg_divider, | |
2151 | clk_base + CCLKG_BURST_POLICY + 4); | |
ad7d1140 JL |
2152 | } |
2153 | #endif | |
2154 | ||
31972fd9 JL |
2155 | static struct tegra_cpu_car_ops tegra114_cpu_car_ops = { |
2156 | .wait_for_reset = tegra114_wait_cpu_in_reset, | |
2157 | .disable_clock = tegra114_disable_cpu_clock, | |
ad7d1140 JL |
2158 | #ifdef CONFIG_PM_SLEEP |
2159 | .suspend = tegra114_cpu_clock_suspend, | |
2160 | .resume = tegra114_cpu_clock_resume, | |
2161 | #endif | |
31972fd9 | 2162 | }; |
2cb5efef PDS |
2163 | |
2164 | static const struct of_device_id pmc_match[] __initconst = { | |
2165 | { .compatible = "nvidia,tegra114-pmc" }, | |
2166 | {}, | |
2167 | }; | |
2168 | ||
9e60121f PW |
2169 | /* |
2170 | * dfll_soc/dfll_ref apparently must be kept enabled, otherwise I2C5 | |
2171 | * breaks | |
2172 | */ | |
056dfcf6 | 2173 | static struct tegra_clk_init_table init_table[] __initdata = { |
c9e2d69a PDS |
2174 | {TEGRA114_CLK_UARTA, TEGRA114_CLK_PLL_P, 408000000, 0}, |
2175 | {TEGRA114_CLK_UARTB, TEGRA114_CLK_PLL_P, 408000000, 0}, | |
2176 | {TEGRA114_CLK_UARTC, TEGRA114_CLK_PLL_P, 408000000, 0}, | |
2177 | {TEGRA114_CLK_UARTD, TEGRA114_CLK_PLL_P, 408000000, 0}, | |
2178 | {TEGRA114_CLK_PLL_A, TEGRA114_CLK_CLK_MAX, 564480000, 1}, | |
2179 | {TEGRA114_CLK_PLL_A_OUT0, TEGRA114_CLK_CLK_MAX, 11289600, 1}, | |
2180 | {TEGRA114_CLK_EXTERN1, TEGRA114_CLK_PLL_A_OUT0, 0, 1}, | |
2181 | {TEGRA114_CLK_CLK_OUT_1_MUX, TEGRA114_CLK_EXTERN1, 0, 1}, | |
2182 | {TEGRA114_CLK_CLK_OUT_1, TEGRA114_CLK_CLK_MAX, 0, 1}, | |
2183 | {TEGRA114_CLK_I2S0, TEGRA114_CLK_PLL_A_OUT0, 11289600, 0}, | |
2184 | {TEGRA114_CLK_I2S1, TEGRA114_CLK_PLL_A_OUT0, 11289600, 0}, | |
2185 | {TEGRA114_CLK_I2S2, TEGRA114_CLK_PLL_A_OUT0, 11289600, 0}, | |
2186 | {TEGRA114_CLK_I2S3, TEGRA114_CLK_PLL_A_OUT0, 11289600, 0}, | |
2187 | {TEGRA114_CLK_I2S4, TEGRA114_CLK_PLL_A_OUT0, 11289600, 0}, | |
2188 | {TEGRA114_CLK_DFLL_SOC, TEGRA114_CLK_PLL_P, 51000000, 1}, | |
2189 | {TEGRA114_CLK_DFLL_REF, TEGRA114_CLK_PLL_P, 51000000, 1}, | |
2190 | /* This MUST be the last entry. */ | |
2191 | {TEGRA114_CLK_CLK_MAX, TEGRA114_CLK_CLK_MAX, 0, 0}, | |
2cb5efef PDS |
2192 | }; |
2193 | ||
2194 | static void __init tegra114_clock_apply_init_table(void) | |
2195 | { | |
c9e2d69a | 2196 | tegra_init_from_table(init_table, clks, TEGRA114_CLK_CLK_MAX); |
2cb5efef PDS |
2197 | } |
2198 | ||
25c9ded6 PW |
2199 | |
2200 | /** | |
2201 | * tegra114_car_barrier - wait for pending writes to the CAR to complete | |
2202 | * | |
2203 | * Wait for any outstanding writes to the CAR MMIO space from this CPU | |
2204 | * to complete before continuing execution. No return value. | |
2205 | */ | |
2206 | static void tegra114_car_barrier(void) | |
2207 | { | |
2208 | wmb(); /* probably unnecessary */ | |
2209 | readl_relaxed(clk_base + CPU_FINETRIM_SELECT); | |
2210 | } | |
2211 | ||
2212 | /** | |
2213 | * tegra114_clock_tune_cpu_trimmers_high - use high-voltage propagation delays | |
2214 | * | |
2215 | * When the CPU rail voltage is in the high-voltage range, use the | |
2216 | * built-in hardwired clock propagation delays in the CPU clock | |
2217 | * shaper. No return value. | |
2218 | */ | |
2219 | void tegra114_clock_tune_cpu_trimmers_high(void) | |
2220 | { | |
2221 | u32 select = 0; | |
2222 | ||
2223 | /* Use hardwired rise->rise & fall->fall clock propagation delays */ | |
2224 | select |= ~(CPU_FINETRIM_1_FCPU_1 | CPU_FINETRIM_1_FCPU_2 | | |
2225 | CPU_FINETRIM_1_FCPU_3 | CPU_FINETRIM_1_FCPU_4 | | |
2226 | CPU_FINETRIM_1_FCPU_5 | CPU_FINETRIM_1_FCPU_6); | |
2227 | writel_relaxed(select, clk_base + CPU_FINETRIM_SELECT); | |
2228 | ||
2229 | tegra114_car_barrier(); | |
2230 | } | |
2231 | EXPORT_SYMBOL(tegra114_clock_tune_cpu_trimmers_high); | |
2232 | ||
2233 | /** | |
2234 | * tegra114_clock_tune_cpu_trimmers_low - use low-voltage propagation delays | |
2235 | * | |
2236 | * When the CPU rail voltage is in the low-voltage range, use the | |
2237 | * extended clock propagation delays set by | |
2238 | * tegra114_clock_tune_cpu_trimmers_init(). The intention is to | |
2239 | * maintain the input clock duty cycle that the FCPU subsystem | |
2240 | * expects. No return value. | |
2241 | */ | |
2242 | void tegra114_clock_tune_cpu_trimmers_low(void) | |
2243 | { | |
2244 | u32 select = 0; | |
2245 | ||
2246 | /* | |
2247 | * Use software-specified rise->rise & fall->fall clock | |
2248 | * propagation delays (from | |
2249 | * tegra114_clock_tune_cpu_trimmers_init() | |
2250 | */ | |
2251 | select |= (CPU_FINETRIM_1_FCPU_1 | CPU_FINETRIM_1_FCPU_2 | | |
2252 | CPU_FINETRIM_1_FCPU_3 | CPU_FINETRIM_1_FCPU_4 | | |
2253 | CPU_FINETRIM_1_FCPU_5 | CPU_FINETRIM_1_FCPU_6); | |
2254 | writel_relaxed(select, clk_base + CPU_FINETRIM_SELECT); | |
2255 | ||
2256 | tegra114_car_barrier(); | |
2257 | } | |
2258 | EXPORT_SYMBOL(tegra114_clock_tune_cpu_trimmers_low); | |
2259 | ||
2260 | /** | |
2261 | * tegra114_clock_tune_cpu_trimmers_init - set up and enable clk prop delays | |
2262 | * | |
2263 | * Program extended clock propagation delays into the FCPU clock | |
2264 | * shaper and enable them. XXX Define the purpose - peak current | |
2265 | * reduction? No return value. | |
2266 | */ | |
2267 | /* XXX Initial voltage rail state assumption issues? */ | |
2268 | void tegra114_clock_tune_cpu_trimmers_init(void) | |
2269 | { | |
2270 | u32 dr = 0, r = 0; | |
2271 | ||
2272 | /* Increment the rise->rise clock delay by four steps */ | |
2273 | r |= (CPU_FINETRIM_R_FCPU_1_MASK | CPU_FINETRIM_R_FCPU_2_MASK | | |
2274 | CPU_FINETRIM_R_FCPU_3_MASK | CPU_FINETRIM_R_FCPU_4_MASK | | |
2275 | CPU_FINETRIM_R_FCPU_5_MASK | CPU_FINETRIM_R_FCPU_6_MASK); | |
2276 | writel_relaxed(r, clk_base + CPU_FINETRIM_R); | |
2277 | ||
2278 | /* | |
2279 | * Use the rise->rise clock propagation delay specified in the | |
2280 | * r field | |
2281 | */ | |
2282 | dr |= (CPU_FINETRIM_1_FCPU_1 | CPU_FINETRIM_1_FCPU_2 | | |
2283 | CPU_FINETRIM_1_FCPU_3 | CPU_FINETRIM_1_FCPU_4 | | |
2284 | CPU_FINETRIM_1_FCPU_5 | CPU_FINETRIM_1_FCPU_6); | |
2285 | writel_relaxed(dr, clk_base + CPU_FINETRIM_DR); | |
2286 | ||
2287 | tegra114_clock_tune_cpu_trimmers_low(); | |
2288 | } | |
2289 | EXPORT_SYMBOL(tegra114_clock_tune_cpu_trimmers_init); | |
2290 | ||
1c472d8e PW |
2291 | /** |
2292 | * tegra114_clock_assert_dfll_dvco_reset - assert the DFLL's DVCO reset | |
2293 | * | |
2294 | * Assert the reset line of the DFLL's DVCO. No return value. | |
2295 | */ | |
2296 | void tegra114_clock_assert_dfll_dvco_reset(void) | |
2297 | { | |
2298 | u32 v; | |
2299 | ||
2300 | v = readl_relaxed(clk_base + RST_DFLL_DVCO); | |
2301 | v |= (1 << DVFS_DFLL_RESET_SHIFT); | |
2302 | writel_relaxed(v, clk_base + RST_DFLL_DVCO); | |
2303 | tegra114_car_barrier(); | |
2304 | } | |
2305 | EXPORT_SYMBOL(tegra114_clock_assert_dfll_dvco_reset); | |
2306 | ||
2307 | /** | |
2308 | * tegra114_clock_deassert_dfll_dvco_reset - deassert the DFLL's DVCO reset | |
2309 | * | |
2310 | * Deassert the reset line of the DFLL's DVCO, allowing the DVCO to | |
2311 | * operate. No return value. | |
2312 | */ | |
2313 | void tegra114_clock_deassert_dfll_dvco_reset(void) | |
2314 | { | |
2315 | u32 v; | |
2316 | ||
2317 | v = readl_relaxed(clk_base + RST_DFLL_DVCO); | |
2318 | v &= ~(1 << DVFS_DFLL_RESET_SHIFT); | |
2319 | writel_relaxed(v, clk_base + RST_DFLL_DVCO); | |
2320 | tegra114_car_barrier(); | |
2321 | } | |
2322 | EXPORT_SYMBOL(tegra114_clock_deassert_dfll_dvco_reset); | |
2323 | ||
061cec92 | 2324 | static void __init tegra114_clock_init(struct device_node *np) |
2cb5efef PDS |
2325 | { |
2326 | struct device_node *node; | |
2327 | int i; | |
2328 | ||
2329 | clk_base = of_iomap(np, 0); | |
2330 | if (!clk_base) { | |
2331 | pr_err("ioremap tegra114 CAR failed\n"); | |
2332 | return; | |
2333 | } | |
2334 | ||
2335 | node = of_find_matching_node(NULL, pmc_match); | |
2336 | if (!node) { | |
2337 | pr_err("Failed to find pmc node\n"); | |
2338 | WARN_ON(1); | |
2339 | return; | |
2340 | } | |
2341 | ||
2342 | pmc_base = of_iomap(node, 0); | |
2343 | if (!pmc_base) { | |
2344 | pr_err("Can't map pmc registers\n"); | |
2345 | WARN_ON(1); | |
2346 | return; | |
2347 | } | |
2348 | ||
2349 | if (tegra114_osc_clk_init(clk_base) < 0) | |
2350 | return; | |
2351 | ||
2352 | tegra114_fixed_clk_init(clk_base); | |
2353 | tegra114_pll_init(clk_base, pmc_base); | |
2354 | tegra114_periph_clk_init(clk_base); | |
2355 | tegra114_audio_clk_init(clk_base); | |
2356 | tegra114_pmc_clk_init(pmc_base); | |
2357 | tegra114_super_clk_init(clk_base); | |
2358 | ||
2359 | for (i = 0; i < ARRAY_SIZE(clks); i++) { | |
2360 | if (IS_ERR(clks[i])) { | |
2361 | pr_err | |
2362 | ("Tegra114 clk %d: register failed with %ld\n", | |
2363 | i, PTR_ERR(clks[i])); | |
2364 | } | |
2365 | if (!clks[i]) | |
2366 | clks[i] = ERR_PTR(-EINVAL); | |
2367 | } | |
2368 | ||
2369 | clk_data.clks = clks; | |
2370 | clk_data.clk_num = ARRAY_SIZE(clks); | |
2371 | of_clk_add_provider(np, of_clk_src_onecell_get, &clk_data); | |
2372 | ||
2373 | tegra_clk_apply_init_table = tegra114_clock_apply_init_table; | |
2374 | ||
2375 | tegra_cpu_car_ops = &tegra114_cpu_car_ops; | |
2376 | } | |
061cec92 | 2377 | CLK_OF_DECLARE(tegra114, "nvidia,tegra114-car", tegra114_clock_init); |