]> git.proxmox.com Git - mirror_ubuntu-artful-kernel.git/blame - drivers/cpufreq/intel_pstate.c
projects / mirror_ubuntu-artful-kernel.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
cpufreq: s3c64xx: remove incorrect __init annotation
[mirror_ubuntu-artful-kernel.git] / drivers / cpufreq / intel_pstate.c
CommitLineData
93f0822d 1/*
d1b68485 2 * intel_pstate.c: Native P state management for Intel processors
93f0822d
DB		 3 *
4 * (C) Copyright 2012 Intel Corporation
5 * Author: Dirk Brandewie <dirk.j.brandewie@intel.com>
6 *
7 * This program is free software; you can redistribute it and/or
8 * modify it under the terms of the GNU General Public License
9 * as published by the Free Software Foundation; version 2
10 * of the License.
11 */
12
4836df17
JP		 13#define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
14
93f0822d
DB		 15#include <linux/kernel.h>
16#include <linux/kernel_stat.h>
17#include <linux/module.h>
18#include <linux/ktime.h>
19#include <linux/hrtimer.h>
20#include <linux/tick.h>
21#include <linux/slab.h>
22#include <linux/sched.h>
23#include <linux/list.h>
24#include <linux/cpu.h>
25#include <linux/cpufreq.h>
26#include <linux/sysfs.h>
27#include <linux/types.h>
28#include <linux/fs.h>
29#include <linux/debugfs.h>
fbbcdc07 30#include <linux/acpi.h>
d6472302 31#include <linux/vmalloc.h>
93f0822d
DB		 32#include <trace/events/power.h>
33
34#include <asm/div64.h>
35#include <asm/msr.h>
36#include <asm/cpu_device_id.h>
64df1fdf 37#include <asm/cpufeature.h>
5b20c944 38#include <asm/intel-family.h>
93f0822d 39
001c76f0
RW		 40#define INTEL_CPUFREQ_TRANSITION_LATENCY 20000
41
938d21a2
PL		 42#define ATOM_RATIOS 0x66a
43#define ATOM_VIDS 0x66b
44#define ATOM_TURBO_RATIOS 0x66c
45#define ATOM_TURBO_VIDS 0x66d
61d8d2ab 46
9522a2ff
SP		 47#ifdef CONFIG_ACPI
48#include <acpi/processor.h>
49#endif
50
f0fe3cd7 51#define FRAC_BITS 8
93f0822d
DB		 52#define int_tofp(X) ((int64_t)(X) << FRAC_BITS)
53#define fp_toint(X) ((X) >> FRAC_BITS)
f0fe3cd7 54
a1c9787d
RW		 55#define EXT_BITS 6
56#define EXT_FRAC_BITS (EXT_BITS + FRAC_BITS)
d5dd33d9
SP		 57#define fp_ext_toint(X) ((X) >> EXT_FRAC_BITS)
58#define int_ext_tofp(X) ((int64_t)(X) << EXT_FRAC_BITS)
a1c9787d 59
93f0822d
DB		 60static inline int32_t mul_fp(int32_t x, int32_t y)
61{
62 return ((int64_t)x * (int64_t)y) >> FRAC_BITS;
63}
64
7180dddf 65static inline int32_t div_fp(s64 x, s64 y)
93f0822d 66{
7180dddf 67 return div64_s64((int64_t)x << FRAC_BITS, y);
93f0822d
DB		 68}
69
d022a65e
DB		 70static inline int ceiling_fp(int32_t x)
71{
72 int mask, ret;
73
74 ret = fp_toint(x);
75 mask = (1 << FRAC_BITS) - 1;
76 if (x & mask)
77 ret += 1;
78 return ret;
79}
80
a1c9787d
RW		 81static inline u64 mul_ext_fp(u64 x, u64 y)
82{
83 return (x * y) >> EXT_FRAC_BITS;
84}
85
86static inline u64 div_ext_fp(u64 x, u64 y)
87{
88 return div64_u64(x << EXT_FRAC_BITS, y);
89}
90
13ad7701
SP		 91/**
92 * struct sample - Store performance sample
a1c9787d 93 * @core_avg_perf: Ratio of APERF/MPERF which is the actual average
13ad7701
SP		 94 * performance during last sample period
95 * @busy_scaled: Scaled busy value which is used to calculate next
a1c9787d 96 * P state. This can be different than core_avg_perf
13ad7701
SP		 97 * to account for cpu idle period
98 * @aperf: Difference of actual performance frequency clock count
99 * read from APERF MSR between last and current sample
100 * @mperf: Difference of maximum performance frequency clock count
101 * read from MPERF MSR between last and current sample
102 * @tsc: Difference of time stamp counter between last and
103 * current sample
13ad7701
SP		 104 * @time: Current time from scheduler
105 *
106 * This structure is used in the cpudata structure to store performance sample
107 * data for choosing next P State.
108 */
93f0822d 109struct sample {
a1c9787d 110 int32_t core_avg_perf;
157386b6 111 int32_t busy_scaled;
93f0822d
DB		 112 u64 aperf;
113 u64 mperf;
4055fad3 114 u64 tsc;
a4675fbc 115 u64 time;
93f0822d
DB		 116};
117
13ad7701
SP		 118/**
119 * struct pstate_data - Store P state data
120 * @current_pstate: Current requested P state
121 * @min_pstate: Min P state possible for this platform
122 * @max_pstate: Max P state possible for this platform
123 * @max_pstate_physical:This is physical Max P state for a processor
124 * This can be higher than the max_pstate which can
125 * be limited by platform thermal design power limits
126 * @scaling: Scaling factor to convert frequency to cpufreq
127 * frequency units
128 * @turbo_pstate: Max Turbo P state possible for this platform
001c76f0
RW		 129 * @max_freq: @max_pstate frequency in cpufreq units
130 * @turbo_freq: @turbo_pstate frequency in cpufreq units
13ad7701
SP		 131 *
132 * Stores the per cpu model P state limits and current P state.
133 */
93f0822d
DB		 134struct pstate_data {
135 int current_pstate;
136 int min_pstate;
137 int max_pstate;
3bcc6fa9 138 int max_pstate_physical;
b27580b0 139 int scaling;
93f0822d 140 int turbo_pstate;
001c76f0
RW		 141 unsigned int max_freq;
142 unsigned int turbo_freq;
93f0822d
DB		 143};
144
13ad7701
SP		 145/**
146 * struct vid_data - Stores voltage information data
147 * @min: VID data for this platform corresponding to
148 * the lowest P state
149 * @max: VID data corresponding to the highest P State.
150 * @turbo: VID data for turbo P state
151 * @ratio: Ratio of (vid max - vid min) /
152 * (max P state - Min P State)
153 *
154 * Stores the voltage data for DVFS (Dynamic Voltage and Frequency Scaling)
155 * This data is used in Atom platforms, where in addition to target P state,
156 * the voltage data needs to be specified to select next P State.
157 */
007bea09 158struct vid_data {
21855ff5
DB		 159 int min;
160 int max;
161 int turbo;
007bea09
DB		 162 int32_t ratio;
163};
164
13ad7701
SP		 165/**
166 * struct _pid - Stores PID data
167 * @setpoint: Target set point for busyness or performance
168 * @integral: Storage for accumulated error values
169 * @p_gain: PID proportional gain
170 * @i_gain: PID integral gain
171 * @d_gain: PID derivative gain
172 * @deadband: PID deadband
173 * @last_err: Last error storage for integral part of PID calculation
174 *
175 * Stores PID coefficients and last error for PID controller.
176 */
93f0822d
DB		 177struct _pid {
178 int setpoint;
179 int32_t integral;
180 int32_t p_gain;
181 int32_t i_gain;
182 int32_t d_gain;
183 int deadband;
d253d2a5 184 int32_t last_err;
93f0822d
DB		 185};
186
eae48f04
SP		 187/**
188 * struct perf_limits - Store user and policy limits
189 * @no_turbo: User requested turbo state from intel_pstate sysfs
190 * @turbo_disabled: Platform turbo status either from msr
191 * MSR_IA32_MISC_ENABLE or when maximum available pstate
192 * matches the maximum turbo pstate
193 * @max_perf_pct: Effective maximum performance limit in percentage, this
194 * is minimum of either limits enforced by cpufreq policy
195 * or limits from user set limits via intel_pstate sysfs
196 * @min_perf_pct: Effective minimum performance limit in percentage, this
197 * is maximum of either limits enforced by cpufreq policy
198 * or limits from user set limits via intel_pstate sysfs
199 * @max_perf: This is a scaled value between 0 to 255 for max_perf_pct
200 * This value is used to limit max pstate
201 * @min_perf: This is a scaled value between 0 to 255 for min_perf_pct
202 * This value is used to limit min pstate
203 * @max_policy_pct: The maximum performance in percentage enforced by
204 * cpufreq setpolicy interface
205 * @max_sysfs_pct: The maximum performance in percentage enforced by
206 * intel pstate sysfs interface, unused when per cpu
207 * controls are enforced
208 * @min_policy_pct: The minimum performance in percentage enforced by
209 * cpufreq setpolicy interface
210 * @min_sysfs_pct: The minimum performance in percentage enforced by
211 * intel pstate sysfs interface, unused when per cpu
212 * controls are enforced
213 *
214 * Storage for user and policy defined limits.
215 */
216struct perf_limits {
217 int no_turbo;
218 int turbo_disabled;
219 int max_perf_pct;
220 int min_perf_pct;
221 int32_t max_perf;
222 int32_t min_perf;
223 int max_policy_pct;
224 int max_sysfs_pct;
225 int min_policy_pct;
226 int min_sysfs_pct;
227};
228
13ad7701
SP		 229/**
230 * struct cpudata - Per CPU instance data storage
231 * @cpu: CPU number for this instance data
2f1d407a 232 * @policy: CPUFreq policy value
13ad7701 233 * @update_util: CPUFreq utility callback information
4578ee7e 234 * @update_util_set: CPUFreq utility callback is set
09c448d3
RW		 235 * @iowait_boost: iowait-related boost fraction
236 * @last_update: Time of the last update.
13ad7701
SP		 237 * @pstate: Stores P state limits for this CPU
238 * @vid: Stores VID limits for this CPU
239 * @pid: Stores PID parameters for this CPU
240 * @last_sample_time: Last Sample time
241 * @prev_aperf: Last APERF value read from APERF MSR
242 * @prev_mperf: Last MPERF value read from MPERF MSR
243 * @prev_tsc: Last timestamp counter (TSC) value
244 * @prev_cummulative_iowait: IO Wait time difference from last and
245 * current sample
246 * @sample: Storage for storing last Sample data
eae48f04
SP		 247 * @perf_limits: Pointer to perf_limit unique to this CPU
248 * Not all field in the structure are applicable
249 * when per cpu controls are enforced
9522a2ff
SP		 250 * @acpi_perf_data: Stores ACPI perf information read from _PSS
251 * @valid_pss_table: Set to true for valid ACPI _PSS entries found
984edbdc
SP		 252 * @epp_powersave: Last saved HWP energy performance preference
253 * (EPP) or energy performance bias (EPB),
254 * when policy switched to performance
8442885f 255 * @epp_policy: Last saved policy used to set EPP/EPB
984edbdc
SP		 256 * @epp_default: Power on default HWP energy performance
257 * preference/bias
258 * @epp_saved: Saved EPP/EPB during system suspend or CPU offline
259 * operation
13ad7701
SP		 260 *
261 * This structure stores per CPU instance data for all CPUs.
262 */
93f0822d
DB		 263struct cpudata {
264 int cpu;
265
2f1d407a 266 unsigned int policy;
a4675fbc 267 struct update_util_data update_util;
4578ee7e 268 bool update_util_set;
93f0822d 269
93f0822d 270 struct pstate_data pstate;
007bea09 271 struct vid_data vid;
93f0822d 272 struct _pid pid;
93f0822d 273
09c448d3 274 u64 last_update;
a4675fbc 275 u64 last_sample_time;
93f0822d
DB		 276 u64 prev_aperf;
277 u64 prev_mperf;
4055fad3 278 u64 prev_tsc;
63d1d656 279 u64 prev_cummulative_iowait;
d37e2b76 280 struct sample sample;
eae48f04 281 struct perf_limits *perf_limits;
9522a2ff
SP		 282#ifdef CONFIG_ACPI
283 struct acpi_processor_performance acpi_perf_data;
284 bool valid_pss_table;
285#endif
09c448d3 286 unsigned int iowait_boost;
984edbdc 287 s16 epp_powersave;
8442885f 288 s16 epp_policy;
984edbdc
SP		 289 s16 epp_default;
290 s16 epp_saved;
93f0822d
DB		 291};
292
293static struct cpudata **all_cpu_data;
13ad7701
SP		 294
295/**
3954517e 296 * struct pstate_adjust_policy - Stores static PID configuration data
13ad7701
SP		 297 * @sample_rate_ms: PID calculation sample rate in ms
298 * @sample_rate_ns: Sample rate calculation in ns
299 * @deadband: PID deadband
300 * @setpoint: PID Setpoint
301 * @p_gain_pct: PID proportional gain
302 * @i_gain_pct: PID integral gain
303 * @d_gain_pct: PID derivative gain
304 *
305 * Stores per CPU model static PID configuration data.
306 */
93f0822d
DB		 307struct pstate_adjust_policy {
308 int sample_rate_ms;
a4675fbc 309 s64 sample_rate_ns;
93f0822d
DB		 310 int deadband;
311 int setpoint;
312 int p_gain_pct;
313 int d_gain_pct;
314 int i_gain_pct;
315};
316
13ad7701
SP		 317/**
318 * struct pstate_funcs - Per CPU model specific callbacks
319 * @get_max: Callback to get maximum non turbo effective P state
320 * @get_max_physical: Callback to get maximum non turbo physical P state
321 * @get_min: Callback to get minimum P state
322 * @get_turbo: Callback to get turbo P state
323 * @get_scaling: Callback to get frequency scaling factor
324 * @get_val: Callback to convert P state to actual MSR write value
325 * @get_vid: Callback to get VID data for Atom platforms
326 * @get_target_pstate: Callback to a function to calculate next P state to use
327 *
328 * Core and Atom CPU models have different way to get P State limits. This
329 * structure is used to store those callbacks.
330 */
016c8150
DB		 331struct pstate_funcs {
332 int (*get_max)(void);
3bcc6fa9 333 int (*get_max_physical)(void);
016c8150
DB		 334 int (*get_min)(void);
335 int (*get_turbo)(void);
b27580b0 336 int (*get_scaling)(void);
fdfdb2b1 337 u64 (*get_val)(struct cpudata*, int pstate);
007bea09 338 void (*get_vid)(struct cpudata *);
157386b6 339 int32_t (*get_target_pstate)(struct cpudata *);
93f0822d
DB		 340};
341
13ad7701
SP		 342/**
343 * struct cpu_defaults- Per CPU model default config data
344 * @pid_policy: PID config data
345 * @funcs: Callback function data
346 */
016c8150
DB		 347struct cpu_defaults {
348 struct pstate_adjust_policy pid_policy;
349 struct pstate_funcs funcs;
93f0822d
DB		 350};
351
157386b6 352static inline int32_t get_target_pstate_use_performance(struct cpudata *cpu);
e70eed2b 353static inline int32_t get_target_pstate_use_cpu_load(struct cpudata *cpu);
157386b6 354
4a7cb7a9
JZ		 355static struct pstate_adjust_policy pid_params __read_mostly;
356static struct pstate_funcs pstate_funcs __read_mostly;
357static int hwp_active __read_mostly;
eae48f04 358static bool per_cpu_limits __read_mostly;
016c8150 359
9522a2ff
SP		 360#ifdef CONFIG_ACPI
361static bool acpi_ppc;
362#endif
13ad7701 363
51443fbf
PB		 364static struct perf_limits performance_limits = {
365 .no_turbo = 0,
366 .turbo_disabled = 0,
367 .max_perf_pct = 100,
d5dd33d9 368 .max_perf = int_ext_tofp(1),
51443fbf 369 .min_perf_pct = 100,
d5dd33d9 370 .min_perf = int_ext_tofp(1),
51443fbf
PB		 371 .max_policy_pct = 100,
372 .max_sysfs_pct = 100,
373 .min_policy_pct = 0,
374 .min_sysfs_pct = 0,
375};
376
377static struct perf_limits powersave_limits = {
93f0822d 378 .no_turbo = 0,
4521e1a0 379 .turbo_disabled = 0,
93f0822d 380 .max_perf_pct = 100,
d5dd33d9 381 .max_perf = int_ext_tofp(1),
93f0822d
DB		 382 .min_perf_pct = 0,
383 .min_perf = 0,
d8f469e9
DB		 384 .max_policy_pct = 100,
385 .max_sysfs_pct = 100,
a0475992
KCA		 386 .min_policy_pct = 0,
387 .min_sysfs_pct = 0,
93f0822d
DB		 388};
389
51443fbf
PB		 390#ifdef CONFIG_CPU_FREQ_DEFAULT_GOV_PERFORMANCE
391static struct perf_limits *limits = &performance_limits;
392#else
393static struct perf_limits *limits = &powersave_limits;
394#endif
395
a410c03d
SP		 396static DEFINE_MUTEX(intel_pstate_limits_lock);
397
9522a2ff 398#ifdef CONFIG_ACPI
2b3ec765
SP		 399
400static bool intel_pstate_get_ppc_enable_status(void)
401{
402 if (acpi_gbl_FADT.preferred_profile == PM_ENTERPRISE_SERVER ||
403 acpi_gbl_FADT.preferred_profile == PM_PERFORMANCE_SERVER)
404 return true;
405
406 return acpi_ppc;
407}
408
9522a2ff
SP		 409static void intel_pstate_init_acpi_perf_limits(struct cpufreq_policy *policy)
410{
411 struct cpudata *cpu;
9522a2ff
SP		 412 int ret;
413 int i;
414
e59a8f7f
SP		 415 if (hwp_active)
416 return;
417
2b3ec765 418 if (!intel_pstate_get_ppc_enable_status())
9522a2ff
SP		 419 return;
420
421 cpu = all_cpu_data[policy->cpu];
422
423 ret = acpi_processor_register_performance(&cpu->acpi_perf_data,
424 policy->cpu);
425 if (ret)
426 return;
427
428 /*
429 * Check if the control value in _PSS is for PERF_CTL MSR, which should
430 * guarantee that the states returned by it map to the states in our
431 * list directly.
432 */
433 if (cpu->acpi_perf_data.control_register.space_id !=
434 ACPI_ADR_SPACE_FIXED_HARDWARE)
435 goto err;
436
437 /*
438 * If there is only one entry _PSS, simply ignore _PSS and continue as
439 * usual without taking _PSS into account
440 */
441 if (cpu->acpi_perf_data.state_count < 2)
442 goto err;
443
444 pr_debug("CPU%u - ACPI _PSS perf data\n", policy->cpu);
445 for (i = 0; i < cpu->acpi_perf_data.state_count; i++) {
446 pr_debug(" %cP%d: %u MHz, %u mW, 0x%x\n",
447 (i == cpu->acpi_perf_data.state ? '*' : ' '), i,
448 (u32) cpu->acpi_perf_data.states[i].core_frequency,
449 (u32) cpu->acpi_perf_data.states[i].power,
450 (u32) cpu->acpi_perf_data.states[i].control);
451 }
452
453 /*
454 * The _PSS table doesn't contain whole turbo frequency range.
455 * This just contains +1 MHZ above the max non turbo frequency,
456 * with control value corresponding to max turbo ratio. But
457 * when cpufreq set policy is called, it will call with this
458 * max frequency, which will cause a reduced performance as
459 * this driver uses real max turbo frequency as the max
460 * frequency. So correct this frequency in _PSS table to
b00345d1 461 * correct max turbo frequency based on the turbo state.
9522a2ff
SP		 462 * Also need to convert to MHz as _PSS freq is in MHz.
463 */
b00345d1 464 if (!limits->turbo_disabled)
9522a2ff
SP		 465 cpu->acpi_perf_data.states[0].core_frequency =
466 policy->cpuinfo.max_freq / 1000;
467 cpu->valid_pss_table = true;
6cacd115 468 pr_debug("_PPC limits will be enforced\n");
9522a2ff
SP		 469
470 return;
471
472 err:
473 cpu->valid_pss_table = false;
474 acpi_processor_unregister_performance(policy->cpu);
475}
476
477static void intel_pstate_exit_perf_limits(struct cpufreq_policy *policy)
478{
479 struct cpudata *cpu;
480
481 cpu = all_cpu_data[policy->cpu];
482 if (!cpu->valid_pss_table)
483 return;
484
485 acpi_processor_unregister_performance(policy->cpu);
486}
487
488#else
7a3ba767 489static inline void intel_pstate_init_acpi_perf_limits(struct cpufreq_policy *policy)
9522a2ff
SP		 490{
491}
492
7a3ba767 493static inline void intel_pstate_exit_perf_limits(struct cpufreq_policy *policy)
9522a2ff
SP		 494{
495}
496#endif
497
93f0822d 498static inline void pid_reset(struct _pid *pid, int setpoint, int busy,
c410833a 499 int deadband, int integral) {
b54a0dfd
PL		 500 pid->setpoint = int_tofp(setpoint);
501 pid->deadband = int_tofp(deadband);
93f0822d 502 pid->integral = int_tofp(integral);
d98d099b 503 pid->last_err = int_tofp(setpoint) - int_tofp(busy);
93f0822d
DB		 504}
505
506static inline void pid_p_gain_set(struct _pid *pid, int percent)
507{
22590efb 508 pid->p_gain = div_fp(percent, 100);
93f0822d
DB		 509}
510
511static inline void pid_i_gain_set(struct _pid *pid, int percent)
512{
22590efb 513 pid->i_gain = div_fp(percent, 100);
93f0822d
DB		 514}
515
516static inline void pid_d_gain_set(struct _pid *pid, int percent)
517{
22590efb 518 pid->d_gain = div_fp(percent, 100);
93f0822d
DB		 519}
520
d253d2a5 521static signed int pid_calc(struct _pid *pid, int32_t busy)
93f0822d 522{
d253d2a5 523 signed int result;
93f0822d
DB		 524 int32_t pterm, dterm, fp_error;
525 int32_t integral_limit;
526
b54a0dfd 527 fp_error = pid->setpoint - busy;
93f0822d 528
b54a0dfd 529 if (abs(fp_error) <= pid->deadband)
93f0822d
DB		 530 return 0;
531
532 pterm = mul_fp(pid->p_gain, fp_error);
533
534 pid->integral += fp_error;
535
e0d4c8f8
KCA		 536 /*
537 * We limit the integral here so that it will never
538 * get higher than 30. This prevents it from becoming
539 * too large an input over long periods of time and allows
540 * it to get factored out sooner.
541 *
542 * The value of 30 was chosen through experimentation.
543 */
93f0822d
DB		 544 integral_limit = int_tofp(30);
545 if (pid->integral > integral_limit)
546 pid->integral = integral_limit;
547 if (pid->integral < -integral_limit)
548 pid->integral = -integral_limit;
549
d253d2a5
BS		 550 dterm = mul_fp(pid->d_gain, fp_error - pid->last_err);
551 pid->last_err = fp_error;
93f0822d
DB		 552
553 result = pterm + mul_fp(pid->integral, pid->i_gain) + dterm;
51d211e9 554 result = result + (1 << (FRAC_BITS-1));
93f0822d
DB		 555 return (signed int)fp_toint(result);
556}
557
558static inline void intel_pstate_busy_pid_reset(struct cpudata *cpu)
559{
016c8150
DB		 560 pid_p_gain_set(&cpu->pid, pid_params.p_gain_pct);
561 pid_d_gain_set(&cpu->pid, pid_params.d_gain_pct);
562 pid_i_gain_set(&cpu->pid, pid_params.i_gain_pct);
93f0822d 563
2d8d1f18 564 pid_reset(&cpu->pid, pid_params.setpoint, 100, pid_params.deadband, 0);
93f0822d
DB		 565}
566
93f0822d
DB		 567static inline void intel_pstate_reset_all_pid(void)
568{
569 unsigned int cpu;
845c1cbe 570
93f0822d
DB		 571 for_each_online_cpu(cpu) {
572 if (all_cpu_data[cpu])
573 intel_pstate_busy_pid_reset(all_cpu_data[cpu]);
574 }
575}
576
4521e1a0
GM		 577static inline void update_turbo_state(void)
578{
579 u64 misc_en;
580 struct cpudata *cpu;
581
582 cpu = all_cpu_data[0];
583 rdmsrl(MSR_IA32_MISC_ENABLE, misc_en);
51443fbf 584 limits->turbo_disabled =
4521e1a0
GM		 585 (misc_en & MSR_IA32_MISC_ENABLE_TURBO_DISABLE ||
586 cpu->pstate.max_pstate == cpu->pstate.turbo_pstate);
587}
588
8442885f
SP		 589static s16 intel_pstate_get_epb(struct cpudata *cpu_data)
590{
591 u64 epb;
592 int ret;
593
594 if (!static_cpu_has(X86_FEATURE_EPB))
595 return -ENXIO;
596
597 ret = rdmsrl_on_cpu(cpu_data->cpu, MSR_IA32_ENERGY_PERF_BIAS, &epb);
598 if (ret)
599 return (s16)ret;
600
601 return (s16)(epb & 0x0f);
602}
603
604static s16 intel_pstate_get_epp(struct cpudata *cpu_data, u64 hwp_req_data)
605{
606 s16 epp;
607
984edbdc
SP		 608 if (static_cpu_has(X86_FEATURE_HWP_EPP)) {
609 /*
610 * When hwp_req_data is 0, means that caller didn't read
611 * MSR_HWP_REQUEST, so need to read and get EPP.
612 */
613 if (!hwp_req_data) {
614 epp = rdmsrl_on_cpu(cpu_data->cpu, MSR_HWP_REQUEST,
615 &hwp_req_data);
616 if (epp)
617 return epp;
618 }
8442885f 619 epp = (hwp_req_data >> 24) & 0xff;
984edbdc 620 } else {
8442885f
SP		 621 /* When there is no EPP present, HWP uses EPB settings */
622 epp = intel_pstate_get_epb(cpu_data);
984edbdc 623 }
8442885f
SP		 624
625 return epp;
626}
627
984edbdc 628static int intel_pstate_set_epb(int cpu, s16 pref)
8442885f
SP		 629{
630 u64 epb;
984edbdc 631 int ret;
8442885f
SP		 632
633 if (!static_cpu_has(X86_FEATURE_EPB))
984edbdc 634 return -ENXIO;
8442885f 635
984edbdc
SP		 636 ret = rdmsrl_on_cpu(cpu, MSR_IA32_ENERGY_PERF_BIAS, &epb);
637 if (ret)
638 return ret;
8442885f
SP		 639
640 epb = (epb & ~0x0f) | pref;
641 wrmsrl_on_cpu(cpu, MSR_IA32_ENERGY_PERF_BIAS, epb);
984edbdc
SP		 642
643 return 0;
8442885f
SP		 644}
645
984edbdc
SP		 646/*
647 * EPP/EPB display strings corresponding to EPP index in the
648 * energy_perf_strings[]
649 * index String
650 *-------------------------------------
651 * 0 default
652 * 1 performance
653 * 2 balance_performance
654 * 3 balance_power
655 * 4 power
656 */
657static const char * const energy_perf_strings[] = {
658 "default",
659 "performance",
660 "balance_performance",
661 "balance_power",
662 "power",
663 NULL
664};
665
666static int intel_pstate_get_energy_pref_index(struct cpudata *cpu_data)
667{
668 s16 epp;
669 int index = -EINVAL;
670
671 epp = intel_pstate_get_epp(cpu_data, 0);
672 if (epp < 0)
673 return epp;
674
675 if (static_cpu_has(X86_FEATURE_HWP_EPP)) {
676 /*
677 * Range:
678 * 0x00-0x3F : Performance
679 * 0x40-0x7F : Balance performance
680 * 0x80-0xBF : Balance power
681 * 0xC0-0xFF : Power
682 * The EPP is a 8 bit value, but our ranges restrict the
683 * value which can be set. Here only using top two bits
684 * effectively.
685 */
686 index = (epp >> 6) + 1;
687 } else if (static_cpu_has(X86_FEATURE_EPB)) {
688 /*
689 * Range:
690 * 0x00-0x03 : Performance
691 * 0x04-0x07 : Balance performance
692 * 0x08-0x0B : Balance power
693 * 0x0C-0x0F : Power
694 * The EPB is a 4 bit value, but our ranges restrict the
695 * value which can be set. Here only using top two bits
696 * effectively.
697 */
698 index = (epp >> 2) + 1;
699 }
700
701 return index;
702}
703
704static int intel_pstate_set_energy_pref_index(struct cpudata *cpu_data,
705 int pref_index)
706{
707 int epp = -EINVAL;
708 int ret;
709
710 if (!pref_index)
711 epp = cpu_data->epp_default;
712
713 mutex_lock(&intel_pstate_limits_lock);
714
715 if (static_cpu_has(X86_FEATURE_HWP_EPP)) {
716 u64 value;
717
718 ret = rdmsrl_on_cpu(cpu_data->cpu, MSR_HWP_REQUEST, &value);
719 if (ret)
720 goto return_pref;
721
722 value &= ~GENMASK_ULL(31, 24);
723
724 /*
725 * If epp is not default, convert from index into
726 * energy_perf_strings to epp value, by shifting 6
727 * bits left to use only top two bits in epp.
728 * The resultant epp need to shifted by 24 bits to
729 * epp position in MSR_HWP_REQUEST.
730 */
731 if (epp == -EINVAL)
732 epp = (pref_index - 1) << 6;
733
734 value |= (u64)epp << 24;
735 ret = wrmsrl_on_cpu(cpu_data->cpu, MSR_HWP_REQUEST, value);
736 } else {
737 if (epp == -EINVAL)
738 epp = (pref_index - 1) << 2;
739 ret = intel_pstate_set_epb(cpu_data->cpu, epp);
740 }
741return_pref:
742 mutex_unlock(&intel_pstate_limits_lock);
743
744 return ret;
745}
746
747static ssize_t show_energy_performance_available_preferences(
748 struct cpufreq_policy *policy, char *buf)
749{
750 int i = 0;
751 int ret = 0;
752
753 while (energy_perf_strings[i] != NULL)
754 ret += sprintf(&buf[ret], "%s ", energy_perf_strings[i++]);
755
756 ret += sprintf(&buf[ret], "\n");
757
758 return ret;
759}
760
761cpufreq_freq_attr_ro(energy_performance_available_preferences);
762
763static ssize_t store_energy_performance_preference(
764 struct cpufreq_policy *policy, const char *buf, size_t count)
765{
766 struct cpudata *cpu_data = all_cpu_data[policy->cpu];
767 char str_preference[21];
768 int ret, i = 0;
769
770 ret = sscanf(buf, "%20s", str_preference);
771 if (ret != 1)
772 return -EINVAL;
773
774 while (energy_perf_strings[i] != NULL) {
775 if (!strcmp(str_preference, energy_perf_strings[i])) {
776 intel_pstate_set_energy_pref_index(cpu_data, i);
777 return count;
778 }
779 ++i;
780 }
781
782 return -EINVAL;
783}
784
785static ssize_t show_energy_performance_preference(
786 struct cpufreq_policy *policy, char *buf)
787{
788 struct cpudata *cpu_data = all_cpu_data[policy->cpu];
789 int preference;
790
791 preference = intel_pstate_get_energy_pref_index(cpu_data);
792 if (preference < 0)
793 return preference;
794
795 return sprintf(buf, "%s\n", energy_perf_strings[preference]);
796}
797
798cpufreq_freq_attr_rw(energy_performance_preference);
799
800static struct freq_attr *hwp_cpufreq_attrs[] = {
801 &energy_performance_preference,
802 &energy_performance_available_preferences,
803 NULL,
804};
805
41cfd64c 806static void intel_pstate_hwp_set(const struct cpumask *cpumask)
2f86dc4c 807{
74da56ce 808 int min, hw_min, max, hw_max, cpu, range, adj_range;
eae48f04 809 struct perf_limits *perf_limits = limits;
74da56ce
KCA		 810 u64 value, cap;
811
41cfd64c 812 for_each_cpu(cpu, cpumask) {
eae48f04 813 int max_perf_pct, min_perf_pct;
8442885f
SP		 814 struct cpudata *cpu_data = all_cpu_data[cpu];
815 s16 epp;
eae48f04
SP		 816
817 if (per_cpu_limits)
818 perf_limits = all_cpu_data[cpu]->perf_limits;
819
f9f4872d
SP		 820 rdmsrl_on_cpu(cpu, MSR_HWP_CAPABILITIES, &cap);
821 hw_min = HWP_LOWEST_PERF(cap);
822 hw_max = HWP_HIGHEST_PERF(cap);
823 range = hw_max - hw_min;
824
eae48f04
SP		 825 max_perf_pct = perf_limits->max_perf_pct;
826 min_perf_pct = perf_limits->min_perf_pct;
827
2f86dc4c 828 rdmsrl_on_cpu(cpu, MSR_HWP_REQUEST, &value);
eae48f04 829 adj_range = min_perf_pct * range / 100;
74da56ce 830 min = hw_min + adj_range;
2f86dc4c
DB		 831 value &= ~HWP_MIN_PERF(~0L);
832 value |= HWP_MIN_PERF(min);
833
eae48f04 834 adj_range = max_perf_pct * range / 100;
74da56ce 835 max = hw_min + adj_range;
51443fbf 836 if (limits->no_turbo) {
74da56ce
KCA		 837 hw_max = HWP_GUARANTEED_PERF(cap);
838 if (hw_max < max)
839 max = hw_max;
2f86dc4c
DB		 840 }
841
842 value &= ~HWP_MAX_PERF(~0L);
843 value |= HWP_MAX_PERF(max);
8442885f
SP		 844
845 if (cpu_data->epp_policy == cpu_data->policy)
846 goto skip_epp;
847
848 cpu_data->epp_policy = cpu_data->policy;
849
984edbdc
SP		 850 if (cpu_data->epp_saved >= 0) {
851 epp = cpu_data->epp_saved;
852 cpu_data->epp_saved = -EINVAL;
853 goto update_epp;
854 }
855
8442885f
SP		 856 if (cpu_data->policy == CPUFREQ_POLICY_PERFORMANCE) {
857 epp = intel_pstate_get_epp(cpu_data, value);
984edbdc 858 cpu_data->epp_powersave = epp;
8442885f 859 /* If EPP read was failed, then don't try to write */
984edbdc 860 if (epp < 0)
8442885f 861 goto skip_epp;
8442885f 862
8442885f
SP		 863
864 epp = 0;
865 } else {
866 /* skip setting EPP, when saved value is invalid */
984edbdc 867 if (cpu_data->epp_powersave < 0)
8442885f
SP		 868 goto skip_epp;
869
870 /*
871 * No need to restore EPP when it is not zero. This
872 * means:
873 * - Policy is not changed
874 * - user has manually changed
875 * - Error reading EPB
876 */
877 epp = intel_pstate_get_epp(cpu_data, value);
878 if (epp)
879 goto skip_epp;
880
984edbdc 881 epp = cpu_data->epp_powersave;
8442885f 882 }
984edbdc 883update_epp:
8442885f
SP		 884 if (static_cpu_has(X86_FEATURE_HWP_EPP)) {
885 value &= ~GENMASK_ULL(31, 24);
886 value |= (u64)epp << 24;
887 } else {
888 intel_pstate_set_epb(cpu, epp);
889 }
890skip_epp:
2f86dc4c
DB		 891 wrmsrl_on_cpu(cpu, MSR_HWP_REQUEST, value);
892 }
41cfd64c 893}
2f86dc4c 894
ba41e1bc
RW		 895static int intel_pstate_hwp_set_policy(struct cpufreq_policy *policy)
896{
897 if (hwp_active)
898 intel_pstate_hwp_set(policy->cpus);
899
900 return 0;
901}
902
984edbdc
SP		 903static int intel_pstate_hwp_save_state(struct cpufreq_policy *policy)
904{
905 struct cpudata *cpu_data = all_cpu_data[policy->cpu];
906
907 if (!hwp_active)
908 return 0;
909
910 cpu_data->epp_saved = intel_pstate_get_epp(cpu_data, 0);
911
912 return 0;
913}
914
8442885f
SP		 915static int intel_pstate_resume(struct cpufreq_policy *policy)
916{
917 if (!hwp_active)
918 return 0;
919
920 all_cpu_data[policy->cpu]->epp_policy = 0;
8442885f
SP		 921
922 return intel_pstate_hwp_set_policy(policy);
923}
924
41cfd64c
VK		 925static void intel_pstate_hwp_set_online_cpus(void)
926{
927 get_online_cpus();
928 intel_pstate_hwp_set(cpu_online_mask);
2f86dc4c
DB		 929 put_online_cpus();
930}
931
93f0822d
DB		 932/************************** debugfs begin ************************/
933static int pid_param_set(void *data, u64 val)
934{
935 *(u32 *)data = val;
936 intel_pstate_reset_all_pid();
937 return 0;
938}
845c1cbe 939
93f0822d
DB		 940static int pid_param_get(void *data, u64 *val)
941{
942 *val = *(u32 *)data;
943 return 0;
944}
2d8d1f18 945DEFINE_SIMPLE_ATTRIBUTE(fops_pid_param, pid_param_get, pid_param_set, "%llu\n");
93f0822d
DB		 946
947struct pid_param {
948 char *name;
949 void *value;
950};
951
952static struct pid_param pid_files[] = {
016c8150
DB		 953 {"sample_rate_ms", &pid_params.sample_rate_ms},
954 {"d_gain_pct", &pid_params.d_gain_pct},
955 {"i_gain_pct", &pid_params.i_gain_pct},
956 {"deadband", &pid_params.deadband},
957 {"setpoint", &pid_params.setpoint},
958 {"p_gain_pct", &pid_params.p_gain_pct},
93f0822d
DB		 959 {NULL, NULL}
960};
961
317dd50e 962static void __init intel_pstate_debug_expose_params(void)
93f0822d 963{
317dd50e 964 struct dentry *debugfs_parent;
93f0822d
DB		 965 int i = 0;
966
185d8245
SP		 967 if (hwp_active ||
968 pstate_funcs.get_target_pstate == get_target_pstate_use_cpu_load)
2f86dc4c 969 return;
185d8245 970
93f0822d
DB		 971 debugfs_parent = debugfs_create_dir("pstate_snb", NULL);
972 if (IS_ERR_OR_NULL(debugfs_parent))
973 return;
974 while (pid_files[i].name) {
975 debugfs_create_file(pid_files[i].name, 0660,
c410833a
SK		 976 debugfs_parent, pid_files[i].value,
977 &fops_pid_param);
93f0822d
DB		 978 i++;
979 }
980}
981
982/************************** debugfs end ************************/
983
984/************************** sysfs begin ************************/
985#define show_one(file_name, object) \
986 static ssize_t show_##file_name \
987 (struct kobject *kobj, struct attribute *attr, char *buf) \
988 { \
51443fbf 989 return sprintf(buf, "%u\n", limits->object); \
93f0822d
DB		 990 }
991
d01b1f48
KCA		 992static ssize_t show_turbo_pct(struct kobject *kobj,
993 struct attribute *attr, char *buf)
994{
995 struct cpudata *cpu;
996 int total, no_turbo, turbo_pct;
997 uint32_t turbo_fp;
998
999 cpu = all_cpu_data[0];
1000
1001 total = cpu->pstate.turbo_pstate - cpu->pstate.min_pstate + 1;
1002 no_turbo = cpu->pstate.max_pstate - cpu->pstate.min_pstate + 1;
22590efb 1003 turbo_fp = div_fp(no_turbo, total);
d01b1f48
KCA		 1004 turbo_pct = 100 - fp_toint(mul_fp(turbo_fp, int_tofp(100)));
1005 return sprintf(buf, "%u\n", turbo_pct);
1006}
1007
0522424e
KCA		 1008static ssize_t show_num_pstates(struct kobject *kobj,
1009 struct attribute *attr, char *buf)
1010{
1011 struct cpudata *cpu;
1012 int total;
1013
1014 cpu = all_cpu_data[0];
1015 total = cpu->pstate.turbo_pstate - cpu->pstate.min_pstate + 1;
1016 return sprintf(buf, "%u\n", total);
1017}
1018
4521e1a0
GM		 1019static ssize_t show_no_turbo(struct kobject *kobj,
1020 struct attribute *attr, char *buf)
1021{
1022 ssize_t ret;
1023
1024 update_turbo_state();
51443fbf
PB		 1025 if (limits->turbo_disabled)
1026 ret = sprintf(buf, "%u\n", limits->turbo_disabled);
4521e1a0 1027 else
51443fbf 1028 ret = sprintf(buf, "%u\n", limits->no_turbo);
4521e1a0
GM		 1029
1030 return ret;
1031}
1032
93f0822d 1033static ssize_t store_no_turbo(struct kobject *a, struct attribute *b,
c410833a 1034 const char *buf, size_t count)
93f0822d
DB		 1035{
1036 unsigned int input;
1037 int ret;
845c1cbe 1038
93f0822d
DB		 1039 ret = sscanf(buf, "%u", &input);
1040 if (ret != 1)
1041 return -EINVAL;
4521e1a0 1042
a410c03d
SP		 1043 mutex_lock(&intel_pstate_limits_lock);
1044
4521e1a0 1045 update_turbo_state();
51443fbf 1046 if (limits->turbo_disabled) {
4836df17 1047 pr_warn("Turbo disabled by BIOS or unavailable on processor\n");
a410c03d 1048 mutex_unlock(&intel_pstate_limits_lock);
4521e1a0 1049 return -EPERM;
dd5fbf70 1050 }
2f86dc4c 1051
51443fbf 1052 limits->no_turbo = clamp_t(int, input, 0, 1);
4521e1a0 1053
2f86dc4c 1054 if (hwp_active)
41cfd64c 1055 intel_pstate_hwp_set_online_cpus();
2f86dc4c 1056
b59fe540
SP		 1057 mutex_unlock(&intel_pstate_limits_lock);
1058
93f0822d
DB		 1059 return count;
1060}
1061
1062static ssize_t store_max_perf_pct(struct kobject *a, struct attribute *b,
c410833a 1063 const char *buf, size_t count)
93f0822d
DB		 1064{
1065 unsigned int input;
1066 int ret;
845c1cbe 1067
93f0822d
DB		 1068 ret = sscanf(buf, "%u", &input);
1069 if (ret != 1)
1070 return -EINVAL;
1071
a410c03d
SP		 1072 mutex_lock(&intel_pstate_limits_lock);
1073
51443fbf
PB		 1074 limits->max_sysfs_pct = clamp_t(int, input, 0 , 100);
1075 limits->max_perf_pct = min(limits->max_policy_pct,
1076 limits->max_sysfs_pct);
1077 limits->max_perf_pct = max(limits->min_policy_pct,
1078 limits->max_perf_pct);
1079 limits->max_perf_pct = max(limits->min_perf_pct,
1080 limits->max_perf_pct);
d5dd33d9 1081 limits->max_perf = div_ext_fp(limits->max_perf_pct, 100);
845c1cbe 1082
2f86dc4c 1083 if (hwp_active)
41cfd64c 1084 intel_pstate_hwp_set_online_cpus();
b59fe540
SP		 1085
1086 mutex_unlock(&intel_pstate_limits_lock);
1087
93f0822d
DB		 1088 return count;
1089}
1090
1091static ssize_t store_min_perf_pct(struct kobject *a, struct attribute *b,
c410833a 1092 const char *buf, size_t count)
93f0822d
DB		 1093{
1094 unsigned int input;
1095 int ret;
845c1cbe 1096
93f0822d
DB		 1097 ret = sscanf(buf, "%u", &input);
1098 if (ret != 1)
1099 return -EINVAL;
a0475992 1100
a410c03d
SP		 1101 mutex_lock(&intel_pstate_limits_lock);
1102
51443fbf
PB		 1103 limits->min_sysfs_pct = clamp_t(int, input, 0 , 100);
1104 limits->min_perf_pct = max(limits->min_policy_pct,
1105 limits->min_sysfs_pct);
1106 limits->min_perf_pct = min(limits->max_policy_pct,
1107 limits->min_perf_pct);
1108 limits->min_perf_pct = min(limits->max_perf_pct,
1109 limits->min_perf_pct);
d5dd33d9 1110 limits->min_perf = div_ext_fp(limits->min_perf_pct, 100);
93f0822d 1111
2f86dc4c 1112 if (hwp_active)
41cfd64c 1113 intel_pstate_hwp_set_online_cpus();
b59fe540
SP		 1114
1115 mutex_unlock(&intel_pstate_limits_lock);
1116
93f0822d
DB		 1117 return count;
1118}
1119
93f0822d
DB		 1120show_one(max_perf_pct, max_perf_pct);
1121show_one(min_perf_pct, min_perf_pct);
1122
1123define_one_global_rw(no_turbo);
1124define_one_global_rw(max_perf_pct);
1125define_one_global_rw(min_perf_pct);
d01b1f48 1126define_one_global_ro(turbo_pct);
0522424e 1127define_one_global_ro(num_pstates);
93f0822d
DB		 1128
1129static struct attribute *intel_pstate_attributes[] = {
1130 &no_turbo.attr,
d01b1f48 1131 &turbo_pct.attr,
0522424e 1132 &num_pstates.attr,
93f0822d
DB		 1133 NULL
1134};
1135
1136static struct attribute_group intel_pstate_attr_group = {
1137 .attrs = intel_pstate_attributes,
1138};
93f0822d 1139
317dd50e 1140static void __init intel_pstate_sysfs_expose_params(void)
93f0822d 1141{
317dd50e 1142 struct kobject *intel_pstate_kobject;
93f0822d
DB		 1143 int rc;
1144
1145 intel_pstate_kobject = kobject_create_and_add("intel_pstate",
1146 &cpu_subsys.dev_root->kobj);
eae48f04
SP		 1147 if (WARN_ON(!intel_pstate_kobject))
1148 return;
1149
2d8d1f18 1150 rc = sysfs_create_group(intel_pstate_kobject, &intel_pstate_attr_group);
eae48f04
SP		 1151 if (WARN_ON(rc))
1152 return;
1153
1154 /*
1155 * If per cpu limits are enforced there are no global limits, so
1156 * return without creating max/min_perf_pct attributes
1157 */
1158 if (per_cpu_limits)
1159 return;
1160
1161 rc = sysfs_create_file(intel_pstate_kobject, &max_perf_pct.attr);
1162 WARN_ON(rc);
1163
1164 rc = sysfs_create_file(intel_pstate_kobject, &min_perf_pct.attr);
1165 WARN_ON(rc);
1166
93f0822d 1167}
93f0822d 1168/************************** sysfs end ************************/
2f86dc4c 1169
ba88d433 1170static void intel_pstate_hwp_enable(struct cpudata *cpudata)
2f86dc4c 1171{
f05c9665 1172 /* First disable HWP notification interrupt as we don't process them */
da7de91c
SP		 1173 if (static_cpu_has(X86_FEATURE_HWP_NOTIFY))
1174 wrmsrl_on_cpu(cpudata->cpu, MSR_HWP_INTERRUPT, 0x00);
f05c9665 1175
ba88d433 1176 wrmsrl_on_cpu(cpudata->cpu, MSR_PM_ENABLE, 0x1);
8442885f 1177 cpudata->epp_policy = 0;
984edbdc
SP		 1178 if (cpudata->epp_default == -EINVAL)
1179 cpudata->epp_default = intel_pstate_get_epp(cpudata, 0);
2f86dc4c
DB		 1180}
1181
938d21a2 1182static int atom_get_min_pstate(void)
19e77c28
DB		 1183{
1184 u64 value;
845c1cbe 1185
938d21a2 1186 rdmsrl(ATOM_RATIOS, value);
c16ed060 1187 return (value >> 8) & 0x7F;
19e77c28
DB		 1188}
1189
938d21a2 1190static int atom_get_max_pstate(void)
19e77c28
DB		 1191{
1192 u64 value;
845c1cbe 1193
938d21a2 1194 rdmsrl(ATOM_RATIOS, value);
c16ed060 1195 return (value >> 16) & 0x7F;
19e77c28 1196}
93f0822d 1197
938d21a2 1198static int atom_get_turbo_pstate(void)
61d8d2ab
DB		 1199{
1200 u64 value;
845c1cbe 1201
938d21a2 1202 rdmsrl(ATOM_TURBO_RATIOS, value);
c16ed060 1203 return value & 0x7F;
61d8d2ab
DB		 1204}
1205
fdfdb2b1 1206static u64 atom_get_val(struct cpudata *cpudata, int pstate)
007bea09
DB		 1207{
1208 u64 val;
1209 int32_t vid_fp;
1210 u32 vid;
1211
144c8e17 1212 val = (u64)pstate << 8;
51443fbf 1213 if (limits->no_turbo && !limits->turbo_disabled)
007bea09
DB		 1214 val |= (u64)1 << 32;
1215
1216 vid_fp = cpudata->vid.min + mul_fp(
1217 int_tofp(pstate - cpudata->pstate.min_pstate),
1218 cpudata->vid.ratio);
1219
1220 vid_fp = clamp_t(int32_t, vid_fp, cpudata->vid.min, cpudata->vid.max);
d022a65e 1221 vid = ceiling_fp(vid_fp);
007bea09 1222
21855ff5
DB		 1223 if (pstate > cpudata->pstate.max_pstate)
1224 vid = cpudata->vid.turbo;
1225
fdfdb2b1 1226 return val | vid;
007bea09
DB		 1227}
1228
1421df63 1229static int silvermont_get_scaling(void)
b27580b0
DB		 1230{
1231 u64 value;
1232 int i;
1421df63
PL		 1233 /* Defined in Table 35-6 from SDM (Sept 2015) */
1234 static int silvermont_freq_table[] = {
1235 83300, 100000, 133300, 116700, 80000};
b27580b0
DB		 1236
1237 rdmsrl(MSR_FSB_FREQ, value);
1421df63
PL		 1238 i = value & 0x7;
1239 WARN_ON(i > 4);
b27580b0 1240
1421df63
PL		 1241 return silvermont_freq_table[i];
1242}
b27580b0 1243
1421df63
PL		 1244static int airmont_get_scaling(void)
1245{
1246 u64 value;
1247 int i;
1248 /* Defined in Table 35-10 from SDM (Sept 2015) */
1249 static int airmont_freq_table[] = {
1250 83300, 100000, 133300, 116700, 80000,
1251 93300, 90000, 88900, 87500};
1252
1253 rdmsrl(MSR_FSB_FREQ, value);
1254 i = value & 0xF;
1255 WARN_ON(i > 8);
1256
1257 return airmont_freq_table[i];
b27580b0
DB		 1258}
1259
938d21a2 1260static void atom_get_vid(struct cpudata *cpudata)
007bea09
DB		 1261{
1262 u64 value;
1263
938d21a2 1264 rdmsrl(ATOM_VIDS, value);
c16ed060
DB		 1265 cpudata->vid.min = int_tofp((value >> 8) & 0x7f);
1266 cpudata->vid.max = int_tofp((value >> 16) & 0x7f);
007bea09
DB		 1267 cpudata->vid.ratio = div_fp(
1268 cpudata->vid.max - cpudata->vid.min,
1269 int_tofp(cpudata->pstate.max_pstate -
1270 cpudata->pstate.min_pstate));
21855ff5 1271
938d21a2 1272 rdmsrl(ATOM_TURBO_VIDS, value);
21855ff5 1273 cpudata->vid.turbo = value & 0x7f;
007bea09
DB		 1274}
1275
016c8150 1276static int core_get_min_pstate(void)
93f0822d
DB		 1277{
1278 u64 value;
845c1cbe 1279
05e99c8c 1280 rdmsrl(MSR_PLATFORM_INFO, value);
93f0822d
DB		 1281 return (value >> 40) & 0xFF;
1282}
1283
3bcc6fa9 1284static int core_get_max_pstate_physical(void)
93f0822d
DB		 1285{
1286 u64 value;
845c1cbe 1287
05e99c8c 1288 rdmsrl(MSR_PLATFORM_INFO, value);
93f0822d
DB		 1289 return (value >> 8) & 0xFF;
1290}
1291
016c8150 1292static int core_get_max_pstate(void)
93f0822d 1293{
6a35fc2d
SP		 1294 u64 tar;
1295 u64 plat_info;
1296 int max_pstate;
1297 int err;
1298
1299 rdmsrl(MSR_PLATFORM_INFO, plat_info);
1300 max_pstate = (plat_info >> 8) & 0xFF;
1301
1302 err = rdmsrl_safe(MSR_TURBO_ACTIVATION_RATIO, &tar);
1303 if (!err) {
1304 /* Do some sanity checking for safety */
1305 if (plat_info & 0x600000000) {
1306 u64 tdp_ctrl;
1307 u64 tdp_ratio;
1308 int tdp_msr;
1309
1310 err = rdmsrl_safe(MSR_CONFIG_TDP_CONTROL, &tdp_ctrl);
1311 if (err)
1312 goto skip_tar;
1313
5fc8f707 1314 tdp_msr = MSR_CONFIG_TDP_NOMINAL + (tdp_ctrl & 0x3);
6a35fc2d
SP		 1315 err = rdmsrl_safe(tdp_msr, &tdp_ratio);
1316 if (err)
1317 goto skip_tar;
1318
1becf035
SP		 1319 /* For level 1 and 2, bits[23:16] contain the ratio */
1320 if (tdp_ctrl)
1321 tdp_ratio >>= 16;
1322
1323 tdp_ratio &= 0xff; /* ratios are only 8 bits long */
6a35fc2d
SP		 1324 if (tdp_ratio - 1 == tar) {
1325 max_pstate = tar;
1326 pr_debug("max_pstate=TAC %x\n", max_pstate);
1327 } else {
1328 goto skip_tar;
1329 }
1330 }
1331 }
845c1cbe 1332
6a35fc2d
SP		 1333skip_tar:
1334 return max_pstate;
93f0822d
DB		 1335}
1336
016c8150 1337static int core_get_turbo_pstate(void)
93f0822d
DB		 1338{
1339 u64 value;
1340 int nont, ret;
845c1cbe 1341
100cf6f2 1342 rdmsrl(MSR_TURBO_RATIO_LIMIT, value);
016c8150 1343 nont = core_get_max_pstate();
285cb990 1344 ret = (value) & 255;
93f0822d
DB		 1345 if (ret <= nont)
1346 ret = nont;
1347 return ret;
1348}
1349
b27580b0
DB		 1350static inline int core_get_scaling(void)
1351{
1352 return 100000;
1353}
1354
fdfdb2b1 1355static u64 core_get_val(struct cpudata *cpudata, int pstate)
016c8150
DB		 1356{
1357 u64 val;
1358
144c8e17 1359 val = (u64)pstate << 8;
51443fbf 1360 if (limits->no_turbo && !limits->turbo_disabled)
016c8150
DB		 1361 val |= (u64)1 << 32;
1362
fdfdb2b1 1363 return val;
016c8150
DB		 1364}
1365
b34ef932
DC		 1366static int knl_get_turbo_pstate(void)
1367{
1368 u64 value;
1369 int nont, ret;
1370
100cf6f2 1371 rdmsrl(MSR_TURBO_RATIO_LIMIT, value);
b34ef932
DC		 1372 nont = core_get_max_pstate();
1373 ret = (((value) >> 8) & 0xFF);
1374 if (ret <= nont)
1375 ret = nont;
1376 return ret;
1377}
1378
016c8150
DB		 1379static struct cpu_defaults core_params = {
1380 .pid_policy = {
1381 .sample_rate_ms = 10,
1382 .deadband = 0,
1383 .setpoint = 97,
1384 .p_gain_pct = 20,
1385 .d_gain_pct = 0,
1386 .i_gain_pct = 0,
1387 },
1388 .funcs = {
1389 .get_max = core_get_max_pstate,
3bcc6fa9 1390 .get_max_physical = core_get_max_pstate_physical,
016c8150
DB		 1391 .get_min = core_get_min_pstate,
1392 .get_turbo = core_get_turbo_pstate,
b27580b0 1393 .get_scaling = core_get_scaling,
fdfdb2b1 1394 .get_val = core_get_val,
157386b6 1395 .get_target_pstate = get_target_pstate_use_performance,
016c8150
DB		 1396 },
1397};
1398
42ce8921 1399static const struct cpu_defaults silvermont_params = {
1421df63
PL		 1400 .pid_policy = {
1401 .sample_rate_ms = 10,
1402 .deadband = 0,
1403 .setpoint = 60,
1404 .p_gain_pct = 14,
1405 .d_gain_pct = 0,
1406 .i_gain_pct = 4,
1407 },
1408 .funcs = {
1409 .get_max = atom_get_max_pstate,
1410 .get_max_physical = atom_get_max_pstate,
1411 .get_min = atom_get_min_pstate,
1412 .get_turbo = atom_get_turbo_pstate,
fdfdb2b1 1413 .get_val = atom_get_val,
1421df63
PL		 1414 .get_scaling = silvermont_get_scaling,
1415 .get_vid = atom_get_vid,
e70eed2b 1416 .get_target_pstate = get_target_pstate_use_cpu_load,
1421df63
PL		 1417 },
1418};
1419
42ce8921 1420static const struct cpu_defaults airmont_params = {
19e77c28
DB		 1421 .pid_policy = {
1422 .sample_rate_ms = 10,
1423 .deadband = 0,
6a82ba6d 1424 .setpoint = 60,
19e77c28
DB		 1425 .p_gain_pct = 14,
1426 .d_gain_pct = 0,
1427 .i_gain_pct = 4,
1428 },
1429 .funcs = {
938d21a2
PL		 1430 .get_max = atom_get_max_pstate,
1431 .get_max_physical = atom_get_max_pstate,
1432 .get_min = atom_get_min_pstate,
1433 .get_turbo = atom_get_turbo_pstate,
fdfdb2b1 1434 .get_val = atom_get_val,
1421df63 1435 .get_scaling = airmont_get_scaling,
938d21a2 1436 .get_vid = atom_get_vid,
e70eed2b 1437 .get_target_pstate = get_target_pstate_use_cpu_load,
19e77c28
DB		 1438 },
1439};
1440
42ce8921 1441static const struct cpu_defaults knl_params = {
b34ef932
DC		 1442 .pid_policy = {
1443 .sample_rate_ms = 10,
1444 .deadband = 0,
1445 .setpoint = 97,
1446 .p_gain_pct = 20,
1447 .d_gain_pct = 0,
1448 .i_gain_pct = 0,
1449 },
1450 .funcs = {
1451 .get_max = core_get_max_pstate,
3bcc6fa9 1452 .get_max_physical = core_get_max_pstate_physical,
b34ef932
DC		 1453 .get_min = core_get_min_pstate,
1454 .get_turbo = knl_get_turbo_pstate,
69cefc27 1455 .get_scaling = core_get_scaling,
fdfdb2b1 1456 .get_val = core_get_val,
157386b6 1457 .get_target_pstate = get_target_pstate_use_performance,
b34ef932
DC		 1458 },
1459};
1460
42ce8921 1461static const struct cpu_defaults bxt_params = {
41bad47f
SP		 1462 .pid_policy = {
1463 .sample_rate_ms = 10,
1464 .deadband = 0,
1465 .setpoint = 60,
1466 .p_gain_pct = 14,
1467 .d_gain_pct = 0,
1468 .i_gain_pct = 4,
1469 },
1470 .funcs = {
1471 .get_max = core_get_max_pstate,
1472 .get_max_physical = core_get_max_pstate_physical,
1473 .get_min = core_get_min_pstate,
1474 .get_turbo = core_get_turbo_pstate,
1475 .get_scaling = core_get_scaling,
1476 .get_val = core_get_val,
1477 .get_target_pstate = get_target_pstate_use_cpu_load,
1478 },
1479};
1480
93f0822d
DB		 1481static void intel_pstate_get_min_max(struct cpudata *cpu, int *min, int *max)
1482{
1483 int max_perf = cpu->pstate.turbo_pstate;
7244cb62 1484 int max_perf_adj;
93f0822d 1485 int min_perf;
eae48f04 1486 struct perf_limits *perf_limits = limits;
845c1cbe 1487
51443fbf 1488 if (limits->no_turbo || limits->turbo_disabled)
93f0822d
DB		 1489 max_perf = cpu->pstate.max_pstate;
1490
eae48f04
SP		 1491 if (per_cpu_limits)
1492 perf_limits = cpu->perf_limits;
1493
e0d4c8f8
KCA		 1494 /*
1495 * performance can be limited by user through sysfs, by cpufreq
1496 * policy, or by cpu specific default values determined through
1497 * experimentation.
1498 */
d5dd33d9 1499 max_perf_adj = fp_ext_toint(max_perf * perf_limits->max_perf);
799281a3
RW		 1500 *max = clamp_t(int, max_perf_adj,
1501 cpu->pstate.min_pstate, cpu->pstate.turbo_pstate);
93f0822d 1502
d5dd33d9 1503 min_perf = fp_ext_toint(max_perf * perf_limits->min_perf);
799281a3 1504 *min = clamp_t(int, min_perf, cpu->pstate.min_pstate, max_perf);
93f0822d
DB		 1505}
1506
a6c6ead1 1507static void intel_pstate_set_pstate(struct cpudata *cpu, int pstate)
fdfdb2b1 1508{
bc95a454
RW		 1509 trace_cpu_frequency(pstate * cpu->pstate.scaling, cpu->cpu);
1510 cpu->pstate.current_pstate = pstate;
fdfdb2b1
RW		 1511 /*
1512 * Generally, there is no guarantee that this code will always run on
1513 * the CPU being updated, so force the register update to run on the
1514 * right CPU.
1515 */
1516 wrmsrl_on_cpu(cpu->cpu, MSR_IA32_PERF_CTL,
1517 pstate_funcs.get_val(cpu, pstate));
93f0822d
DB		 1518}
1519
a6c6ead1
RW		 1520static void intel_pstate_set_min_pstate(struct cpudata *cpu)
1521{
1522 intel_pstate_set_pstate(cpu, cpu->pstate.min_pstate);
1523}
1524
1525static void intel_pstate_max_within_limits(struct cpudata *cpu)
1526{
1527 int min_pstate, max_pstate;
1528
1529 update_turbo_state();
1530 intel_pstate_get_min_max(cpu, &min_pstate, &max_pstate);
1531 intel_pstate_set_pstate(cpu, max_pstate);
1532}
1533
93f0822d
DB		 1534static void intel_pstate_get_cpu_pstates(struct cpudata *cpu)
1535{
016c8150
DB		 1536 cpu->pstate.min_pstate = pstate_funcs.get_min();
1537 cpu->pstate.max_pstate = pstate_funcs.get_max();
3bcc6fa9 1538 cpu->pstate.max_pstate_physical = pstate_funcs.get_max_physical();
016c8150 1539 cpu->pstate.turbo_pstate = pstate_funcs.get_turbo();
b27580b0 1540 cpu->pstate.scaling = pstate_funcs.get_scaling();
001c76f0
RW		 1541 cpu->pstate.max_freq = cpu->pstate.max_pstate * cpu->pstate.scaling;
1542 cpu->pstate.turbo_freq = cpu->pstate.turbo_pstate * cpu->pstate.scaling;
93f0822d 1543
007bea09
DB		 1544 if (pstate_funcs.get_vid)
1545 pstate_funcs.get_vid(cpu);
fdfdb2b1
RW		 1546
1547 intel_pstate_set_min_pstate(cpu);
93f0822d
DB		 1548}
1549
a1c9787d 1550static inline void intel_pstate_calc_avg_perf(struct cpudata *cpu)
93f0822d 1551{
6b17ddb2 1552 struct sample *sample = &cpu->sample;
e66c1768 1553
a1c9787d 1554 sample->core_avg_perf = div_ext_fp(sample->aperf, sample->mperf);
93f0822d
DB		 1555}
1556
4fec7ad5 1557static inline bool intel_pstate_sample(struct cpudata *cpu, u64 time)
93f0822d 1558{
93f0822d 1559 u64 aperf, mperf;
4ab60c3f 1560 unsigned long flags;
4055fad3 1561 u64 tsc;
93f0822d 1562
4ab60c3f 1563 local_irq_save(flags);
93f0822d
DB		 1564 rdmsrl(MSR_IA32_APERF, aperf);
1565 rdmsrl(MSR_IA32_MPERF, mperf);
e70eed2b 1566 tsc = rdtsc();
4fec7ad5 1567 if (cpu->prev_mperf == mperf || cpu->prev_tsc == tsc) {
8e601a9f 1568 local_irq_restore(flags);
4fec7ad5 1569 return false;
8e601a9f 1570 }
4ab60c3f 1571 local_irq_restore(flags);
b69880f9 1572
c4ee841f 1573 cpu->last_sample_time = cpu->sample.time;
a4675fbc 1574 cpu->sample.time = time;
d37e2b76
DB		 1575 cpu->sample.aperf = aperf;
1576 cpu->sample.mperf = mperf;
4055fad3 1577 cpu->sample.tsc = tsc;
d37e2b76
DB		 1578 cpu->sample.aperf -= cpu->prev_aperf;
1579 cpu->sample.mperf -= cpu->prev_mperf;
4055fad3 1580 cpu->sample.tsc -= cpu->prev_tsc;
1abc4b20 1581
93f0822d
DB		 1582 cpu->prev_aperf = aperf;
1583 cpu->prev_mperf = mperf;
4055fad3 1584 cpu->prev_tsc = tsc;
febce40f
RW		 1585 /*
1586 * First time this function is invoked in a given cycle, all of the
1587 * previous sample data fields are equal to zero or stale and they must
1588 * be populated with meaningful numbers for things to work, so assume
1589 * that sample.time will always be reset before setting the utilization
1590 * update hook and make the caller skip the sample then.
1591 */
1592 return !!cpu->last_sample_time;
93f0822d
DB		 1593}
1594
8fa520af
PL		 1595static inline int32_t get_avg_frequency(struct cpudata *cpu)
1596{
a1c9787d
RW		 1597 return mul_ext_fp(cpu->sample.core_avg_perf,
1598 cpu->pstate.max_pstate_physical * cpu->pstate.scaling);
8fa520af
PL		 1599}
1600
bdcaa23f
PL		 1601static inline int32_t get_avg_pstate(struct cpudata *cpu)
1602{
8edb0a6e
RW		 1603 return mul_ext_fp(cpu->pstate.max_pstate_physical,
1604 cpu->sample.core_avg_perf);
bdcaa23f
PL		 1605}
1606
e70eed2b
PL		 1607static inline int32_t get_target_pstate_use_cpu_load(struct cpudata *cpu)
1608{
1609 struct sample *sample = &cpu->sample;
09c448d3 1610 int32_t busy_frac, boost;
0843e83c 1611 int target, avg_pstate;
e70eed2b 1612
09c448d3 1613 busy_frac = div_fp(sample->mperf, sample->tsc);
63d1d656 1614
09c448d3
RW		 1615 boost = cpu->iowait_boost;
1616 cpu->iowait_boost >>= 1;
63d1d656 1617
09c448d3
RW		 1618 if (busy_frac < boost)
1619 busy_frac = boost;
63d1d656 1620
09c448d3 1621 sample->busy_scaled = busy_frac * 100;
0843e83c
RW		 1622
1623 target = limits->no_turbo || limits->turbo_disabled ?
1624 cpu->pstate.max_pstate : cpu->pstate.turbo_pstate;
1625 target += target >> 2;
1626 target = mul_fp(target, busy_frac);
1627 if (target < cpu->pstate.min_pstate)
1628 target = cpu->pstate.min_pstate;
1629
1630 /*
1631 * If the average P-state during the previous cycle was higher than the
1632 * current target, add 50% of the difference to the target to reduce
1633 * possible performance oscillations and offset possible performance
1634 * loss related to moving the workload from one CPU to another within
1635 * a package/module.
1636 */
1637 avg_pstate = get_avg_pstate(cpu);
1638 if (avg_pstate > target)
1639 target += (avg_pstate - target) >> 1;
1640
1641 return target;
e70eed2b
PL		 1642}
1643
157386b6 1644static inline int32_t get_target_pstate_use_performance(struct cpudata *cpu)
93f0822d 1645{
1aa7a6e2 1646 int32_t perf_scaled, max_pstate, current_pstate, sample_ratio;
a4675fbc 1647 u64 duration_ns;
93f0822d 1648
e0d4c8f8 1649 /*
f00593a4
RW		 1650 * perf_scaled is the ratio of the average P-state during the last
1651 * sampling period to the P-state requested last time (in percent).
1652 *
1653 * That measures the system's response to the previous P-state
1654 * selection.
e0d4c8f8 1655 */
22590efb
RW		 1656 max_pstate = cpu->pstate.max_pstate_physical;
1657 current_pstate = cpu->pstate.current_pstate;
1aa7a6e2 1658 perf_scaled = mul_ext_fp(cpu->sample.core_avg_perf,
a1c9787d 1659 div_fp(100 * max_pstate, current_pstate));
c4ee841f 1660
e0d4c8f8 1661 /*
a4675fbc
RW		 1662 * Since our utilization update callback will not run unless we are
1663 * in C0, check if the actual elapsed time is significantly greater (3x)
1664 * than our sample interval. If it is, then we were idle for a long
1aa7a6e2 1665 * enough period of time to adjust our performance metric.
e0d4c8f8 1666 */
a4675fbc 1667 duration_ns = cpu->sample.time - cpu->last_sample_time;
febce40f 1668 if ((s64)duration_ns > pid_params.sample_rate_ns * 3) {
22590efb 1669 sample_ratio = div_fp(pid_params.sample_rate_ns, duration_ns);
1aa7a6e2 1670 perf_scaled = mul_fp(perf_scaled, sample_ratio);
ffb81056
RW		 1671 } else {
1672 sample_ratio = div_fp(100 * cpu->sample.mperf, cpu->sample.tsc);
1673 if (sample_ratio < int_tofp(1))
1aa7a6e2 1674 perf_scaled = 0;
c4ee841f
DB		 1675 }
1676
1aa7a6e2
RW		 1677 cpu->sample.busy_scaled = perf_scaled;
1678 return cpu->pstate.current_pstate - pid_calc(&cpu->pid, perf_scaled);
93f0822d
DB		 1679}
1680
001c76f0 1681static int intel_pstate_prepare_request(struct cpudata *cpu, int pstate)
fdfdb2b1
RW		 1682{
1683 int max_perf, min_perf;
1684
fdfdb2b1
RW		 1685 intel_pstate_get_min_max(cpu, &min_perf, &max_perf);
1686 pstate = clamp_t(int, pstate, min_perf, max_perf);
bc95a454 1687 trace_cpu_frequency(pstate * cpu->pstate.scaling, cpu->cpu);
001c76f0
RW		 1688 return pstate;
1689}
1690
1691static void intel_pstate_update_pstate(struct cpudata *cpu, int pstate)
1692{
1693 pstate = intel_pstate_prepare_request(cpu, pstate);
fdfdb2b1
RW		 1694 if (pstate == cpu->pstate.current_pstate)
1695 return;
1696
bc95a454 1697 cpu->pstate.current_pstate = pstate;
fdfdb2b1
RW		 1698 wrmsrl(MSR_IA32_PERF_CTL, pstate_funcs.get_val(cpu, pstate));
1699}
1700
93f0822d
DB		 1701static inline void intel_pstate_adjust_busy_pstate(struct cpudata *cpu)
1702{
157386b6 1703 int from, target_pstate;
4055fad3
DS		 1704 struct sample *sample;
1705
1706 from = cpu->pstate.current_pstate;
93f0822d 1707
2f1d407a
RW		 1708 target_pstate = cpu->policy == CPUFREQ_POLICY_PERFORMANCE ?
1709 cpu->pstate.turbo_pstate : pstate_funcs.get_target_pstate(cpu);
93f0822d 1710
001c76f0
RW		 1711 update_turbo_state();
1712
fdfdb2b1 1713 intel_pstate_update_pstate(cpu, target_pstate);
4055fad3
DS		 1714
1715 sample = &cpu->sample;
a1c9787d 1716 trace_pstate_sample(mul_ext_fp(100, sample->core_avg_perf),
157386b6 1717 fp_toint(sample->busy_scaled),
4055fad3
DS		 1718 from,
1719 cpu->pstate.current_pstate,
1720 sample->mperf,
1721 sample->aperf,
1722 sample->tsc,
3ba7bcaa
SP		 1723 get_avg_frequency(cpu),
1724 fp_toint(cpu->iowait_boost * 100));
93f0822d
DB		 1725}
1726
a4675fbc 1727static void intel_pstate_update_util(struct update_util_data *data, u64 time,
58919e83 1728 unsigned int flags)
93f0822d 1729{
a4675fbc 1730 struct cpudata *cpu = container_of(data, struct cpudata, update_util);
09c448d3
RW		 1731 u64 delta_ns;
1732
1d29815e 1733 if (pstate_funcs.get_target_pstate == get_target_pstate_use_cpu_load) {
09c448d3
RW		 1734 if (flags & SCHED_CPUFREQ_IOWAIT) {
1735 cpu->iowait_boost = int_tofp(1);
1736 } else if (cpu->iowait_boost) {
1737 /* Clear iowait_boost if the CPU may have been idle. */
1738 delta_ns = time - cpu->last_update;
1739 if (delta_ns > TICK_NSEC)
1740 cpu->iowait_boost = 0;
1741 }
1742 cpu->last_update = time;
1743 }
b69880f9 1744
09c448d3 1745 delta_ns = time - cpu->sample.time;
a4675fbc 1746 if ((s64)delta_ns >= pid_params.sample_rate_ns) {
4fec7ad5
RW		 1747 bool sample_taken = intel_pstate_sample(cpu, time);
1748
6d45b719 1749 if (sample_taken) {
a1c9787d 1750 intel_pstate_calc_avg_perf(cpu);
6d45b719
RW		 1751 if (!hwp_active)
1752 intel_pstate_adjust_busy_pstate(cpu);
1753 }
a4675fbc 1754 }
93f0822d
DB		 1755}
1756
1757#define ICPU(model, policy) \
6cbd7ee1
DB		 1758 { X86_VENDOR_INTEL, 6, model, X86_FEATURE_APERFMPERF,\
1759 (unsigned long)&policy }
93f0822d
DB		 1760
1761static const struct x86_cpu_id intel_pstate_cpu_ids[] = {
5b20c944
DH		 1762 ICPU(INTEL_FAM6_SANDYBRIDGE, core_params),
1763 ICPU(INTEL_FAM6_SANDYBRIDGE_X, core_params),
1764 ICPU(INTEL_FAM6_ATOM_SILVERMONT1, silvermont_params),
1765 ICPU(INTEL_FAM6_IVYBRIDGE, core_params),
1766 ICPU(INTEL_FAM6_HASWELL_CORE, core_params),
1767 ICPU(INTEL_FAM6_BROADWELL_CORE, core_params),
1768 ICPU(INTEL_FAM6_IVYBRIDGE_X, core_params),
1769 ICPU(INTEL_FAM6_HASWELL_X, core_params),
1770 ICPU(INTEL_FAM6_HASWELL_ULT, core_params),
1771 ICPU(INTEL_FAM6_HASWELL_GT3E, core_params),
1772 ICPU(INTEL_FAM6_BROADWELL_GT3E, core_params),
1773 ICPU(INTEL_FAM6_ATOM_AIRMONT, airmont_params),
1774 ICPU(INTEL_FAM6_SKYLAKE_MOBILE, core_params),
1775 ICPU(INTEL_FAM6_BROADWELL_X, core_params),
1776 ICPU(INTEL_FAM6_SKYLAKE_DESKTOP, core_params),
1777 ICPU(INTEL_FAM6_BROADWELL_XEON_D, core_params),
1778 ICPU(INTEL_FAM6_XEON_PHI_KNL, knl_params),
58bf4542 1779 ICPU(INTEL_FAM6_XEON_PHI_KNM, knl_params),
41bad47f 1780 ICPU(INTEL_FAM6_ATOM_GOLDMONT, bxt_params),
93f0822d
DB		 1781 {}
1782};
1783MODULE_DEVICE_TABLE(x86cpu, intel_pstate_cpu_ids);
1784
29327c84 1785static const struct x86_cpu_id intel_pstate_cpu_oob_ids[] __initconst = {
5b20c944 1786 ICPU(INTEL_FAM6_BROADWELL_XEON_D, core_params),
65c1262f
SP		 1787 ICPU(INTEL_FAM6_BROADWELL_X, core_params),
1788 ICPU(INTEL_FAM6_SKYLAKE_X, core_params),
2f86dc4c
DB		 1789 {}
1790};
1791
93f0822d
DB		 1792static int intel_pstate_init_cpu(unsigned int cpunum)
1793{
93f0822d
DB		 1794 struct cpudata *cpu;
1795
eae48f04
SP		 1796 cpu = all_cpu_data[cpunum];
1797
1798 if (!cpu) {
1799 unsigned int size = sizeof(struct cpudata);
1800
1801 if (per_cpu_limits)
1802 size += sizeof(struct perf_limits);
1803
1804 cpu = kzalloc(size, GFP_KERNEL);
1805 if (!cpu)
1806 return -ENOMEM;
1807
1808 all_cpu_data[cpunum] = cpu;
1809 if (per_cpu_limits)
1810 cpu->perf_limits = (struct perf_limits *)(cpu + 1);
1811
984edbdc
SP		 1812 cpu->epp_default = -EINVAL;
1813 cpu->epp_powersave = -EINVAL;
1814 cpu->epp_saved = -EINVAL;
eae48f04 1815 }
93f0822d
DB		 1816
1817 cpu = all_cpu_data[cpunum];
1818
93f0822d 1819 cpu->cpu = cpunum;
ba88d433 1820
a4675fbc 1821 if (hwp_active) {
ba88d433 1822 intel_pstate_hwp_enable(cpu);
a4675fbc
RW		 1823 pid_params.sample_rate_ms = 50;
1824 pid_params.sample_rate_ns = 50 * NSEC_PER_MSEC;
1825 }
ba88d433 1826
179e8471 1827 intel_pstate_get_cpu_pstates(cpu);
016c8150 1828
93f0822d 1829 intel_pstate_busy_pid_reset(cpu);
93f0822d 1830
4836df17 1831 pr_debug("controlling: cpu %d\n", cpunum);
93f0822d
DB		 1832
1833 return 0;
1834}
1835
1836static unsigned int intel_pstate_get(unsigned int cpu_num)
1837{
f96fd0c8 1838 struct cpudata *cpu = all_cpu_data[cpu_num];
93f0822d 1839
f96fd0c8 1840 return cpu ? get_avg_frequency(cpu) : 0;
93f0822d
DB		 1841}
1842
febce40f 1843static void intel_pstate_set_update_util_hook(unsigned int cpu_num)
bb6ab52f 1844{
febce40f
RW		 1845 struct cpudata *cpu = all_cpu_data[cpu_num];
1846
5ab666e0
RW		 1847 if (cpu->update_util_set)
1848 return;
1849
febce40f
RW		 1850 /* Prevent intel_pstate_update_util() from using stale data. */
1851 cpu->sample.time = 0;
0bed612b
RW		 1852 cpufreq_add_update_util_hook(cpu_num, &cpu->update_util,
1853 intel_pstate_update_util);
4578ee7e 1854 cpu->update_util_set = true;
bb6ab52f
RW		 1855}
1856
1857static void intel_pstate_clear_update_util_hook(unsigned int cpu)
1858{
4578ee7e
CY		 1859 struct cpudata *cpu_data = all_cpu_data[cpu];
1860
1861 if (!cpu_data->update_util_set)
1862 return;
1863
0bed612b 1864 cpufreq_remove_update_util_hook(cpu);
4578ee7e 1865 cpu_data->update_util_set = false;
bb6ab52f
RW		 1866 synchronize_sched();
1867}
1868
30a39153
SP		 1869static void intel_pstate_set_performance_limits(struct perf_limits *limits)
1870{
1871 limits->no_turbo = 0;
1872 limits->turbo_disabled = 0;
1873 limits->max_perf_pct = 100;
d5dd33d9 1874 limits->max_perf = int_ext_tofp(1);
30a39153 1875 limits->min_perf_pct = 100;
d5dd33d9 1876 limits->min_perf = int_ext_tofp(1);
30a39153
SP		 1877 limits->max_policy_pct = 100;
1878 limits->max_sysfs_pct = 100;
1879 limits->min_policy_pct = 0;
1880 limits->min_sysfs_pct = 0;
1881}
1882
eae48f04
SP		 1883static void intel_pstate_update_perf_limits(struct cpufreq_policy *policy,
1884 struct perf_limits *limits)
1885{
a410c03d 1886
eae48f04
SP		 1887 limits->max_policy_pct = DIV_ROUND_UP(policy->max * 100,
1888 policy->cpuinfo.max_freq);
1889 limits->max_policy_pct = clamp_t(int, limits->max_policy_pct, 0, 100);
5879f877
SP		 1890 if (policy->max == policy->min) {
1891 limits->min_policy_pct = limits->max_policy_pct;
1892 } else {
46992d6b
SP		 1893 limits->min_policy_pct = DIV_ROUND_UP(policy->min * 100,
1894 policy->cpuinfo.max_freq);
5879f877
SP		 1895 limits->min_policy_pct = clamp_t(int, limits->min_policy_pct,
1896 0, 100);
1897 }
eae48f04
SP		 1898
1899 /* Normalize user input to [min_policy_pct, max_policy_pct] */
1900 limits->min_perf_pct = max(limits->min_policy_pct,
1901 limits->min_sysfs_pct);
1902 limits->min_perf_pct = min(limits->max_policy_pct,
1903 limits->min_perf_pct);
1904 limits->max_perf_pct = min(limits->max_policy_pct,
1905 limits->max_sysfs_pct);
1906 limits->max_perf_pct = max(limits->min_policy_pct,
1907 limits->max_perf_pct);
1908
1909 /* Make sure min_perf_pct <= max_perf_pct */
1910 limits->min_perf_pct = min(limits->max_perf_pct, limits->min_perf_pct);
1911
d5dd33d9
SP		 1912 limits->min_perf = div_ext_fp(limits->min_perf_pct, 100);
1913 limits->max_perf = div_ext_fp(limits->max_perf_pct, 100);
1914 limits->max_perf = round_up(limits->max_perf, EXT_FRAC_BITS);
1915 limits->min_perf = round_up(limits->min_perf, EXT_FRAC_BITS);
eae48f04
SP		 1916
1917 pr_debug("cpu:%d max_perf_pct:%d min_perf_pct:%d\n", policy->cpu,
1918 limits->max_perf_pct, limits->min_perf_pct);
1919}
1920
93f0822d
DB		 1921static int intel_pstate_set_policy(struct cpufreq_policy *policy)
1922{
3be9200d 1923 struct cpudata *cpu;
eae48f04 1924 struct perf_limits *perf_limits = NULL;
3be9200d 1925
d3929b83
DB		 1926 if (!policy->cpuinfo.max_freq)
1927 return -ENODEV;
1928
2c2c1af4
SP		 1929 pr_debug("set_policy cpuinfo.max %u policy->max %u\n",
1930 policy->cpuinfo.max_freq, policy->max);
1931
a6c6ead1 1932 cpu = all_cpu_data[policy->cpu];
2f1d407a
RW		 1933 cpu->policy = policy->policy;
1934
c749c64f
RW		 1935 if (cpu->pstate.max_pstate_physical > cpu->pstate.max_pstate &&
1936 policy->max < policy->cpuinfo.max_freq &&
1937 policy->max > cpu->pstate.max_pstate * cpu->pstate.scaling) {
1938 pr_debug("policy->max > max non turbo frequency\n");
1939 policy->max = policy->cpuinfo.max_freq;
3be9200d
SP		 1940 }
1941
eae48f04
SP		 1942 if (per_cpu_limits)
1943 perf_limits = cpu->perf_limits;
1944
b59fe540
SP		 1945 mutex_lock(&intel_pstate_limits_lock);
1946
eae48f04
SP		 1947 if (policy->policy == CPUFREQ_POLICY_PERFORMANCE) {
1948 if (!perf_limits) {
1949 limits = &performance_limits;
1950 perf_limits = limits;
1951 }
30a39153 1952 if (policy->max >= policy->cpuinfo.max_freq) {
4836df17 1953 pr_debug("set performance\n");
eae48f04 1954 intel_pstate_set_performance_limits(perf_limits);
30a39153
SP		 1955 goto out;
1956 }
1957 } else {
4836df17 1958 pr_debug("set powersave\n");
eae48f04
SP		 1959 if (!perf_limits) {
1960 limits = &powersave_limits;
1961 perf_limits = limits;
1962 }
43717aad 1963
eae48f04 1964 }
93f0822d 1965
eae48f04 1966 intel_pstate_update_perf_limits(policy, perf_limits);
bb6ab52f 1967 out:
2f1d407a 1968 if (cpu->policy == CPUFREQ_POLICY_PERFORMANCE) {
a6c6ead1
RW		 1969 /*
1970 * NOHZ_FULL CPUs need this as the governor callback may not
1971 * be invoked on them.
1972 */
1973 intel_pstate_clear_update_util_hook(policy->cpu);
1974 intel_pstate_max_within_limits(cpu);
1975 }
1976
bb6ab52f
RW		 1977 intel_pstate_set_update_util_hook(policy->cpu);
1978
ba41e1bc 1979 intel_pstate_hwp_set_policy(policy);
2f86dc4c 1980
b59fe540
SP		 1981 mutex_unlock(&intel_pstate_limits_lock);
1982
93f0822d
DB		 1983 return 0;
1984}
1985
1986static int intel_pstate_verify_policy(struct cpufreq_policy *policy)
1987{
be49e346 1988 cpufreq_verify_within_cpu_limits(policy);
93f0822d 1989
285cb990 1990 if (policy->policy != CPUFREQ_POLICY_POWERSAVE &&
c410833a 1991 policy->policy != CPUFREQ_POLICY_PERFORMANCE)
93f0822d
DB		 1992 return -EINVAL;
1993
1994 return 0;
1995}
1996
001c76f0
RW		 1997static void intel_cpufreq_stop_cpu(struct cpufreq_policy *policy)
1998{
1999 intel_pstate_set_min_pstate(all_cpu_data[policy->cpu]);
2000}
2001
bb18008f 2002static void intel_pstate_stop_cpu(struct cpufreq_policy *policy)
93f0822d 2003{
001c76f0 2004 pr_debug("CPU %d exiting\n", policy->cpu);
93f0822d 2005
001c76f0 2006 intel_pstate_clear_update_util_hook(policy->cpu);
984edbdc
SP		 2007 if (hwp_active)
2008 intel_pstate_hwp_save_state(policy);
2009 else
001c76f0
RW		 2010 intel_cpufreq_stop_cpu(policy);
2011}
bb18008f 2012
001c76f0
RW		 2013static int intel_pstate_cpu_exit(struct cpufreq_policy *policy)
2014{
2015 intel_pstate_exit_perf_limits(policy);
a4675fbc 2016
001c76f0 2017 policy->fast_switch_possible = false;
2f86dc4c 2018
001c76f0 2019 return 0;
93f0822d
DB		 2020}
2021
001c76f0 2022static int __intel_pstate_cpu_init(struct cpufreq_policy *policy)
93f0822d 2023{
93f0822d 2024 struct cpudata *cpu;
52e0a509 2025 int rc;
93f0822d
DB		 2026
2027 rc = intel_pstate_init_cpu(policy->cpu);
2028 if (rc)
2029 return rc;
2030
2031 cpu = all_cpu_data[policy->cpu];
2032
eae48f04
SP		 2033 /*
2034 * We need sane value in the cpu->perf_limits, so inherit from global
2035 * perf_limits limits, which are seeded with values based on the
2036 * CONFIG_CPU_FREQ_DEFAULT_GOV_*, during boot up.
2037 */
2038 if (per_cpu_limits)
2039 memcpy(cpu->perf_limits, limits, sizeof(struct perf_limits));
2040
b27580b0
DB		 2041 policy->min = cpu->pstate.min_pstate * cpu->pstate.scaling;
2042 policy->max = cpu->pstate.turbo_pstate * cpu->pstate.scaling;
93f0822d
DB		 2043
2044 /* cpuinfo and default policy values */
b27580b0 2045 policy->cpuinfo.min_freq = cpu->pstate.min_pstate * cpu->pstate.scaling;
983e600e
SP		 2046 update_turbo_state();
2047 policy->cpuinfo.max_freq = limits->turbo_disabled ?
2048 cpu->pstate.max_pstate : cpu->pstate.turbo_pstate;
2049 policy->cpuinfo.max_freq *= cpu->pstate.scaling;
2050
9522a2ff 2051 intel_pstate_init_acpi_perf_limits(policy);
93f0822d
DB		 2052 cpumask_set_cpu(policy->cpu, policy->cpus);
2053
001c76f0
RW		 2054 policy->fast_switch_possible = true;
2055
93f0822d
DB		 2056 return 0;
2057}
2058
001c76f0 2059static int intel_pstate_cpu_init(struct cpufreq_policy *policy)
9522a2ff 2060{
001c76f0
RW		 2061 int ret = __intel_pstate_cpu_init(policy);
2062
2063 if (ret)
2064 return ret;
2065
2066 policy->cpuinfo.transition_latency = CPUFREQ_ETERNAL;
2067 if (limits->min_perf_pct == 100 && limits->max_perf_pct == 100)
2068 policy->policy = CPUFREQ_POLICY_PERFORMANCE;
2069 else
2070 policy->policy = CPUFREQ_POLICY_POWERSAVE;
9522a2ff
SP		 2071
2072 return 0;
2073}
2074
001c76f0 2075static struct cpufreq_driver intel_pstate = {
93f0822d
DB		 2076 .flags = CPUFREQ_CONST_LOOPS,
2077 .verify = intel_pstate_verify_policy,
2078 .setpolicy = intel_pstate_set_policy,
984edbdc 2079 .suspend = intel_pstate_hwp_save_state,
8442885f 2080 .resume = intel_pstate_resume,
93f0822d
DB		 2081 .get = intel_pstate_get,
2082 .init = intel_pstate_cpu_init,
9522a2ff 2083 .exit = intel_pstate_cpu_exit,
bb18008f 2084 .stop_cpu = intel_pstate_stop_cpu,
93f0822d 2085 .name = "intel_pstate",
93f0822d
DB		 2086};
2087
001c76f0
RW		 2088static int intel_cpufreq_verify_policy(struct cpufreq_policy *policy)
2089{
2090 struct cpudata *cpu = all_cpu_data[policy->cpu];
2091 struct perf_limits *perf_limits = limits;
2092
2093 update_turbo_state();
2094 policy->cpuinfo.max_freq = limits->turbo_disabled ?
2095 cpu->pstate.max_freq : cpu->pstate.turbo_freq;
2096
2097 cpufreq_verify_within_cpu_limits(policy);
2098
2099 if (per_cpu_limits)
2100 perf_limits = cpu->perf_limits;
2101
2102 intel_pstate_update_perf_limits(policy, perf_limits);
2103
2104 return 0;
2105}
2106
2107static unsigned int intel_cpufreq_turbo_update(struct cpudata *cpu,
2108 struct cpufreq_policy *policy,
2109 unsigned int target_freq)
2110{
2111 unsigned int max_freq;
2112
2113 update_turbo_state();
2114
2115 max_freq = limits->no_turbo || limits->turbo_disabled ?
2116 cpu->pstate.max_freq : cpu->pstate.turbo_freq;
2117 policy->cpuinfo.max_freq = max_freq;
2118 if (policy->max > max_freq)
2119 policy->max = max_freq;
2120
2121 if (target_freq > max_freq)
2122 target_freq = max_freq;
2123
2124 return target_freq;
2125}
2126
2127static int intel_cpufreq_target(struct cpufreq_policy *policy,
2128 unsigned int target_freq,
2129 unsigned int relation)
2130{
2131 struct cpudata *cpu = all_cpu_data[policy->cpu];
2132 struct cpufreq_freqs freqs;
2133 int target_pstate;
2134
2135 freqs.old = policy->cur;
2136 freqs.new = intel_cpufreq_turbo_update(cpu, policy, target_freq);
2137
2138 cpufreq_freq_transition_begin(policy, &freqs);
2139 switch (relation) {
2140 case CPUFREQ_RELATION_L:
2141 target_pstate = DIV_ROUND_UP(freqs.new, cpu->pstate.scaling);
2142 break;
2143 case CPUFREQ_RELATION_H:
2144 target_pstate = freqs.new / cpu->pstate.scaling;
2145 break;
2146 default:
2147 target_pstate = DIV_ROUND_CLOSEST(freqs.new, cpu->pstate.scaling);
2148 break;
2149 }
2150 target_pstate = intel_pstate_prepare_request(cpu, target_pstate);
2151 if (target_pstate != cpu->pstate.current_pstate) {
2152 cpu->pstate.current_pstate = target_pstate;
2153 wrmsrl_on_cpu(policy->cpu, MSR_IA32_PERF_CTL,
2154 pstate_funcs.get_val(cpu, target_pstate));
2155 }
2156 cpufreq_freq_transition_end(policy, &freqs, false);
2157
2158 return 0;
2159}
2160
2161static unsigned int intel_cpufreq_fast_switch(struct cpufreq_policy *policy,
2162 unsigned int target_freq)
2163{
2164 struct cpudata *cpu = all_cpu_data[policy->cpu];
2165 int target_pstate;
2166
2167 target_freq = intel_cpufreq_turbo_update(cpu, policy, target_freq);
2168 target_pstate = DIV_ROUND_UP(target_freq, cpu->pstate.scaling);
2169 intel_pstate_update_pstate(cpu, target_pstate);
2170 return target_freq;
2171}
2172
2173static int intel_cpufreq_cpu_init(struct cpufreq_policy *policy)
2174{
2175 int ret = __intel_pstate_cpu_init(policy);
2176
2177 if (ret)
2178 return ret;
2179
2180 policy->cpuinfo.transition_latency = INTEL_CPUFREQ_TRANSITION_LATENCY;
2181 /* This reflects the intel_pstate_get_cpu_pstates() setting. */
2182 policy->cur = policy->cpuinfo.min_freq;
2183
2184 return 0;
2185}
2186
2187static struct cpufreq_driver intel_cpufreq = {
2188 .flags = CPUFREQ_CONST_LOOPS,
2189 .verify = intel_cpufreq_verify_policy,
2190 .target = intel_cpufreq_target,
2191 .fast_switch = intel_cpufreq_fast_switch,
2192 .init = intel_cpufreq_cpu_init,
2193 .exit = intel_pstate_cpu_exit,
2194 .stop_cpu = intel_cpufreq_stop_cpu,
2195 .name = "intel_cpufreq",
2196};
2197
2198static struct cpufreq_driver *intel_pstate_driver = &intel_pstate;
2199
eed43609
JZ		 2200static int no_load __initdata;
2201static int no_hwp __initdata;
2202static int hwp_only __initdata;
29327c84 2203static unsigned int force_load __initdata;
6be26498 2204
29327c84 2205static int __init intel_pstate_msrs_not_valid(void)
b563b4e3 2206{
016c8150 2207 if (!pstate_funcs.get_max() ||
c410833a
SK		 2208 !pstate_funcs.get_min() ||
2209 !pstate_funcs.get_turbo())
b563b4e3
DB		 2210 return -ENODEV;
2211
b563b4e3
DB		 2212 return 0;
2213}
016c8150 2214
29327c84 2215static void __init copy_pid_params(struct pstate_adjust_policy *policy)
016c8150
DB		 2216{
2217 pid_params.sample_rate_ms = policy->sample_rate_ms;
a4675fbc 2218 pid_params.sample_rate_ns = pid_params.sample_rate_ms * NSEC_PER_MSEC;
016c8150
DB		 2219 pid_params.p_gain_pct = policy->p_gain_pct;
2220 pid_params.i_gain_pct = policy->i_gain_pct;
2221 pid_params.d_gain_pct = policy->d_gain_pct;
2222 pid_params.deadband = policy->deadband;
2223 pid_params.setpoint = policy->setpoint;
2224}
2225
7f7a516e
SP		 2226#ifdef CONFIG_ACPI
2227static void intel_pstate_use_acpi_profile(void)
2228{
2229 if (acpi_gbl_FADT.preferred_profile == PM_MOBILE)
2230 pstate_funcs.get_target_pstate =
2231 get_target_pstate_use_cpu_load;
2232}
2233#else
2234static void intel_pstate_use_acpi_profile(void)
2235{
2236}
2237#endif
2238
29327c84 2239static void __init copy_cpu_funcs(struct pstate_funcs *funcs)
016c8150
DB		 2240{
2241 pstate_funcs.get_max = funcs->get_max;
3bcc6fa9 2242 pstate_funcs.get_max_physical = funcs->get_max_physical;
016c8150
DB		 2243 pstate_funcs.get_min = funcs->get_min;
2244 pstate_funcs.get_turbo = funcs->get_turbo;
b27580b0 2245 pstate_funcs.get_scaling = funcs->get_scaling;
fdfdb2b1 2246 pstate_funcs.get_val = funcs->get_val;
007bea09 2247 pstate_funcs.get_vid = funcs->get_vid;
157386b6
PL		 2248 pstate_funcs.get_target_pstate = funcs->get_target_pstate;
2249
7f7a516e 2250 intel_pstate_use_acpi_profile();
016c8150
DB		 2251}
2252
9522a2ff 2253#ifdef CONFIG_ACPI
fbbcdc07 2254
29327c84 2255static bool __init intel_pstate_no_acpi_pss(void)
fbbcdc07
AH		 2256{
2257 int i;
2258
2259 for_each_possible_cpu(i) {
2260 acpi_status status;
2261 union acpi_object *pss;
2262 struct acpi_buffer buffer = { ACPI_ALLOCATE_BUFFER, NULL };
2263 struct acpi_processor *pr = per_cpu(processors, i);
2264
2265 if (!pr)
2266 continue;
2267
2268 status = acpi_evaluate_object(pr->handle, "_PSS", NULL, &buffer);
2269 if (ACPI_FAILURE(status))
2270 continue;
2271
2272 pss = buffer.pointer;
2273 if (pss && pss->type == ACPI_TYPE_PACKAGE) {
2274 kfree(pss);
2275 return false;
2276 }
2277
2278 kfree(pss);
2279 }
2280
2281 return true;
2282}
2283
29327c84 2284static bool __init intel_pstate_has_acpi_ppc(void)
966916ea 2285{
2286 int i;
2287
2288 for_each_possible_cpu(i) {
2289 struct acpi_processor *pr = per_cpu(processors, i);
2290
2291 if (!pr)
2292 continue;
2293 if (acpi_has_method(pr->handle, "_PPC"))
2294 return true;
2295 }
2296 return false;
2297}
2298
2299enum {
2300 PSS,
2301 PPC,
2302};
2303
fbbcdc07
AH		 2304struct hw_vendor_info {
2305 u16 valid;
2306 char oem_id[ACPI_OEM_ID_SIZE];
2307 char oem_table_id[ACPI_OEM_TABLE_ID_SIZE];
966916ea 2308 int oem_pwr_table;
fbbcdc07
AH		 2309};
2310
2311/* Hardware vendor-specific info that has its own power management modes */
29327c84 2312static struct hw_vendor_info vendor_info[] __initdata = {
966916ea 2313 {1, "HP ", "ProLiant", PSS},
2314 {1, "ORACLE", "X4-2 ", PPC},
2315 {1, "ORACLE", "X4-2L ", PPC},
2316 {1, "ORACLE", "X4-2B ", PPC},
2317 {1, "ORACLE", "X3-2 ", PPC},
2318 {1, "ORACLE", "X3-2L ", PPC},
2319 {1, "ORACLE", "X3-2B ", PPC},
2320 {1, "ORACLE", "X4470M2 ", PPC},
2321 {1, "ORACLE", "X4270M3 ", PPC},
2322 {1, "ORACLE", "X4270M2 ", PPC},
2323 {1, "ORACLE", "X4170M2 ", PPC},
5aecc3c8
EZ		 2324 {1, "ORACLE", "X4170 M3", PPC},
2325 {1, "ORACLE", "X4275 M3", PPC},
2326 {1, "ORACLE", "X6-2 ", PPC},
2327 {1, "ORACLE", "Sudbury ", PPC},
fbbcdc07
AH		 2328 {0, "", ""},
2329};
2330
29327c84 2331static bool __init intel_pstate_platform_pwr_mgmt_exists(void)
fbbcdc07
AH		 2332{
2333 struct acpi_table_header hdr;
2334 struct hw_vendor_info *v_info;
2f86dc4c
DB		 2335 const struct x86_cpu_id *id;
2336 u64 misc_pwr;
2337
2338 id = x86_match_cpu(intel_pstate_cpu_oob_ids);
2339 if (id) {
2340 rdmsrl(MSR_MISC_PWR_MGMT, misc_pwr);
2341 if ( misc_pwr & (1 << 8))
2342 return true;
2343 }
fbbcdc07 2344
c410833a
SK		 2345 if (acpi_disabled ||
2346 ACPI_FAILURE(acpi_get_table_header(ACPI_SIG_FADT, 0, &hdr)))
fbbcdc07
AH		 2347 return false;
2348
2349 for (v_info = vendor_info; v_info->valid; v_info++) {
c410833a 2350 if (!strncmp(hdr.oem_id, v_info->oem_id, ACPI_OEM_ID_SIZE) &&
966916ea 2351 !strncmp(hdr.oem_table_id, v_info->oem_table_id,
2352 ACPI_OEM_TABLE_ID_SIZE))
2353 switch (v_info->oem_pwr_table) {
2354 case PSS:
2355 return intel_pstate_no_acpi_pss();
2356 case PPC:
aa4ea34d
EZ		 2357 return intel_pstate_has_acpi_ppc() &&
2358 (!force_load);
966916ea 2359 }
fbbcdc07
AH		 2360 }
2361
2362 return false;
2363}
d0ea59e1
RW		 2364
2365static void intel_pstate_request_control_from_smm(void)
2366{
2367 /*
2368 * It may be unsafe to request P-states control from SMM if _PPC support
2369 * has not been enabled.
2370 */
2371 if (acpi_ppc)
2372 acpi_processor_pstate_control();
2373}
fbbcdc07
AH		 2374#else /* CONFIG_ACPI not enabled */
2375static inline bool intel_pstate_platform_pwr_mgmt_exists(void) { return false; }
966916ea 2376static inline bool intel_pstate_has_acpi_ppc(void) { return false; }
d0ea59e1 2377static inline void intel_pstate_request_control_from_smm(void) {}
fbbcdc07
AH		 2378#endif /* CONFIG_ACPI */
2379
7791e4aa
SP		 2380static const struct x86_cpu_id hwp_support_ids[] __initconst = {
2381 { X86_VENDOR_INTEL, 6, X86_MODEL_ANY, X86_FEATURE_HWP },
2382 {}
2383};
2384
93f0822d
DB		 2385static int __init intel_pstate_init(void)
2386{
907cc908 2387 int cpu, rc = 0;
93f0822d 2388 const struct x86_cpu_id *id;
64df1fdf 2389 struct cpu_defaults *cpu_def;
93f0822d 2390
6be26498
DB		 2391 if (no_load)
2392 return -ENODEV;
2393
7791e4aa
SP		 2394 if (x86_match_cpu(hwp_support_ids) && !no_hwp) {
2395 copy_cpu_funcs(&core_params.funcs);
2396 hwp_active++;
984edbdc 2397 intel_pstate.attr = hwp_cpufreq_attrs;
7791e4aa
SP		 2398 goto hwp_cpu_matched;
2399 }
2400
93f0822d
DB		 2401 id = x86_match_cpu(intel_pstate_cpu_ids);
2402 if (!id)
2403 return -ENODEV;
2404
64df1fdf 2405 cpu_def = (struct cpu_defaults *)id->driver_data;
016c8150 2406
64df1fdf
BP		 2407 copy_pid_params(&cpu_def->pid_policy);
2408 copy_cpu_funcs(&cpu_def->funcs);
016c8150 2409
b563b4e3
DB		 2410 if (intel_pstate_msrs_not_valid())
2411 return -ENODEV;
2412
7791e4aa
SP		 2413hwp_cpu_matched:
2414 /*
2415 * The Intel pstate driver will be ignored if the platform
2416 * firmware has its own power management modes.
2417 */
2418 if (intel_pstate_platform_pwr_mgmt_exists())
2419 return -ENODEV;
2420
4836df17 2421 pr_info("Intel P-state driver initializing\n");
93f0822d 2422
b57ffac5 2423 all_cpu_data = vzalloc(sizeof(void *) * num_possible_cpus());
93f0822d
DB		 2424 if (!all_cpu_data)
2425 return -ENOMEM;
93f0822d 2426
d64c3b0b
KCA		 2427 if (!hwp_active && hwp_only)
2428 goto out;
2429
d0ea59e1
RW		 2430 intel_pstate_request_control_from_smm();
2431
001c76f0 2432 rc = cpufreq_register_driver(intel_pstate_driver);
93f0822d
DB		 2433 if (rc)
2434 goto out;
2435
2436 intel_pstate_debug_expose_params();
2437 intel_pstate_sysfs_expose_params();
b69880f9 2438
7791e4aa 2439 if (hwp_active)
4836df17 2440 pr_info("HWP enabled\n");
7791e4aa 2441
93f0822d
DB		 2442 return rc;
2443out:
907cc908
DB		 2444 get_online_cpus();
2445 for_each_online_cpu(cpu) {
2446 if (all_cpu_data[cpu]) {
001c76f0
RW		 2447 if (intel_pstate_driver == &intel_pstate)
2448 intel_pstate_clear_update_util_hook(cpu);
2449
907cc908
DB		 2450 kfree(all_cpu_data[cpu]);
2451 }
2452 }
2453
2454 put_online_cpus();
2455 vfree(all_cpu_data);
93f0822d
DB		 2456 return -ENODEV;
2457}
2458device_initcall(intel_pstate_init);
2459
6be26498
DB		 2460static int __init intel_pstate_setup(char *str)
2461{
2462 if (!str)
2463 return -EINVAL;
2464
001c76f0 2465 if (!strcmp(str, "disable")) {
6be26498 2466 no_load = 1;
001c76f0
RW		 2467 } else if (!strcmp(str, "passive")) {
2468 pr_info("Passive mode enabled\n");
2469 intel_pstate_driver = &intel_cpufreq;
2470 no_hwp = 1;
2471 }
539342f6 2472 if (!strcmp(str, "no_hwp")) {
4836df17 2473 pr_info("HWP disabled\n");
2f86dc4c 2474 no_hwp = 1;
539342f6 2475 }
aa4ea34d
EZ		 2476 if (!strcmp(str, "force"))
2477 force_load = 1;
d64c3b0b
KCA		 2478 if (!strcmp(str, "hwp_only"))
2479 hwp_only = 1;
eae48f04
SP		 2480 if (!strcmp(str, "per_cpu_perf_limits"))
2481 per_cpu_limits = true;
9522a2ff
SP		 2482
2483#ifdef CONFIG_ACPI
2484 if (!strcmp(str, "support_acpi_ppc"))
2485 acpi_ppc = true;
2486#endif
2487
6be26498
DB		 2488 return 0;
2489}
2490early_param("intel_pstate", intel_pstate_setup);
2491
93f0822d
DB		 2492MODULE_AUTHOR("Dirk Brandewie <dirk.j.brandewie@intel.com>");
2493MODULE_DESCRIPTION("'intel_pstate' - P state driver Intel Core processors");
2494MODULE_LICENSE("GPL");
Ubuntu Artful kernel mirror