]> git.proxmox.com Git - mirror_ubuntu-artful-kernel.git/blame - drivers/dma/ste_dma40.c
projects / mirror_ubuntu-artful-kernel.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
ste_dma40: Rename jump labels in d40_alloc_mask_set()
[mirror_ubuntu-artful-kernel.git] / drivers / dma / ste_dma40.c
CommitLineData
8d318a50 1/*
d49278e3
PF		 2 * Copyright (C) Ericsson AB 2007-2008
3 * Copyright (C) ST-Ericsson SA 2008-2010
661385f9 4 * Author: Per Forlin <per.forlin@stericsson.com> for ST-Ericsson
767a9675 5 * Author: Jonas Aaberg <jonas.aberg@stericsson.com> for ST-Ericsson
8d318a50 6 * License terms: GNU General Public License (GPL) version 2
8d318a50
LW		 7 */
8
b7f080cf 9#include <linux/dma-mapping.h>
8d318a50
LW		 10#include <linux/kernel.h>
11#include <linux/slab.h>
f492b210 12#include <linux/export.h>
8d318a50
LW		 13#include <linux/dmaengine.h>
14#include <linux/platform_device.h>
15#include <linux/clk.h>
16#include <linux/delay.h>
c95905a6 17#include <linux/log2.h>
7fb3e75e
N		 18#include <linux/pm.h>
19#include <linux/pm_runtime.h>
698e4732 20#include <linux/err.h>
1814a170 21#include <linux/of.h>
fa332de5 22#include <linux/of_dma.h>
f4b89764 23#include <linux/amba/bus.h>
15e4b78d 24#include <linux/regulator/consumer.h>
865fab60 25#include <linux/platform_data/dma-ste-dma40.h>
8d318a50 26
d2ebfb33 27#include "dmaengine.h"
8d318a50
LW		 28#include "ste_dma40_ll.h"
29
30#define D40_NAME "dma40"
31
32#define D40_PHY_CHAN -1
33
34/* For masking out/in 2 bit channel positions */
35#define D40_CHAN_POS(chan) (2 * (chan / 2))
36#define D40_CHAN_POS_MASK(chan) (0x3 << D40_CHAN_POS(chan))
37
38/* Maximum iterations taken before giving up suspending a channel */
39#define D40_SUSPEND_MAX_IT 500
40
7fb3e75e
N		 41/* Milliseconds */
42#define DMA40_AUTOSUSPEND_DELAY 100
43
508849ad
LW		 44/* Hardware requirement on LCLA alignment */
45#define LCLA_ALIGNMENT 0x40000
698e4732
JA		 46
47/* Max number of links per event group */
48#define D40_LCLA_LINK_PER_EVENT_GRP 128
49#define D40_LCLA_END D40_LCLA_LINK_PER_EVENT_GRP
50
db72da92
LJ		 51/* Max number of logical channels per physical channel */
52#define D40_MAX_LOG_CHAN_PER_PHY 32
53
508849ad
LW		 54/* Attempts before giving up to trying to get pages that are aligned */
55#define MAX_LCLA_ALLOC_ATTEMPTS 256
56
57/* Bit markings for allocation map */
8a3b6e14
LJ		 58#define D40_ALLOC_FREE BIT(31)
59#define D40_ALLOC_PHY BIT(30)
8d318a50
LW		 60#define D40_ALLOC_LOG_FREE 0
61
a7dacb68
LJ		 62#define D40_MEMCPY_MAX_CHANS 8
63
664a57ec 64/* Reserved event lines for memcpy only. */
a2acaa21
LW		 65#define DB8500_DMA_MEMCPY_EV_0 51
66#define DB8500_DMA_MEMCPY_EV_1 56
67#define DB8500_DMA_MEMCPY_EV_2 57
68#define DB8500_DMA_MEMCPY_EV_3 58
69#define DB8500_DMA_MEMCPY_EV_4 59
70#define DB8500_DMA_MEMCPY_EV_5 60
71
72static int dma40_memcpy_channels[] = {
73 DB8500_DMA_MEMCPY_EV_0,
74 DB8500_DMA_MEMCPY_EV_1,
75 DB8500_DMA_MEMCPY_EV_2,
76 DB8500_DMA_MEMCPY_EV_3,
77 DB8500_DMA_MEMCPY_EV_4,
78 DB8500_DMA_MEMCPY_EV_5,
79};
664a57ec 80
29027a1e 81/* Default configuration for physcial memcpy */
b4a1ccdf 82static struct stedma40_chan_cfg dma40_memcpy_conf_phy = {
29027a1e 83 .mode = STEDMA40_MODE_PHYSICAL,
2c2b62d5 84 .dir = DMA_MEM_TO_MEM,
29027a1e 85
43f2e1a3 86 .src_info.data_width = DMA_SLAVE_BUSWIDTH_1_BYTE,
29027a1e
LJ		 87 .src_info.psize = STEDMA40_PSIZE_PHY_1,
88 .src_info.flow_ctrl = STEDMA40_NO_FLOW_CTRL,
89
43f2e1a3 90 .dst_info.data_width = DMA_SLAVE_BUSWIDTH_1_BYTE,
29027a1e
LJ		 91 .dst_info.psize = STEDMA40_PSIZE_PHY_1,
92 .dst_info.flow_ctrl = STEDMA40_NO_FLOW_CTRL,
93};
94
95/* Default configuration for logical memcpy */
b4a1ccdf 96static struct stedma40_chan_cfg dma40_memcpy_conf_log = {
29027a1e 97 .mode = STEDMA40_MODE_LOGICAL,
2c2b62d5 98 .dir = DMA_MEM_TO_MEM,
29027a1e 99
43f2e1a3 100 .src_info.data_width = DMA_SLAVE_BUSWIDTH_1_BYTE,
29027a1e
LJ		 101 .src_info.psize = STEDMA40_PSIZE_LOG_1,
102 .src_info.flow_ctrl = STEDMA40_NO_FLOW_CTRL,
103
43f2e1a3 104 .dst_info.data_width = DMA_SLAVE_BUSWIDTH_1_BYTE,
29027a1e
LJ		 105 .dst_info.psize = STEDMA40_PSIZE_LOG_1,
106 .dst_info.flow_ctrl = STEDMA40_NO_FLOW_CTRL,
107};
108
8d318a50
LW		 109/**
110 * enum 40_command - The different commands and/or statuses.
111 *
112 * @D40_DMA_STOP: DMA channel command STOP or status STOPPED,
113 * @D40_DMA_RUN: The DMA channel is RUNNING of the command RUN.
114 * @D40_DMA_SUSPEND_REQ: Request the DMA to SUSPEND as soon as possible.
115 * @D40_DMA_SUSPENDED: The DMA channel is SUSPENDED.
116 */
117enum d40_command {
118 D40_DMA_STOP = 0,
119 D40_DMA_RUN = 1,
120 D40_DMA_SUSPEND_REQ = 2,
121 D40_DMA_SUSPENDED = 3
122};
123
1bdae6f4
N		 124/*
125 * enum d40_events - The different Event Enables for the event lines.
126 *
127 * @D40_DEACTIVATE_EVENTLINE: De-activate Event line, stopping the logical chan.
128 * @D40_ACTIVATE_EVENTLINE: Activate the Event line, to start a logical chan.
129 * @D40_SUSPEND_REQ_EVENTLINE: Requesting for suspending a event line.
130 * @D40_ROUND_EVENTLINE: Status check for event line.
131 */
132
133enum d40_events {
134 D40_DEACTIVATE_EVENTLINE = 0,
135 D40_ACTIVATE_EVENTLINE = 1,
136 D40_SUSPEND_REQ_EVENTLINE = 2,
137 D40_ROUND_EVENTLINE = 3
138};
139
7fb3e75e
N		 140/*
141 * These are the registers that has to be saved and later restored
142 * when the DMA hw is powered off.
143 * TODO: Add save/restore of D40_DREG_GCC on dma40 v3 or later, if that works.
144 */
145static u32 d40_backup_regs[] = {
146 D40_DREG_LCPA,
147 D40_DREG_LCLA,
148 D40_DREG_PRMSE,
149 D40_DREG_PRMSO,
150 D40_DREG_PRMOE,
151 D40_DREG_PRMOO,
152};
153
154#define BACKUP_REGS_SZ ARRAY_SIZE(d40_backup_regs)
155
3cb645dc
TL		 156/*
157 * since 9540 and 8540 has the same HW revision
158 * use v4a for 9540 or ealier
159 * use v4b for 8540 or later
160 * HW revision:
161 * DB8500ed has revision 0
162 * DB8500v1 has revision 2
163 * DB8500v2 has revision 3
164 * AP9540v1 has revision 4
165 * DB8540v1 has revision 4
166 * TODO: Check if all these registers have to be saved/restored on dma40 v4a
167 */
168static u32 d40_backup_regs_v4a[] = {
7fb3e75e
N		 169 D40_DREG_PSEG1,
170 D40_DREG_PSEG2,
171 D40_DREG_PSEG3,
172 D40_DREG_PSEG4,
173 D40_DREG_PCEG1,
174 D40_DREG_PCEG2,
175 D40_DREG_PCEG3,
176 D40_DREG_PCEG4,
177 D40_DREG_RSEG1,
178 D40_DREG_RSEG2,
179 D40_DREG_RSEG3,
180 D40_DREG_RSEG4,
181 D40_DREG_RCEG1,
182 D40_DREG_RCEG2,
183 D40_DREG_RCEG3,
184 D40_DREG_RCEG4,
185};
186
3cb645dc
TL		 187#define BACKUP_REGS_SZ_V4A ARRAY_SIZE(d40_backup_regs_v4a)
188
189static u32 d40_backup_regs_v4b[] = {
190 D40_DREG_CPSEG1,
191 D40_DREG_CPSEG2,
192 D40_DREG_CPSEG3,
193 D40_DREG_CPSEG4,
194 D40_DREG_CPSEG5,
195 D40_DREG_CPCEG1,
196 D40_DREG_CPCEG2,
197 D40_DREG_CPCEG3,
198 D40_DREG_CPCEG4,
199 D40_DREG_CPCEG5,
200 D40_DREG_CRSEG1,
201 D40_DREG_CRSEG2,
202 D40_DREG_CRSEG3,
203 D40_DREG_CRSEG4,
204 D40_DREG_CRSEG5,
205 D40_DREG_CRCEG1,
206 D40_DREG_CRCEG2,
207 D40_DREG_CRCEG3,
208 D40_DREG_CRCEG4,
209 D40_DREG_CRCEG5,
210};
211
212#define BACKUP_REGS_SZ_V4B ARRAY_SIZE(d40_backup_regs_v4b)
7fb3e75e
N		 213
214static u32 d40_backup_regs_chan[] = {
215 D40_CHAN_REG_SSCFG,
216 D40_CHAN_REG_SSELT,
217 D40_CHAN_REG_SSPTR,
218 D40_CHAN_REG_SSLNK,
219 D40_CHAN_REG_SDCFG,
220 D40_CHAN_REG_SDELT,
221 D40_CHAN_REG_SDPTR,
222 D40_CHAN_REG_SDLNK,
223};
224
84b3da14
LJ		 225#define BACKUP_REGS_SZ_MAX ((BACKUP_REGS_SZ_V4A > BACKUP_REGS_SZ_V4B) ? \
226 BACKUP_REGS_SZ_V4A : BACKUP_REGS_SZ_V4B)
227
3cb645dc
TL		 228/**
229 * struct d40_interrupt_lookup - lookup table for interrupt handler
230 *
231 * @src: Interrupt mask register.
232 * @clr: Interrupt clear register.
233 * @is_error: true if this is an error interrupt.
234 * @offset: start delta in the lookup_log_chans in d40_base. If equals to
235 * D40_PHY_CHAN, the lookup_phy_chans shall be used instead.
236 */
237struct d40_interrupt_lookup {
238 u32 src;
239 u32 clr;
240 bool is_error;
241 int offset;
242};
243
244
245static struct d40_interrupt_lookup il_v4a[] = {
246 {D40_DREG_LCTIS0, D40_DREG_LCICR0, false, 0},
247 {D40_DREG_LCTIS1, D40_DREG_LCICR1, false, 32},
248 {D40_DREG_LCTIS2, D40_DREG_LCICR2, false, 64},
249 {D40_DREG_LCTIS3, D40_DREG_LCICR3, false, 96},
250 {D40_DREG_LCEIS0, D40_DREG_LCICR0, true, 0},
251 {D40_DREG_LCEIS1, D40_DREG_LCICR1, true, 32},
252 {D40_DREG_LCEIS2, D40_DREG_LCICR2, true, 64},
253 {D40_DREG_LCEIS3, D40_DREG_LCICR3, true, 96},
254 {D40_DREG_PCTIS, D40_DREG_PCICR, false, D40_PHY_CHAN},
255 {D40_DREG_PCEIS, D40_DREG_PCICR, true, D40_PHY_CHAN},
256};
257
258static struct d40_interrupt_lookup il_v4b[] = {
259 {D40_DREG_CLCTIS1, D40_DREG_CLCICR1, false, 0},
260 {D40_DREG_CLCTIS2, D40_DREG_CLCICR2, false, 32},
261 {D40_DREG_CLCTIS3, D40_DREG_CLCICR3, false, 64},
262 {D40_DREG_CLCTIS4, D40_DREG_CLCICR4, false, 96},
263 {D40_DREG_CLCTIS5, D40_DREG_CLCICR5, false, 128},
264 {D40_DREG_CLCEIS1, D40_DREG_CLCICR1, true, 0},
265 {D40_DREG_CLCEIS2, D40_DREG_CLCICR2, true, 32},
266 {D40_DREG_CLCEIS3, D40_DREG_CLCICR3, true, 64},
267 {D40_DREG_CLCEIS4, D40_DREG_CLCICR4, true, 96},
268 {D40_DREG_CLCEIS5, D40_DREG_CLCICR5, true, 128},
269 {D40_DREG_CPCTIS, D40_DREG_CPCICR, false, D40_PHY_CHAN},
270 {D40_DREG_CPCEIS, D40_DREG_CPCICR, true, D40_PHY_CHAN},
271};
272
273/**
274 * struct d40_reg_val - simple lookup struct
275 *
276 * @reg: The register.
277 * @val: The value that belongs to the register in reg.
278 */
279struct d40_reg_val {
280 unsigned int reg;
281 unsigned int val;
282};
283
284static __initdata struct d40_reg_val dma_init_reg_v4a[] = {
285 /* Clock every part of the DMA block from start */
286 { .reg = D40_DREG_GCC, .val = D40_DREG_GCC_ENABLE_ALL},
287
288 /* Interrupts on all logical channels */
289 { .reg = D40_DREG_LCMIS0, .val = 0xFFFFFFFF},
290 { .reg = D40_DREG_LCMIS1, .val = 0xFFFFFFFF},
291 { .reg = D40_DREG_LCMIS2, .val = 0xFFFFFFFF},
292 { .reg = D40_DREG_LCMIS3, .val = 0xFFFFFFFF},
293 { .reg = D40_DREG_LCICR0, .val = 0xFFFFFFFF},
294 { .reg = D40_DREG_LCICR1, .val = 0xFFFFFFFF},
295 { .reg = D40_DREG_LCICR2, .val = 0xFFFFFFFF},
296 { .reg = D40_DREG_LCICR3, .val = 0xFFFFFFFF},
297 { .reg = D40_DREG_LCTIS0, .val = 0xFFFFFFFF},
298 { .reg = D40_DREG_LCTIS1, .val = 0xFFFFFFFF},
299 { .reg = D40_DREG_LCTIS2, .val = 0xFFFFFFFF},
300 { .reg = D40_DREG_LCTIS3, .val = 0xFFFFFFFF}
301};
302static __initdata struct d40_reg_val dma_init_reg_v4b[] = {
303 /* Clock every part of the DMA block from start */
304 { .reg = D40_DREG_GCC, .val = D40_DREG_GCC_ENABLE_ALL},
305
306 /* Interrupts on all logical channels */
307 { .reg = D40_DREG_CLCMIS1, .val = 0xFFFFFFFF},
308 { .reg = D40_DREG_CLCMIS2, .val = 0xFFFFFFFF},
309 { .reg = D40_DREG_CLCMIS3, .val = 0xFFFFFFFF},
310 { .reg = D40_DREG_CLCMIS4, .val = 0xFFFFFFFF},
311 { .reg = D40_DREG_CLCMIS5, .val = 0xFFFFFFFF},
312 { .reg = D40_DREG_CLCICR1, .val = 0xFFFFFFFF},
313 { .reg = D40_DREG_CLCICR2, .val = 0xFFFFFFFF},
314 { .reg = D40_DREG_CLCICR3, .val = 0xFFFFFFFF},
315 { .reg = D40_DREG_CLCICR4, .val = 0xFFFFFFFF},
316 { .reg = D40_DREG_CLCICR5, .val = 0xFFFFFFFF},
317 { .reg = D40_DREG_CLCTIS1, .val = 0xFFFFFFFF},
318 { .reg = D40_DREG_CLCTIS2, .val = 0xFFFFFFFF},
319 { .reg = D40_DREG_CLCTIS3, .val = 0xFFFFFFFF},
320 { .reg = D40_DREG_CLCTIS4, .val = 0xFFFFFFFF},
321 { .reg = D40_DREG_CLCTIS5, .val = 0xFFFFFFFF}
322};
323
8d318a50
LW		 324/**
325 * struct d40_lli_pool - Structure for keeping LLIs in memory
326 *
327 * @base: Pointer to memory area when the pre_alloc_lli's are not large
328 * enough, IE bigger than the most common case, 1 dst and 1 src. NULL if
329 * pre_alloc_lli is used.
b00f938c 330 * @dma_addr: DMA address, if mapped
8d318a50
LW		 331 * @size: The size in bytes of the memory at base or the size of pre_alloc_lli.
332 * @pre_alloc_lli: Pre allocated area for the most common case of transfers,
333 * one buffer to one buffer.
334 */
335struct d40_lli_pool {
336 void *base;
508849ad 337 int size;
b00f938c 338 dma_addr_t dma_addr;
8d318a50 339 /* Space for dst and src, plus an extra for padding */
508849ad 340 u8 pre_alloc_lli[3 * sizeof(struct d40_phy_lli)];
8d318a50
LW		 341};
342
343/**
344 * struct d40_desc - A descriptor is one DMA job.
345 *
346 * @lli_phy: LLI settings for physical channel. Both src and dst=
347 * points into the lli_pool, to base if lli_len > 1 or to pre_alloc_lli if
348 * lli_len equals one.
349 * @lli_log: Same as above but for logical channels.
350 * @lli_pool: The pool with two entries pre-allocated.
941b77a3 351 * @lli_len: Number of llis of current descriptor.
25985edc 352 * @lli_current: Number of transferred llis.
698e4732 353 * @lcla_alloc: Number of LCLA entries allocated.
8d318a50
LW		 354 * @txd: DMA engine struct. Used for among other things for communication
355 * during a transfer.
356 * @node: List entry.
8d318a50 357 * @is_in_client_list: true if the client owns this descriptor.
7fb3e75e 358 * @cyclic: true if this is a cyclic job
8d318a50
LW		 359 *
360 * This descriptor is used for both logical and physical transfers.
361 */
8d318a50
LW		 362struct d40_desc {
363 /* LLI physical */
364 struct d40_phy_lli_bidir lli_phy;
365 /* LLI logical */
366 struct d40_log_lli_bidir lli_log;
367
368 struct d40_lli_pool lli_pool;
941b77a3 369 int lli_len;
698e4732
JA		 370 int lli_current;
371 int lcla_alloc;
8d318a50
LW		 372
373 struct dma_async_tx_descriptor txd;
374 struct list_head node;
375
8d318a50 376 bool is_in_client_list;
0c842b55 377 bool cyclic;
8d318a50
LW		 378};
379
380/**
381 * struct d40_lcla_pool - LCLA pool settings and data.
382 *
508849ad
LW		 383 * @base: The virtual address of LCLA. 18 bit aligned.
384 * @base_unaligned: The orignal kmalloc pointer, if kmalloc is used.
385 * This pointer is only there for clean-up on error.
386 * @pages: The number of pages needed for all physical channels.
387 * Only used later for clean-up on error
8d318a50 388 * @lock: Lock to protect the content in this struct.
698e4732 389 * @alloc_map: big map over which LCLA entry is own by which job.
8d318a50
LW		 390 */
391struct d40_lcla_pool {
392 void *base;
026cbc42 393 dma_addr_t dma_addr;
508849ad
LW		 394 void *base_unaligned;
395 int pages;
8d318a50 396 spinlock_t lock;
698e4732 397 struct d40_desc **alloc_map;
8d318a50
LW		 398};
399
400/**
401 * struct d40_phy_res - struct for handling eventlines mapped to physical
402 * channels.
403 *
404 * @lock: A lock protection this entity.
7fb3e75e 405 * @reserved: True if used by secure world or otherwise.
8d318a50
LW		 406 * @num: The physical channel number of this entity.
407 * @allocated_src: Bit mapped to show which src event line's are mapped to
408 * this physical channel. Can also be free or physically allocated.
409 * @allocated_dst: Same as for src but is dst.
410 * allocated_dst and allocated_src uses the D40_ALLOC* defines as well as
767a9675 411 * event line number.
7407048b 412 * @use_soft_lli: To mark if the linked lists of channel are managed by SW.
8d318a50
LW		 413 */
414struct d40_phy_res {
415 spinlock_t lock;
7fb3e75e 416 bool reserved;
8d318a50
LW		 417 int num;
418 u32 allocated_src;
419 u32 allocated_dst;
7407048b 420 bool use_soft_lli;
8d318a50
LW		 421};
422
423struct d40_base;
424
425/**
426 * struct d40_chan - Struct that describes a channel.
427 *
428 * @lock: A spinlock to protect this struct.
429 * @log_num: The logical number, if any of this channel.
8d318a50
LW		 430 * @pending_tx: The number of pending transfers. Used between interrupt handler
431 * and tasklet.
432 * @busy: Set to true when transfer is ongoing on this channel.
2a614340
JA		 433 * @phy_chan: Pointer to physical channel which this instance runs on. If this
434 * point is NULL, then the channel is not allocated.
8d318a50
LW		 435 * @chan: DMA engine handle.
436 * @tasklet: Tasklet that gets scheduled from interrupt context to complete a
437 * transfer and call client callback.
438 * @client: Cliented owned descriptor list.
da063d26 439 * @pending_queue: Submitted jobs, to be issued by issue_pending()
8d318a50 440 * @active: Active descriptor.
4226dd86 441 * @done: Completed jobs
8d318a50 442 * @queue: Queued jobs.
82babbb3 443 * @prepare_queue: Prepared jobs.
8d318a50 444 * @dma_cfg: The client configuration of this dma channel.
ce2ca125 445 * @configured: whether the dma_cfg configuration is valid
8d318a50
LW		 446 * @base: Pointer to the device instance struct.
447 * @src_def_cfg: Default cfg register setting for src.
448 * @dst_def_cfg: Default cfg register setting for dst.
449 * @log_def: Default logical channel settings.
8d318a50 450 * @lcpa: Pointer to dst and src lcpa settings.
ae752bf4 451 * @runtime_addr: runtime configured address.
452 * @runtime_direction: runtime configured direction.
8d318a50
LW		 453 *
454 * This struct can either "be" a logical or a physical channel.
455 */
456struct d40_chan {
457 spinlock_t lock;
458 int log_num;
8d318a50
LW		 459 int pending_tx;
460 bool busy;
461 struct d40_phy_res *phy_chan;
462 struct dma_chan chan;
463 struct tasklet_struct tasklet;
464 struct list_head client;
a8f3067b 465 struct list_head pending_queue;
8d318a50 466 struct list_head active;
4226dd86 467 struct list_head done;
8d318a50 468 struct list_head queue;
82babbb3 469 struct list_head prepare_queue;
8d318a50 470 struct stedma40_chan_cfg dma_cfg;
ce2ca125 471 bool configured;
8d318a50
LW		 472 struct d40_base *base;
473 /* Default register configurations */
474 u32 src_def_cfg;
475 u32 dst_def_cfg;
476 struct d40_def_lcsp log_def;
8d318a50 477 struct d40_log_lli_full *lcpa;
95e1400f
LW		 478 /* Runtime reconfiguration */
479 dma_addr_t runtime_addr;
db8196df 480 enum dma_transfer_direction runtime_direction;
8d318a50
LW		 481};
482
3cb645dc
TL		 483/**
484 * struct d40_gen_dmac - generic values to represent u8500/u8540 DMA
485 * controller
486 *
487 * @backup: the pointer to the registers address array for backup
488 * @backup_size: the size of the registers address array for backup
489 * @realtime_en: the realtime enable register
490 * @realtime_clear: the realtime clear register
491 * @high_prio_en: the high priority enable register
492 * @high_prio_clear: the high priority clear register
493 * @interrupt_en: the interrupt enable register
494 * @interrupt_clear: the interrupt clear register
495 * @il: the pointer to struct d40_interrupt_lookup
496 * @il_size: the size of d40_interrupt_lookup array
497 * @init_reg: the pointer to the struct d40_reg_val
498 * @init_reg_size: the size of d40_reg_val array
499 */
500struct d40_gen_dmac {
501 u32 *backup;
502 u32 backup_size;
503 u32 realtime_en;
504 u32 realtime_clear;
505 u32 high_prio_en;
506 u32 high_prio_clear;
507 u32 interrupt_en;
508 u32 interrupt_clear;
509 struct d40_interrupt_lookup *il;
510 u32 il_size;
511 struct d40_reg_val *init_reg;
512 u32 init_reg_size;
513};
514
8d318a50
LW		 515/**
516 * struct d40_base - The big global struct, one for each probe'd instance.
517 *
518 * @interrupt_lock: Lock used to make sure one interrupt is handle a time.
519 * @execmd_lock: Lock for execute command usage since several channels share
520 * the same physical register.
521 * @dev: The device structure.
522 * @virtbase: The virtual base address of the DMA's register.
f4185592 523 * @rev: silicon revision detected.
8d318a50
LW		 524 * @clk: Pointer to the DMA clock structure.
525 * @phy_start: Physical memory start of the DMA registers.
526 * @phy_size: Size of the DMA register map.
527 * @irq: The IRQ number.
a7dacb68
LJ		 528 * @num_memcpy_chans: The number of channels used for memcpy (mem-to-mem
529 * transfers).
8d318a50
LW		 530 * @num_phy_chans: The number of physical channels. Read from HW. This
531 * is the number of available channels for this driver, not counting "Secure
532 * mode" allocated physical channels.
533 * @num_log_chans: The number of logical channels. Calculated from
534 * num_phy_chans.
535 * @dma_both: dma_device channels that can do both memcpy and slave transfers.
536 * @dma_slave: dma_device channels that can do only do slave transfers.
537 * @dma_memcpy: dma_device channels that can do only do memcpy transfers.
7fb3e75e 538 * @phy_chans: Room for all possible physical channels in system.
8d318a50
LW		 539 * @log_chans: Room for all possible logical channels in system.
540 * @lookup_log_chans: Used to map interrupt number to logical channel. Points
541 * to log_chans entries.
542 * @lookup_phy_chans: Used to map interrupt number to physical channel. Points
543 * to phy_chans entries.
544 * @plat_data: Pointer to provided platform_data which is the driver
545 * configuration.
28c7a19d 546 * @lcpa_regulator: Pointer to hold the regulator for the esram bank for lcla.
8d318a50
LW		 547 * @phy_res: Vector containing all physical channels.
548 * @lcla_pool: lcla pool settings and data.
549 * @lcpa_base: The virtual mapped address of LCPA.
550 * @phy_lcpa: The physical address of the LCPA.
551 * @lcpa_size: The size of the LCPA area.
c675b1b4 552 * @desc_slab: cache for descriptors.
7fb3e75e
N		 553 * @reg_val_backup: Here the values of some hardware registers are stored
554 * before the DMA is powered off. They are restored when the power is back on.
3cb645dc
TL		 555 * @reg_val_backup_v4: Backup of registers that only exits on dma40 v3 and
556 * later
7fb3e75e
N		 557 * @reg_val_backup_chan: Backup data for standard channel parameter registers.
558 * @gcc_pwr_off_mask: Mask to maintain the channels that can be turned off.
3cb645dc
TL		 559 * @gen_dmac: the struct for generic registers values to represent u8500/8540
560 * DMA controller
8d318a50
LW		 561 */
562struct d40_base {
563 spinlock_t interrupt_lock;
564 spinlock_t execmd_lock;
565 struct device *dev;
566 void __iomem *virtbase;
f4185592 567 u8 rev:4;
8d318a50
LW		 568 struct clk *clk;
569 phys_addr_t phy_start;
570 resource_size_t phy_size;
571 int irq;
a7dacb68 572 int num_memcpy_chans;
8d318a50
LW		 573 int num_phy_chans;
574 int num_log_chans;
b96710e5 575 struct device_dma_parameters dma_parms;
8d318a50
LW		 576 struct dma_device dma_both;
577 struct dma_device dma_slave;
578 struct dma_device dma_memcpy;
579 struct d40_chan *phy_chans;
580 struct d40_chan *log_chans;
581 struct d40_chan **lookup_log_chans;
582 struct d40_chan **lookup_phy_chans;
583 struct stedma40_platform_data *plat_data;
28c7a19d 584 struct regulator *lcpa_regulator;
8d318a50
LW		 585 /* Physical half channels */
586 struct d40_phy_res *phy_res;
587 struct d40_lcla_pool lcla_pool;
588 void *lcpa_base;
589 dma_addr_t phy_lcpa;
590 resource_size_t lcpa_size;
c675b1b4 591 struct kmem_cache *desc_slab;
7fb3e75e 592 u32 reg_val_backup[BACKUP_REGS_SZ];
84b3da14 593 u32 reg_val_backup_v4[BACKUP_REGS_SZ_MAX];
7fb3e75e
N		 594 u32 *reg_val_backup_chan;
595 u16 gcc_pwr_off_mask;
3cb645dc 596 struct d40_gen_dmac gen_dmac;
8d318a50
LW		 597};
598
262d2915
RV		 599static struct device *chan2dev(struct d40_chan *d40c)
600{
601 return &d40c->chan.dev->device;
602}
603
724a8577
RV		 604static bool chan_is_physical(struct d40_chan *chan)
605{
606 return chan->log_num == D40_PHY_CHAN;
607}
608
609static bool chan_is_logical(struct d40_chan *chan)
610{
611 return !chan_is_physical(chan);
612}
613
8ca84687
RV		 614static void __iomem *chan_base(struct d40_chan *chan)
615{
616 return chan->base->virtbase + D40_DREG_PCBASE +
617 chan->phy_chan->num * D40_DREG_PCDELTA;
618}
619
6db5a8ba
RV		 620#define d40_err(dev, format, arg...) \
621 dev_err(dev, "[%s] " format, __func__, ## arg)
622
623#define chan_err(d40c, format, arg...) \
624 d40_err(chan2dev(d40c), format, ## arg)
625
b00f938c 626static int d40_pool_lli_alloc(struct d40_chan *d40c, struct d40_desc *d40d,
dbd88788 627 int lli_len)
8d318a50 628{
dbd88788 629 bool is_log = chan_is_logical(d40c);
8d318a50
LW		 630 u32 align;
631 void *base;
632
633 if (is_log)
634 align = sizeof(struct d40_log_lli);
635 else
636 align = sizeof(struct d40_phy_lli);
637
638 if (lli_len == 1) {
639 base = d40d->lli_pool.pre_alloc_lli;
640 d40d->lli_pool.size = sizeof(d40d->lli_pool.pre_alloc_lli);
641 d40d->lli_pool.base = NULL;
642 } else {
594ece4d 643 d40d->lli_pool.size = lli_len * 2 * align;
8d318a50
LW		 644
645 base = kmalloc(d40d->lli_pool.size + align, GFP_NOWAIT);
646 d40d->lli_pool.base = base;
647
648 if (d40d->lli_pool.base == NULL)
649 return -ENOMEM;
650 }
651
652 if (is_log) {
d924abad 653 d40d->lli_log.src = PTR_ALIGN(base, align);
594ece4d 654 d40d->lli_log.dst = d40d->lli_log.src + lli_len;
b00f938c
RV		 655
656 d40d->lli_pool.dma_addr = 0;
8d318a50 657 } else {
d924abad 658 d40d->lli_phy.src = PTR_ALIGN(base, align);
594ece4d 659 d40d->lli_phy.dst = d40d->lli_phy.src + lli_len;
b00f938c
RV		 660
661 d40d->lli_pool.dma_addr = dma_map_single(d40c->base->dev,
662 d40d->lli_phy.src,
663 d40d->lli_pool.size,
664 DMA_TO_DEVICE);
665
666 if (dma_mapping_error(d40c->base->dev,
667 d40d->lli_pool.dma_addr)) {
668 kfree(d40d->lli_pool.base);
669 d40d->lli_pool.base = NULL;
670 d40d->lli_pool.dma_addr = 0;
671 return -ENOMEM;
672 }
8d318a50
LW		 673 }
674
675 return 0;
676}
677
b00f938c 678static void d40_pool_lli_free(struct d40_chan *d40c, struct d40_desc *d40d)
8d318a50 679{
b00f938c
RV		 680 if (d40d->lli_pool.dma_addr)
681 dma_unmap_single(d40c->base->dev, d40d->lli_pool.dma_addr,
682 d40d->lli_pool.size, DMA_TO_DEVICE);
683
8d318a50
LW		 684 kfree(d40d->lli_pool.base);
685 d40d->lli_pool.base = NULL;
686 d40d->lli_pool.size = 0;
687 d40d->lli_log.src = NULL;
688 d40d->lli_log.dst = NULL;
689 d40d->lli_phy.src = NULL;
690 d40d->lli_phy.dst = NULL;
8d318a50
LW		 691}
692
698e4732
JA		 693static int d40_lcla_alloc_one(struct d40_chan *d40c,
694 struct d40_desc *d40d)
695{
696 unsigned long flags;
697 int i;
698 int ret = -EINVAL;
698e4732
JA		 699
700 spin_lock_irqsave(&d40c->base->lcla_pool.lock, flags);
701
698e4732
JA		 702 /*
703 * Allocate both src and dst at the same time, therefore the half
704 * start on 1 since 0 can't be used since zero is used as end marker.
705 */
706 for (i = 1 ; i < D40_LCLA_LINK_PER_EVENT_GRP / 2; i++) {
7ce529ef
FB		 707 int idx = d40c->phy_chan->num * D40_LCLA_LINK_PER_EVENT_GRP + i;
708
709 if (!d40c->base->lcla_pool.alloc_map[idx]) {
710 d40c->base->lcla_pool.alloc_map[idx] = d40d;
698e4732
JA		 711 d40d->lcla_alloc++;
712 ret = i;
713 break;
714 }
715 }
716
717 spin_unlock_irqrestore(&d40c->base->lcla_pool.lock, flags);
718
719 return ret;
720}
721
722static int d40_lcla_free_all(struct d40_chan *d40c,
723 struct d40_desc *d40d)
724{
725 unsigned long flags;
726 int i;
727 int ret = -EINVAL;
728
724a8577 729 if (chan_is_physical(d40c))
698e4732
JA		 730 return 0;
731
732 spin_lock_irqsave(&d40c->base->lcla_pool.lock, flags);
733
734 for (i = 1 ; i < D40_LCLA_LINK_PER_EVENT_GRP / 2; i++) {
7ce529ef
FB		 735 int idx = d40c->phy_chan->num * D40_LCLA_LINK_PER_EVENT_GRP + i;
736
737 if (d40c->base->lcla_pool.alloc_map[idx] == d40d) {
738 d40c->base->lcla_pool.alloc_map[idx] = NULL;
698e4732
JA		 739 d40d->lcla_alloc--;
740 if (d40d->lcla_alloc == 0) {
741 ret = 0;
742 break;
743 }
744 }
745 }
746
747 spin_unlock_irqrestore(&d40c->base->lcla_pool.lock, flags);
748
749 return ret;
750
751}
752
8d318a50
LW		 753static void d40_desc_remove(struct d40_desc *d40d)
754{
755 list_del(&d40d->node);
756}
757
758static struct d40_desc *d40_desc_get(struct d40_chan *d40c)
759{
a2c15fa4 760 struct d40_desc *desc = NULL;
8d318a50
LW		 761
762 if (!list_empty(&d40c->client)) {
a2c15fa4
RV		 763 struct d40_desc *d;
764 struct d40_desc *_d;
765
7fb3e75e 766 list_for_each_entry_safe(d, _d, &d40c->client, node) {
8d318a50 767 if (async_tx_test_ack(&d->txd)) {
8d318a50 768 d40_desc_remove(d);
a2c15fa4
RV		 769 desc = d;
770 memset(desc, 0, sizeof(*desc));
c675b1b4 771 break;
8d318a50 772 }
7fb3e75e 773 }
8d318a50 774 }
a2c15fa4
RV		 775
776 if (!desc)
777 desc = kmem_cache_zalloc(d40c->base->desc_slab, GFP_NOWAIT);
778
779 if (desc)
780 INIT_LIST_HEAD(&desc->node);
781
782 return desc;
8d318a50
LW		 783}
784
785static void d40_desc_free(struct d40_chan *d40c, struct d40_desc *d40d)
786{
698e4732 787
b00f938c 788 d40_pool_lli_free(d40c, d40d);
698e4732 789 d40_lcla_free_all(d40c, d40d);
c675b1b4 790 kmem_cache_free(d40c->base->desc_slab, d40d);
8d318a50
LW		 791}
792
793static void d40_desc_submit(struct d40_chan *d40c, struct d40_desc *desc)
794{
795 list_add_tail(&desc->node, &d40c->active);
796}
797
1c4b0927
RV		 798static void d40_phy_lli_load(struct d40_chan *chan, struct d40_desc *desc)
799{
800 struct d40_phy_lli *lli_dst = desc->lli_phy.dst;
801 struct d40_phy_lli *lli_src = desc->lli_phy.src;
802 void __iomem *base = chan_base(chan);
803
804 writel(lli_src->reg_cfg, base + D40_CHAN_REG_SSCFG);
805 writel(lli_src->reg_elt, base + D40_CHAN_REG_SSELT);
806 writel(lli_src->reg_ptr, base + D40_CHAN_REG_SSPTR);
807 writel(lli_src->reg_lnk, base + D40_CHAN_REG_SSLNK);
808
809 writel(lli_dst->reg_cfg, base + D40_CHAN_REG_SDCFG);
810 writel(lli_dst->reg_elt, base + D40_CHAN_REG_SDELT);
811 writel(lli_dst->reg_ptr, base + D40_CHAN_REG_SDPTR);
812 writel(lli_dst->reg_lnk, base + D40_CHAN_REG_SDLNK);
813}
814
4226dd86
FB		 815static void d40_desc_done(struct d40_chan *d40c, struct d40_desc *desc)
816{
817 list_add_tail(&desc->node, &d40c->done);
818}
819
e65889c7 820static void d40_log_lli_to_lcxa(struct d40_chan *chan, struct d40_desc *desc)
698e4732 821{
e65889c7
RV		 822 struct d40_lcla_pool *pool = &chan->base->lcla_pool;
823 struct d40_log_lli_bidir *lli = &desc->lli_log;
824 int lli_current = desc->lli_current;
825 int lli_len = desc->lli_len;
0c842b55 826 bool cyclic = desc->cyclic;
e65889c7 827 int curr_lcla = -EINVAL;
0c842b55 828 int first_lcla = 0;
28c7a19d 829 bool use_esram_lcla = chan->base->plat_data->use_esram_lcla;
0c842b55 830 bool linkback;
e65889c7 831
0c842b55
RV		 832 /*
833 * We may have partially running cyclic transfers, in case we did't get
834 * enough LCLA entries.
835 */
836 linkback = cyclic && lli_current == 0;
837
838 /*
839 * For linkback, we need one LCLA even with only one link, because we
840 * can't link back to the one in LCPA space
841 */
842 if (linkback || (lli_len - lli_current > 1)) {
7407048b
FB		 843 /*
844 * If the channel is expected to use only soft_lli don't
845 * allocate a lcla. This is to avoid a HW issue that exists
846 * in some controller during a peripheral to memory transfer
847 * that uses linked lists.
848 */
849 if (!(chan->phy_chan->use_soft_lli &&
2c2b62d5 850 chan->dma_cfg.dir == DMA_DEV_TO_MEM))
7407048b
FB		 851 curr_lcla = d40_lcla_alloc_one(chan, desc);
852
0c842b55
RV		 853 first_lcla = curr_lcla;
854 }
855
856 /*
857 * For linkback, we normally load the LCPA in the loop since we need to
858 * link it to the second LCLA and not the first. However, if we
859 * couldn't even get a first LCLA, then we have to run in LCPA and
860 * reload manually.
861 */
862 if (!linkback || curr_lcla == -EINVAL) {
863 unsigned int flags = 0;
e65889c7 864
0c842b55
RV		 865 if (curr_lcla == -EINVAL)
866 flags |= LLI_TERM_INT;
e65889c7 867
0c842b55
RV		 868 d40_log_lli_lcpa_write(chan->lcpa,
869 &lli->dst[lli_current],
870 &lli->src[lli_current],
871 curr_lcla,
872 flags);
873 lli_current++;
874 }
6045f0bb
RV		 875
876 if (curr_lcla < 0)
877 goto out;
878
e65889c7
RV		 879 for (; lli_current < lli_len; lli_current++) {
880 unsigned int lcla_offset = chan->phy_chan->num * 1024 +
881 8 * curr_lcla * 2;
882 struct d40_log_lli *lcla = pool->base + lcla_offset;
0c842b55 883 unsigned int flags = 0;
e65889c7
RV		 884 int next_lcla;
885
886 if (lli_current + 1 < lli_len)
887 next_lcla = d40_lcla_alloc_one(chan, desc);
888 else
0c842b55
RV		 889 next_lcla = linkback ? first_lcla : -EINVAL;
890
891 if (cyclic || next_lcla == -EINVAL)
892 flags |= LLI_TERM_INT;
e65889c7 893
0c842b55
RV		 894 if (linkback && curr_lcla == first_lcla) {
895 /* First link goes in both LCPA and LCLA */
896 d40_log_lli_lcpa_write(chan->lcpa,
897 &lli->dst[lli_current],
898 &lli->src[lli_current],
899 next_lcla, flags);
900 }
901
902 /*
903 * One unused LCLA in the cyclic case if the very first
904 * next_lcla fails...
905 */
e65889c7
RV		 906 d40_log_lli_lcla_write(lcla,
907 &lli->dst[lli_current],
908 &lli->src[lli_current],
0c842b55 909 next_lcla, flags);
e65889c7 910
28c7a19d
N		 911 /*
912 * Cache maintenance is not needed if lcla is
913 * mapped in esram
914 */
915 if (!use_esram_lcla) {
916 dma_sync_single_range_for_device(chan->base->dev,
917 pool->dma_addr, lcla_offset,
918 2 * sizeof(struct d40_log_lli),
919 DMA_TO_DEVICE);
920 }
e65889c7
RV		 921 curr_lcla = next_lcla;
922
0c842b55 923 if (curr_lcla == -EINVAL || curr_lcla == first_lcla) {
e65889c7
RV		 924 lli_current++;
925 break;
926 }
927 }
928
6045f0bb 929out:
e65889c7
RV		 930 desc->lli_current = lli_current;
931}
698e4732 932
e65889c7
RV		 933static void d40_desc_load(struct d40_chan *d40c, struct d40_desc *d40d)
934{
724a8577 935 if (chan_is_physical(d40c)) {
1c4b0927 936 d40_phy_lli_load(d40c, d40d);
698e4732 937 d40d->lli_current = d40d->lli_len;
e65889c7
RV		 938 } else
939 d40_log_lli_to_lcxa(d40c, d40d);
698e4732
JA		 940}
941
8d318a50
LW		 942static struct d40_desc *d40_first_active_get(struct d40_chan *d40c)
943{
944 struct d40_desc *d;
945
946 if (list_empty(&d40c->active))
947 return NULL;
948
949 d = list_first_entry(&d40c->active,
950 struct d40_desc,
951 node);
952 return d;
953}
954
7404368c 955/* remove desc from current queue and add it to the pending_queue */
8d318a50
LW		 956static void d40_desc_queue(struct d40_chan *d40c, struct d40_desc *desc)
957{
7404368c
PF		 958 d40_desc_remove(desc);
959 desc->is_in_client_list = false;
a8f3067b
PF		 960 list_add_tail(&desc->node, &d40c->pending_queue);
961}
962
963static struct d40_desc *d40_first_pending(struct d40_chan *d40c)
964{
965 struct d40_desc *d;
966
967 if (list_empty(&d40c->pending_queue))
968 return NULL;
969
970 d = list_first_entry(&d40c->pending_queue,
971 struct d40_desc,
972 node);
973 return d;
8d318a50
LW		 974}
975
976static struct d40_desc *d40_first_queued(struct d40_chan *d40c)
977{
978 struct d40_desc *d;
979
980 if (list_empty(&d40c->queue))
981 return NULL;
982
983 d = list_first_entry(&d40c->queue,
984 struct d40_desc,
985 node);
986 return d;
987}
988
4226dd86
FB		 989static struct d40_desc *d40_first_done(struct d40_chan *d40c)
990{
991 if (list_empty(&d40c->done))
992 return NULL;
993
994 return list_first_entry(&d40c->done, struct d40_desc, node);
995}
996
d49278e3
PF		 997static int d40_psize_2_burst_size(bool is_log, int psize)
998{
999 if (is_log) {
1000 if (psize == STEDMA40_PSIZE_LOG_1)
1001 return 1;
1002 } else {
1003 if (psize == STEDMA40_PSIZE_PHY_1)
1004 return 1;
1005 }
1006
1007 return 2 << psize;
1008}
1009
1010/*
1011 * The dma only supports transmitting packages up to
43f2e1a3
LJ		 1012 * STEDMA40_MAX_SEG_SIZE * data_width, where data_width is stored in Bytes.
1013 *
1014 * Calculate the total number of dma elements required to send the entire sg list.
d49278e3
PF		 1015 */
1016static int d40_size_2_dmalen(int size, u32 data_width1, u32 data_width2)
1017{
1018 int dmalen;
1019 u32 max_w = max(data_width1, data_width2);
1020 u32 min_w = min(data_width1, data_width2);
43f2e1a3 1021 u32 seg_max = ALIGN(STEDMA40_MAX_SEG_SIZE * min_w, max_w);
d49278e3
PF		 1022
1023 if (seg_max > STEDMA40_MAX_SEG_SIZE)
43f2e1a3 1024 seg_max -= max_w;
d49278e3 1025
43f2e1a3 1026 if (!IS_ALIGNED(size, max_w))
d49278e3
PF		 1027 return -EINVAL;
1028
1029 if (size <= seg_max)
1030 dmalen = 1;
1031 else {
1032 dmalen = size / seg_max;
1033 if (dmalen * seg_max < size)
1034 dmalen++;
1035 }
1036 return dmalen;
1037}
1038
1039static int d40_sg_2_dmalen(struct scatterlist *sgl, int sg_len,
1040 u32 data_width1, u32 data_width2)
1041{
1042 struct scatterlist *sg;
1043 int i;
1044 int len = 0;
1045 int ret;
1046
1047 for_each_sg(sgl, sg, sg_len, i) {
1048 ret = d40_size_2_dmalen(sg_dma_len(sg),
1049 data_width1, data_width2);
1050 if (ret < 0)
1051 return ret;
1052 len += ret;
1053 }
1054 return len;
1055}
8d318a50 1056
1bdae6f4
N		 1057static int __d40_execute_command_phy(struct d40_chan *d40c,
1058 enum d40_command command)
8d318a50 1059{
767a9675
JA		 1060 u32 status;
1061 int i;
8d318a50
LW		 1062 void __iomem *active_reg;
1063 int ret = 0;
1064 unsigned long flags;
1d392a7b 1065 u32 wmask;
8d318a50 1066
1bdae6f4
N		 1067 if (command == D40_DMA_STOP) {
1068 ret = __d40_execute_command_phy(d40c, D40_DMA_SUSPEND_REQ);
1069 if (ret)
1070 return ret;
1071 }
1072
8d318a50
LW		 1073 spin_lock_irqsave(&d40c->base->execmd_lock, flags);
1074
1075 if (d40c->phy_chan->num % 2 == 0)
1076 active_reg = d40c->base->virtbase + D40_DREG_ACTIVE;
1077 else
1078 active_reg = d40c->base->virtbase + D40_DREG_ACTIVO;
1079
1080 if (command == D40_DMA_SUSPEND_REQ) {
1081 status = (readl(active_reg) &
1082 D40_CHAN_POS_MASK(d40c->phy_chan->num)) >>
1083 D40_CHAN_POS(d40c->phy_chan->num);
1084
1085 if (status == D40_DMA_SUSPENDED || status == D40_DMA_STOP)
1086 goto done;
1087 }
1088
1d392a7b
JA		 1089 wmask = 0xffffffff & ~(D40_CHAN_POS_MASK(d40c->phy_chan->num));
1090 writel(wmask | (command << D40_CHAN_POS(d40c->phy_chan->num)),
1091 active_reg);
8d318a50
LW		 1092
1093 if (command == D40_DMA_SUSPEND_REQ) {
1094
1095 for (i = 0 ; i < D40_SUSPEND_MAX_IT; i++) {
1096 status = (readl(active_reg) &
1097 D40_CHAN_POS_MASK(d40c->phy_chan->num)) >>
1098 D40_CHAN_POS(d40c->phy_chan->num);
1099
1100 cpu_relax();
1101 /*
1102 * Reduce the number of bus accesses while
1103 * waiting for the DMA to suspend.
1104 */
1105 udelay(3);
1106
1107 if (status == D40_DMA_STOP ||
1108 status == D40_DMA_SUSPENDED)
1109 break;
1110 }
1111
1112 if (i == D40_SUSPEND_MAX_IT) {
6db5a8ba
RV		 1113 chan_err(d40c,
1114 "unable to suspend the chl %d (log: %d) status %x\n",
1115 d40c->phy_chan->num, d40c->log_num,
8d318a50
LW		 1116 status);
1117 dump_stack();
1118 ret = -EBUSY;
1119 }
1120
1121 }
1122done:
1123 spin_unlock_irqrestore(&d40c->base->execmd_lock, flags);
1124 return ret;
1125}
1126
1127static void d40_term_all(struct d40_chan *d40c)
1128{
1129 struct d40_desc *d40d;
7404368c 1130 struct d40_desc *_d;
8d318a50 1131
4226dd86
FB		 1132 /* Release completed descriptors */
1133 while ((d40d = d40_first_done(d40c))) {
1134 d40_desc_remove(d40d);
1135 d40_desc_free(d40c, d40d);
1136 }
1137
8d318a50
LW		 1138 /* Release active descriptors */
1139 while ((d40d = d40_first_active_get(d40c))) {
1140 d40_desc_remove(d40d);
8d318a50
LW		 1141 d40_desc_free(d40c, d40d);
1142 }
1143
1144 /* Release queued descriptors waiting for transfer */
1145 while ((d40d = d40_first_queued(d40c))) {
1146 d40_desc_remove(d40d);
8d318a50
LW		 1147 d40_desc_free(d40c, d40d);
1148 }
1149
a8f3067b
PF		 1150 /* Release pending descriptors */
1151 while ((d40d = d40_first_pending(d40c))) {
1152 d40_desc_remove(d40d);
1153 d40_desc_free(d40c, d40d);
1154 }
8d318a50 1155
7404368c
PF		 1156 /* Release client owned descriptors */
1157 if (!list_empty(&d40c->client))
1158 list_for_each_entry_safe(d40d, _d, &d40c->client, node) {
1159 d40_desc_remove(d40d);
1160 d40_desc_free(d40c, d40d);
1161 }
1162
82babbb3
PF		 1163 /* Release descriptors in prepare queue */
1164 if (!list_empty(&d40c->prepare_queue))
1165 list_for_each_entry_safe(d40d, _d,
1166 &d40c->prepare_queue, node) {
1167 d40_desc_remove(d40d);
1168 d40_desc_free(d40c, d40d);
1169 }
7404368c 1170
8d318a50 1171 d40c->pending_tx = 0;
8d318a50
LW		 1172}
1173
1bdae6f4
N		 1174static void __d40_config_set_event(struct d40_chan *d40c,
1175 enum d40_events event_type, u32 event,
1176 int reg)
262d2915 1177{
8ca84687 1178 void __iomem *addr = chan_base(d40c) + reg;
262d2915 1179 int tries;
1bdae6f4
N		 1180 u32 status;
1181
1182 switch (event_type) {
1183
1184 case D40_DEACTIVATE_EVENTLINE:
262d2915 1185
262d2915
RV		 1186 writel((D40_DEACTIVATE_EVENTLINE << D40_EVENTLINE_POS(event))
1187 | ~D40_EVENTLINE_MASK(event), addr);
1bdae6f4
N		 1188 break;
1189
1190 case D40_SUSPEND_REQ_EVENTLINE:
1191 status = (readl(addr) & D40_EVENTLINE_MASK(event)) >>
1192 D40_EVENTLINE_POS(event);
1193
1194 if (status == D40_DEACTIVATE_EVENTLINE ||
1195 status == D40_SUSPEND_REQ_EVENTLINE)
1196 break;
262d2915 1197
1bdae6f4
N		 1198 writel((D40_SUSPEND_REQ_EVENTLINE << D40_EVENTLINE_POS(event))
1199 | ~D40_EVENTLINE_MASK(event), addr);
1200
1201 for (tries = 0 ; tries < D40_SUSPEND_MAX_IT; tries++) {
1202
1203 status = (readl(addr) & D40_EVENTLINE_MASK(event)) >>
1204 D40_EVENTLINE_POS(event);
1205
1206 cpu_relax();
1207 /*
1208 * Reduce the number of bus accesses while
1209 * waiting for the DMA to suspend.
1210 */
1211 udelay(3);
1212
1213 if (status == D40_DEACTIVATE_EVENTLINE)
1214 break;
1215 }
1216
1217 if (tries == D40_SUSPEND_MAX_IT) {
1218 chan_err(d40c,
1219 "unable to stop the event_line chl %d (log: %d)"
1220 "status %x\n", d40c->phy_chan->num,
1221 d40c->log_num, status);
1222 }
1223 break;
1224
1225 case D40_ACTIVATE_EVENTLINE:
262d2915
RV		 1226 /*
1227 * The hardware sometimes doesn't register the enable when src and dst
1228 * event lines are active on the same logical channel. Retry to ensure
1229 * it does. Usually only one retry is sufficient.
1230 */
1bdae6f4
N		 1231 tries = 100;
1232 while (--tries) {
1233 writel((D40_ACTIVATE_EVENTLINE <<
1234 D40_EVENTLINE_POS(event)) |
1235 ~D40_EVENTLINE_MASK(event), addr);
262d2915 1236
1bdae6f4
N		 1237 if (readl(addr) & D40_EVENTLINE_MASK(event))
1238 break;
1239 }
262d2915 1240
1bdae6f4
N		 1241 if (tries != 99)
1242 dev_dbg(chan2dev(d40c),
1243 "[%s] workaround enable S%cLNK (%d tries)\n",
1244 __func__, reg == D40_CHAN_REG_SSLNK ? 'S' : 'D',
1245 100 - tries);
262d2915 1246
1bdae6f4
N		 1247 WARN_ON(!tries);
1248 break;
262d2915 1249
1bdae6f4
N		 1250 case D40_ROUND_EVENTLINE:
1251 BUG();
1252 break;
8d318a50 1253
1bdae6f4
N		 1254 }
1255}
8d318a50 1256
1bdae6f4
N		 1257static void d40_config_set_event(struct d40_chan *d40c,
1258 enum d40_events event_type)
1259{
26955c07
LJ		 1260 u32 event = D40_TYPE_TO_EVENT(d40c->dma_cfg.dev_type);
1261
8d318a50 1262 /* Enable event line connected to device (or memcpy) */
2c2b62d5
LJ		 1263 if ((d40c->dma_cfg.dir == DMA_DEV_TO_MEM) ||
1264 (d40c->dma_cfg.dir == DMA_DEV_TO_DEV))
1bdae6f4 1265 __d40_config_set_event(d40c, event_type, event,
262d2915 1266 D40_CHAN_REG_SSLNK);
8d318a50 1267
2c2b62d5 1268 if (d40c->dma_cfg.dir != DMA_DEV_TO_MEM)
1bdae6f4 1269 __d40_config_set_event(d40c, event_type, event,
262d2915 1270 D40_CHAN_REG_SDLNK);
8d318a50
LW		 1271}
1272
a5ebca47 1273static u32 d40_chan_has_events(struct d40_chan *d40c)
8d318a50 1274{
8ca84687 1275 void __iomem *chanbase = chan_base(d40c);
be8cb7df 1276 u32 val;
8d318a50 1277
8ca84687
RV		 1278 val = readl(chanbase + D40_CHAN_REG_SSLNK);
1279 val |= readl(chanbase + D40_CHAN_REG_SDLNK);
be8cb7df 1280
a5ebca47 1281 return val;
8d318a50
LW		 1282}
1283
1bdae6f4
N		 1284static int
1285__d40_execute_command_log(struct d40_chan *d40c, enum d40_command command)
1286{
1287 unsigned long flags;
1288 int ret = 0;
1289 u32 active_status;
1290 void __iomem *active_reg;
1291
1292 if (d40c->phy_chan->num % 2 == 0)
1293 active_reg = d40c->base->virtbase + D40_DREG_ACTIVE;
1294 else
1295 active_reg = d40c->base->virtbase + D40_DREG_ACTIVO;
1296
1297
1298 spin_lock_irqsave(&d40c->phy_chan->lock, flags);
1299
1300 switch (command) {
1301 case D40_DMA_STOP:
1302 case D40_DMA_SUSPEND_REQ:
1303
1304 active_status = (readl(active_reg) &
1305 D40_CHAN_POS_MASK(d40c->phy_chan->num)) >>
1306 D40_CHAN_POS(d40c->phy_chan->num);
1307
1308 if (active_status == D40_DMA_RUN)
1309 d40_config_set_event(d40c, D40_SUSPEND_REQ_EVENTLINE);
1310 else
1311 d40_config_set_event(d40c, D40_DEACTIVATE_EVENTLINE);
1312
1313 if (!d40_chan_has_events(d40c) && (command == D40_DMA_STOP))
1314 ret = __d40_execute_command_phy(d40c, command);
1315
1316 break;
1317
1318 case D40_DMA_RUN:
1319
1320 d40_config_set_event(d40c, D40_ACTIVATE_EVENTLINE);
1321 ret = __d40_execute_command_phy(d40c, command);
1322 break;
1323
1324 case D40_DMA_SUSPENDED:
1325 BUG();
1326 break;
1327 }
1328
1329 spin_unlock_irqrestore(&d40c->phy_chan->lock, flags);
1330 return ret;
1331}
1332
1333static int d40_channel_execute_command(struct d40_chan *d40c,
1334 enum d40_command command)
1335{
1336 if (chan_is_logical(d40c))
1337 return __d40_execute_command_log(d40c, command);
1338 else
1339 return __d40_execute_command_phy(d40c, command);
1340}
1341
20a5b6d0
RV		 1342static u32 d40_get_prmo(struct d40_chan *d40c)
1343{
1344 static const unsigned int phy_map[] = {
1345 [STEDMA40_PCHAN_BASIC_MODE]
1346 = D40_DREG_PRMO_PCHAN_BASIC,
1347 [STEDMA40_PCHAN_MODULO_MODE]
1348 = D40_DREG_PRMO_PCHAN_MODULO,
1349 [STEDMA40_PCHAN_DOUBLE_DST_MODE]
1350 = D40_DREG_PRMO_PCHAN_DOUBLE_DST,
1351 };
1352 static const unsigned int log_map[] = {
1353 [STEDMA40_LCHAN_SRC_PHY_DST_LOG]
1354 = D40_DREG_PRMO_LCHAN_SRC_PHY_DST_LOG,
1355 [STEDMA40_LCHAN_SRC_LOG_DST_PHY]
1356 = D40_DREG_PRMO_LCHAN_SRC_LOG_DST_PHY,
1357 [STEDMA40_LCHAN_SRC_LOG_DST_LOG]
1358 = D40_DREG_PRMO_LCHAN_SRC_LOG_DST_LOG,
1359 };
1360
724a8577 1361 if (chan_is_physical(d40c))
20a5b6d0
RV		 1362 return phy_map[d40c->dma_cfg.mode_opt];
1363 else
1364 return log_map[d40c->dma_cfg.mode_opt];
1365}
1366
b55912c6 1367static void d40_config_write(struct d40_chan *d40c)
8d318a50
LW		 1368{
1369 u32 addr_base;
1370 u32 var;
8d318a50
LW		 1371
1372 /* Odd addresses are even addresses + 4 */
1373 addr_base = (d40c->phy_chan->num % 2) * 4;
1374 /* Setup channel mode to logical or physical */
724a8577 1375 var = ((u32)(chan_is_logical(d40c)) + 1) <<
8d318a50
LW		 1376 D40_CHAN_POS(d40c->phy_chan->num);
1377 writel(var, d40c->base->virtbase + D40_DREG_PRMSE + addr_base);
1378
1379 /* Setup operational mode option register */
20a5b6d0 1380 var = d40_get_prmo(d40c) << D40_CHAN_POS(d40c->phy_chan->num);
8d318a50
LW		 1381
1382 writel(var, d40c->base->virtbase + D40_DREG_PRMOE + addr_base);
1383
724a8577 1384 if (chan_is_logical(d40c)) {
8ca84687
RV		 1385 int lidx = (d40c->phy_chan->num << D40_SREG_ELEM_LOG_LIDX_POS)
1386 & D40_SREG_ELEM_LOG_LIDX_MASK;
1387 void __iomem *chanbase = chan_base(d40c);
1388
8d318a50 1389 /* Set default config for CFG reg */
8ca84687
RV		 1390 writel(d40c->src_def_cfg, chanbase + D40_CHAN_REG_SSCFG);
1391 writel(d40c->dst_def_cfg, chanbase + D40_CHAN_REG_SDCFG);
8d318a50 1392
b55912c6 1393 /* Set LIDX for lcla */
8ca84687
RV		 1394 writel(lidx, chanbase + D40_CHAN_REG_SSELT);
1395 writel(lidx, chanbase + D40_CHAN_REG_SDELT);
e9f3a49c
RV		 1396
1397 /* Clear LNK which will be used by d40_chan_has_events() */
1398 writel(0, chanbase + D40_CHAN_REG_SSLNK);
1399 writel(0, chanbase + D40_CHAN_REG_SDLNK);
8d318a50 1400 }
8d318a50
LW		 1401}
1402
aa182ae2
JA		 1403static u32 d40_residue(struct d40_chan *d40c)
1404{
1405 u32 num_elt;
1406
724a8577 1407 if (chan_is_logical(d40c))
aa182ae2
JA		 1408 num_elt = (readl(&d40c->lcpa->lcsp2) & D40_MEM_LCSP2_ECNT_MASK)
1409 >> D40_MEM_LCSP2_ECNT_POS;
8ca84687
RV		 1410 else {
1411 u32 val = readl(chan_base(d40c) + D40_CHAN_REG_SDELT);
1412 num_elt = (val & D40_SREG_ELEM_PHY_ECNT_MASK)
1413 >> D40_SREG_ELEM_PHY_ECNT_POS;
1414 }
1415
43f2e1a3 1416 return num_elt * d40c->dma_cfg.dst_info.data_width;
aa182ae2
JA		 1417}
1418
1419static bool d40_tx_is_linked(struct d40_chan *d40c)
1420{
1421 bool is_link;
1422
724a8577 1423 if (chan_is_logical(d40c))
aa182ae2
JA		 1424 is_link = readl(&d40c->lcpa->lcsp3) & D40_MEM_LCSP3_DLOS_MASK;
1425 else
8ca84687
RV		 1426 is_link = readl(chan_base(d40c) + D40_CHAN_REG_SDLNK)
1427 & D40_SREG_LNK_PHYS_LNK_MASK;
1428
aa182ae2
JA		 1429 return is_link;
1430}
1431
6f5bad03 1432static int d40_pause(struct dma_chan *chan)
aa182ae2 1433{
6f5bad03 1434 struct d40_chan *d40c = container_of(chan, struct d40_chan, chan);
aa182ae2
JA		 1435 int res = 0;
1436 unsigned long flags;
1437
6f5bad03
MR		 1438 if (d40c->phy_chan == NULL) {
1439 chan_err(d40c, "Channel is not allocated!\n");
1440 return -EINVAL;
1441 }
1442
3ac012af
JA		 1443 if (!d40c->busy)
1444 return 0;
1445
aa182ae2 1446 spin_lock_irqsave(&d40c->lock, flags);
80245216 1447 pm_runtime_get_sync(d40c->base->dev);
aa182ae2
JA		 1448
1449 res = d40_channel_execute_command(d40c, D40_DMA_SUSPEND_REQ);
1bdae6f4 1450
7fb3e75e
N		 1451 pm_runtime_mark_last_busy(d40c->base->dev);
1452 pm_runtime_put_autosuspend(d40c->base->dev);
aa182ae2
JA		 1453 spin_unlock_irqrestore(&d40c->lock, flags);
1454 return res;
1455}
1456
6f5bad03 1457static int d40_resume(struct dma_chan *chan)
aa182ae2 1458{
6f5bad03 1459 struct d40_chan *d40c = container_of(chan, struct d40_chan, chan);
aa182ae2
JA		 1460 int res = 0;
1461 unsigned long flags;
1462
6f5bad03
MR		 1463 if (d40c->phy_chan == NULL) {
1464 chan_err(d40c, "Channel is not allocated!\n");
1465 return -EINVAL;
1466 }
1467
3ac012af
JA		 1468 if (!d40c->busy)
1469 return 0;
1470
aa182ae2 1471 spin_lock_irqsave(&d40c->lock, flags);
7fb3e75e 1472 pm_runtime_get_sync(d40c->base->dev);
aa182ae2
JA		 1473
1474 /* If bytes left to transfer or linked tx resume job */
1bdae6f4 1475 if (d40_residue(d40c) || d40_tx_is_linked(d40c))
aa182ae2 1476 res = d40_channel_execute_command(d40c, D40_DMA_RUN);
aa182ae2 1477
7fb3e75e
N		 1478 pm_runtime_mark_last_busy(d40c->base->dev);
1479 pm_runtime_put_autosuspend(d40c->base->dev);
aa182ae2
JA		 1480 spin_unlock_irqrestore(&d40c->lock, flags);
1481 return res;
1482}
1483
8d318a50
LW		 1484static dma_cookie_t d40_tx_submit(struct dma_async_tx_descriptor *tx)
1485{
1486 struct d40_chan *d40c = container_of(tx->chan,
1487 struct d40_chan,
1488 chan);
1489 struct d40_desc *d40d = container_of(tx, struct d40_desc, txd);
1490 unsigned long flags;
884485e1 1491 dma_cookie_t cookie;
8d318a50
LW		 1492
1493 spin_lock_irqsave(&d40c->lock, flags);
884485e1 1494 cookie = dma_cookie_assign(tx);
8d318a50 1495 d40_desc_queue(d40c, d40d);
8d318a50
LW		 1496 spin_unlock_irqrestore(&d40c->lock, flags);
1497
884485e1 1498 return cookie;
8d318a50
LW		 1499}
1500
1501static int d40_start(struct d40_chan *d40c)
1502{
0c32269d 1503 return d40_channel_execute_command(d40c, D40_DMA_RUN);
8d318a50
LW		 1504}
1505
1506static struct d40_desc *d40_queue_start(struct d40_chan *d40c)
1507{
1508 struct d40_desc *d40d;
1509 int err;
1510
1511 /* Start queued jobs, if any */
1512 d40d = d40_first_queued(d40c);
1513
1514 if (d40d != NULL) {
1bdae6f4 1515 if (!d40c->busy) {
7fb3e75e 1516 d40c->busy = true;
1bdae6f4
N		 1517 pm_runtime_get_sync(d40c->base->dev);
1518 }
8d318a50
LW		 1519
1520 /* Remove from queue */
1521 d40_desc_remove(d40d);
1522
1523 /* Add to active queue */
1524 d40_desc_submit(d40c, d40d);
1525
7d83a854
RV		 1526 /* Initiate DMA job */
1527 d40_desc_load(d40c, d40d);
8d318a50 1528
7d83a854
RV		 1529 /* Start dma job */
1530 err = d40_start(d40c);
8d318a50 1531
7d83a854
RV		 1532 if (err)
1533 return NULL;
8d318a50
LW		 1534 }
1535
1536 return d40d;
1537}
1538
1539/* called from interrupt context */
1540static void dma_tc_handle(struct d40_chan *d40c)
1541{
1542 struct d40_desc *d40d;
1543
8d318a50
LW		 1544 /* Get first active entry from list */
1545 d40d = d40_first_active_get(d40c);
1546
1547 if (d40d == NULL)
1548 return;
1549
0c842b55
RV		 1550 if (d40d->cyclic) {
1551 /*
1552 * If this was a paritially loaded list, we need to reloaded
1553 * it, and only when the list is completed. We need to check
1554 * for done because the interrupt will hit for every link, and
1555 * not just the last one.
1556 */
1557 if (d40d->lli_current < d40d->lli_len
1558 && !d40_tx_is_linked(d40c)
1559 && !d40_residue(d40c)) {
1560 d40_lcla_free_all(d40c, d40d);
1561 d40_desc_load(d40c, d40d);
1562 (void) d40_start(d40c);
8d318a50 1563
0c842b55
RV		 1564 if (d40d->lli_current == d40d->lli_len)
1565 d40d->lli_current = 0;
1566 }
1567 } else {
1568 d40_lcla_free_all(d40c, d40d);
8d318a50 1569
0c842b55
RV		 1570 if (d40d->lli_current < d40d->lli_len) {
1571 d40_desc_load(d40c, d40d);
1572 /* Start dma job */
1573 (void) d40_start(d40c);
1574 return;
1575 }
1576
9ecb41bd 1577 if (d40_queue_start(d40c) == NULL) {
0c842b55 1578 d40c->busy = false;
9ecb41bd
RV		 1579
1580 pm_runtime_mark_last_busy(d40c->base->dev);
1581 pm_runtime_put_autosuspend(d40c->base->dev);
1582 }
8d318a50 1583
7dd14525
FB		 1584 d40_desc_remove(d40d);
1585 d40_desc_done(d40c, d40d);
1586 }
4226dd86 1587
8d318a50
LW		 1588 d40c->pending_tx++;
1589 tasklet_schedule(&d40c->tasklet);
1590
1591}
1592
1593static void dma_tasklet(unsigned long data)
1594{
1595 struct d40_chan *d40c = (struct d40_chan *) data;
767a9675 1596 struct d40_desc *d40d;
8d318a50 1597 unsigned long flags;
e9baa9d9 1598 bool callback_active;
8d318a50
LW		 1599 dma_async_tx_callback callback;
1600 void *callback_param;
1601
1602 spin_lock_irqsave(&d40c->lock, flags);
1603
4226dd86
FB		 1604 /* Get first entry from the done list */
1605 d40d = d40_first_done(d40c);
1606 if (d40d == NULL) {
1607 /* Check if we have reached here for cyclic job */
1608 d40d = d40_first_active_get(d40c);
1609 if (d40d == NULL || !d40d->cyclic)
1610 goto err;
1611 }
8d318a50 1612
0c842b55 1613 if (!d40d->cyclic)
f7fbce07 1614 dma_cookie_complete(&d40d->txd);
8d318a50
LW		 1615
1616 /*
1617 * If terminating a channel pending_tx is set to zero.
1618 * This prevents any finished active jobs to return to the client.
1619 */
1620 if (d40c->pending_tx == 0) {
1621 spin_unlock_irqrestore(&d40c->lock, flags);
1622 return;
1623 }
1624
1625 /* Callback to client */
e9baa9d9 1626 callback_active = !!(d40d->txd.flags & DMA_PREP_INTERRUPT);
767a9675
JA		 1627 callback = d40d->txd.callback;
1628 callback_param = d40d->txd.callback_param;
1629
0c842b55
RV		 1630 if (!d40d->cyclic) {
1631 if (async_tx_test_ack(&d40d->txd)) {
767a9675 1632 d40_desc_remove(d40d);
0c842b55 1633 d40_desc_free(d40c, d40d);
f26e03ad
FB		 1634 } else if (!d40d->is_in_client_list) {
1635 d40_desc_remove(d40d);
1636 d40_lcla_free_all(d40c, d40d);
1637 list_add_tail(&d40d->node, &d40c->client);
1638 d40d->is_in_client_list = true;
8d318a50
LW		 1639 }
1640 }
1641
1642 d40c->pending_tx--;
1643
1644 if (d40c->pending_tx)
1645 tasklet_schedule(&d40c->tasklet);
1646
1647 spin_unlock_irqrestore(&d40c->lock, flags);
1648
e9baa9d9 1649 if (callback_active && callback)
8d318a50
LW		 1650 callback(callback_param);
1651
1652 return;
1653
1bdae6f4
N		 1654err:
1655 /* Rescue manouver if receiving double interrupts */
8d318a50
LW		 1656 if (d40c->pending_tx > 0)
1657 d40c->pending_tx--;
1658 spin_unlock_irqrestore(&d40c->lock, flags);
1659}
1660
1661static irqreturn_t d40_handle_interrupt(int irq, void *data)
1662{
8d318a50 1663 int i;
8d318a50
LW		 1664 u32 idx;
1665 u32 row;
1666 long chan = -1;
1667 struct d40_chan *d40c;
1668 unsigned long flags;
1669 struct d40_base *base = data;
3cb645dc
TL		 1670 u32 regs[base->gen_dmac.il_size];
1671 struct d40_interrupt_lookup *il = base->gen_dmac.il;
1672 u32 il_size = base->gen_dmac.il_size;
8d318a50
LW		 1673
1674 spin_lock_irqsave(&base->interrupt_lock, flags);
1675
1676 /* Read interrupt status of both logical and physical channels */
3cb645dc 1677 for (i = 0; i < il_size; i++)
8d318a50
LW		 1678 regs[i] = readl(base->virtbase + il[i].src);
1679
1680 for (;;) {
1681
1682 chan = find_next_bit((unsigned long *)regs,
3cb645dc 1683 BITS_PER_LONG * il_size, chan + 1);
8d318a50
LW		 1684
1685 /* No more set bits found? */
3cb645dc 1686 if (chan == BITS_PER_LONG * il_size)
8d318a50
LW		 1687 break;
1688
1689 row = chan / BITS_PER_LONG;
1690 idx = chan & (BITS_PER_LONG - 1);
1691
8d318a50
LW		 1692 if (il[row].offset == D40_PHY_CHAN)
1693 d40c = base->lookup_phy_chans[idx];
1694 else
1695 d40c = base->lookup_log_chans[il[row].offset + idx];
53d6d68f
FB		 1696
1697 if (!d40c) {
1698 /*
1699 * No error because this can happen if something else
1700 * in the system is using the channel.
1701 */
1702 continue;
1703 }
1704
1705 /* ACK interrupt */
8a3b6e14 1706 writel(BIT(idx), base->virtbase + il[row].clr);
53d6d68f 1707
8d318a50
LW		 1708 spin_lock(&d40c->lock);
1709
1710 if (!il[row].is_error)
1711 dma_tc_handle(d40c);
1712 else
6db5a8ba
RV		 1713 d40_err(base->dev, "IRQ chan: %ld offset %d idx %d\n",
1714 chan, il[row].offset, idx);
8d318a50
LW		 1715
1716 spin_unlock(&d40c->lock);
1717 }
1718
1719 spin_unlock_irqrestore(&base->interrupt_lock, flags);
1720
1721 return IRQ_HANDLED;
1722}
1723
8d318a50
LW		 1724static int d40_validate_conf(struct d40_chan *d40c,
1725 struct stedma40_chan_cfg *conf)
1726{
1727 int res = 0;
38bdbf02 1728 bool is_log = conf->mode == STEDMA40_MODE_LOGICAL;
8d318a50 1729
0747c7ba 1730 if (!conf->dir) {
6db5a8ba 1731 chan_err(d40c, "Invalid direction.\n");
0747c7ba
LW		 1732 res = -EINVAL;
1733 }
1734
26955c07
LJ		 1735 if ((is_log && conf->dev_type > d40c->base->num_log_chans) ||
1736 (!is_log && conf->dev_type > d40c->base->num_phy_chans) ||
1737 (conf->dev_type < 0)) {
1738 chan_err(d40c, "Invalid device type (%d)\n", conf->dev_type);
0747c7ba
LW		 1739 res = -EINVAL;
1740 }
1741
2c2b62d5 1742 if (conf->dir == DMA_DEV_TO_DEV) {
8d318a50
LW		 1743 /*
1744 * DMAC HW supports it. Will be added to this driver,
1745 * in case any dma client requires it.
1746 */
6db5a8ba 1747 chan_err(d40c, "periph to periph not supported\n");
8d318a50
LW		 1748 res = -EINVAL;
1749 }
1750
d49278e3 1751 if (d40_psize_2_burst_size(is_log, conf->src_info.psize) *
43f2e1a3 1752 conf->src_info.data_width !=
d49278e3 1753 d40_psize_2_burst_size(is_log, conf->dst_info.psize) *
43f2e1a3 1754 conf->dst_info.data_width) {
d49278e3
PF		 1755 /*
1756 * The DMAC hardware only supports
1757 * src (burst x width) == dst (burst x width)
1758 */
1759
6db5a8ba 1760 chan_err(d40c, "src (burst x width) != dst (burst x width)\n");
d49278e3
PF		 1761 res = -EINVAL;
1762 }
1763
8d318a50
LW		 1764 return res;
1765}
1766
5cd326fd
N		 1767static bool d40_alloc_mask_set(struct d40_phy_res *phy,
1768 bool is_src, int log_event_line, bool is_log,
1769 bool *first_user)
8d318a50
LW		 1770{
1771 unsigned long flags;
1772 spin_lock_irqsave(&phy->lock, flags);
5cd326fd
N		 1773
1774 *first_user = ((phy->allocated_src | phy->allocated_dst)
1775 == D40_ALLOC_FREE);
1776
4aed79b2 1777 if (!is_log) {
8d318a50
LW		 1778 /* Physical interrupts are masked per physical full channel */
1779 if (phy->allocated_src == D40_ALLOC_FREE &&
1780 phy->allocated_dst == D40_ALLOC_FREE) {
1781 phy->allocated_dst = D40_ALLOC_PHY;
1782 phy->allocated_src = D40_ALLOC_PHY;
8eff80e4 1783 goto found_unlock;
8d318a50 1784 } else
8eff80e4 1785 goto not_found_unlock;
8d318a50
LW		 1786 }
1787
1788 /* Logical channel */
1789 if (is_src) {
1790 if (phy->allocated_src == D40_ALLOC_PHY)
8eff80e4 1791 goto not_found_unlock;
8d318a50
LW		 1792
1793 if (phy->allocated_src == D40_ALLOC_FREE)
1794 phy->allocated_src = D40_ALLOC_LOG_FREE;
1795
8a3b6e14
LJ		 1796 if (!(phy->allocated_src & BIT(log_event_line))) {
1797 phy->allocated_src |= BIT(log_event_line);
8eff80e4 1798 goto found_unlock;
8d318a50 1799 } else
8eff80e4 1800 goto not_found_unlock;
8d318a50
LW		 1801 } else {
1802 if (phy->allocated_dst == D40_ALLOC_PHY)
8eff80e4 1803 goto not_found_unlock;
8d318a50
LW		 1804
1805 if (phy->allocated_dst == D40_ALLOC_FREE)
1806 phy->allocated_dst = D40_ALLOC_LOG_FREE;
1807
8a3b6e14
LJ		 1808 if (!(phy->allocated_dst & BIT(log_event_line))) {
1809 phy->allocated_dst |= BIT(log_event_line);
8eff80e4
ME		 1810 goto found_unlock;
1811 }
8d318a50 1812 }
8eff80e4 1813 not_found_unlock:
8d318a50
LW		 1814 spin_unlock_irqrestore(&phy->lock, flags);
1815 return false;
8eff80e4 1816 found_unlock:
8d318a50
LW		 1817 spin_unlock_irqrestore(&phy->lock, flags);
1818 return true;
1819}
1820
1821static bool d40_alloc_mask_free(struct d40_phy_res *phy, bool is_src,
1822 int log_event_line)
1823{
1824 unsigned long flags;
1825 bool is_free = false;
1826
1827 spin_lock_irqsave(&phy->lock, flags);
1828 if (!log_event_line) {
8d318a50
LW		 1829 phy->allocated_dst = D40_ALLOC_FREE;
1830 phy->allocated_src = D40_ALLOC_FREE;
1831 is_free = true;
f19b8ee8 1832 goto unlock;
8d318a50
LW		 1833 }
1834
1835 /* Logical channel */
1836 if (is_src) {
8a3b6e14 1837 phy->allocated_src &= ~BIT(log_event_line);
8d318a50
LW		 1838 if (phy->allocated_src == D40_ALLOC_LOG_FREE)
1839 phy->allocated_src = D40_ALLOC_FREE;
1840 } else {
8a3b6e14 1841 phy->allocated_dst &= ~BIT(log_event_line);
8d318a50
LW		 1842 if (phy->allocated_dst == D40_ALLOC_LOG_FREE)
1843 phy->allocated_dst = D40_ALLOC_FREE;
1844 }
1845
1846 is_free = ((phy->allocated_src | phy->allocated_dst) ==
1847 D40_ALLOC_FREE);
f19b8ee8 1848 unlock:
8d318a50
LW		 1849 spin_unlock_irqrestore(&phy->lock, flags);
1850
1851 return is_free;
1852}
1853
5cd326fd 1854static int d40_allocate_channel(struct d40_chan *d40c, bool *first_phy_user)
8d318a50 1855{
26955c07 1856 int dev_type = d40c->dma_cfg.dev_type;
8d318a50
LW		 1857 int event_group;
1858 int event_line;
1859 struct d40_phy_res *phys;
1860 int i;
1861 int j;
1862 int log_num;
f000df8c 1863 int num_phy_chans;
8d318a50 1864 bool is_src;
38bdbf02 1865 bool is_log = d40c->dma_cfg.mode == STEDMA40_MODE_LOGICAL;
8d318a50
LW		 1866
1867 phys = d40c->base->phy_res;
f000df8c 1868 num_phy_chans = d40c->base->num_phy_chans;
8d318a50 1869
2c2b62d5 1870 if (d40c->dma_cfg.dir == DMA_DEV_TO_MEM) {
8d318a50
LW		 1871 log_num = 2 * dev_type;
1872 is_src = true;
2c2b62d5
LJ		 1873 } else if (d40c->dma_cfg.dir == DMA_MEM_TO_DEV ||
1874 d40c->dma_cfg.dir == DMA_MEM_TO_MEM) {
8d318a50 1875 /* dst event lines are used for logical memcpy */
8d318a50
LW		 1876 log_num = 2 * dev_type + 1;
1877 is_src = false;
1878 } else
1879 return -EINVAL;
1880
1881 event_group = D40_TYPE_TO_GROUP(dev_type);
1882 event_line = D40_TYPE_TO_EVENT(dev_type);
1883
1884 if (!is_log) {
2c2b62d5 1885 if (d40c->dma_cfg.dir == DMA_MEM_TO_MEM) {
8d318a50 1886 /* Find physical half channel */
f000df8c
GB		 1887 if (d40c->dma_cfg.use_fixed_channel) {
1888 i = d40c->dma_cfg.phy_channel;
4aed79b2 1889 if (d40_alloc_mask_set(&phys[i], is_src,
5cd326fd
N		 1890 0, is_log,
1891 first_phy_user))
8d318a50 1892 goto found_phy;
f000df8c
GB		 1893 } else {
1894 for (i = 0; i < num_phy_chans; i++) {
1895 if (d40_alloc_mask_set(&phys[i], is_src,
1896 0, is_log,
1897 first_phy_user))
1898 goto found_phy;
1899 }
8d318a50
LW		 1900 }
1901 } else
1902 for (j = 0; j < d40c->base->num_phy_chans; j += 8) {
1903 int phy_num = j + event_group * 2;
1904 for (i = phy_num; i < phy_num + 2; i++) {
508849ad
LW		 1905 if (d40_alloc_mask_set(&phys[i],
1906 is_src,
1907 0,
5cd326fd
N		 1908 is_log,
1909 first_phy_user))
8d318a50
LW		 1910 goto found_phy;
1911 }
1912 }
1913 return -EINVAL;
1914found_phy:
1915 d40c->phy_chan = &phys[i];
1916 d40c->log_num = D40_PHY_CHAN;
1917 goto out;
1918 }
1919 if (dev_type == -1)
1920 return -EINVAL;
1921
1922 /* Find logical channel */
1923 for (j = 0; j < d40c->base->num_phy_chans; j += 8) {
1924 int phy_num = j + event_group * 2;
5cd326fd
N		 1925
1926 if (d40c->dma_cfg.use_fixed_channel) {
1927 i = d40c->dma_cfg.phy_channel;
1928
1929 if ((i != phy_num) && (i != phy_num + 1)) {
1930 dev_err(chan2dev(d40c),
1931 "invalid fixed phy channel %d\n", i);
1932 return -EINVAL;
1933 }
1934
1935 if (d40_alloc_mask_set(&phys[i], is_src, event_line,
1936 is_log, first_phy_user))
1937 goto found_log;
1938
1939 dev_err(chan2dev(d40c),
1940 "could not allocate fixed phy channel %d\n", i);
1941 return -EINVAL;
1942 }
1943
8d318a50
LW		 1944 /*
1945 * Spread logical channels across all available physical rather
1946 * than pack every logical channel at the first available phy
1947 * channels.
1948 */
1949 if (is_src) {
1950 for (i = phy_num; i < phy_num + 2; i++) {
1951 if (d40_alloc_mask_set(&phys[i], is_src,
5cd326fd
N		 1952 event_line, is_log,
1953 first_phy_user))
8d318a50
LW		 1954 goto found_log;
1955 }
1956 } else {
1957 for (i = phy_num + 1; i >= phy_num; i--) {
1958 if (d40_alloc_mask_set(&phys[i], is_src,
5cd326fd
N		 1959 event_line, is_log,
1960 first_phy_user))
8d318a50
LW		 1961 goto found_log;
1962 }
1963 }
1964 }
1965 return -EINVAL;
1966
1967found_log:
1968 d40c->phy_chan = &phys[i];
1969 d40c->log_num = log_num;
1970out:
1971
1972 if (is_log)
1973 d40c->base->lookup_log_chans[d40c->log_num] = d40c;
1974 else
1975 d40c->base->lookup_phy_chans[d40c->phy_chan->num] = d40c;
1976
1977 return 0;
1978
1979}
1980
8d318a50
LW		 1981static int d40_config_memcpy(struct d40_chan *d40c)
1982{
1983 dma_cap_mask_t cap = d40c->chan.device->cap_mask;
1984
1985 if (dma_has_cap(DMA_MEMCPY, cap) && !dma_has_cap(DMA_SLAVE, cap)) {
29027a1e 1986 d40c->dma_cfg = dma40_memcpy_conf_log;
26955c07 1987 d40c->dma_cfg.dev_type = dma40_memcpy_channels[d40c->chan.chan_id];
8d318a50 1988
9b233f9b
LJ		 1989 d40_log_cfg(&d40c->dma_cfg,
1990 &d40c->log_def.lcsp1, &d40c->log_def.lcsp3);
1991
8d318a50
LW		 1992 } else if (dma_has_cap(DMA_MEMCPY, cap) &&
1993 dma_has_cap(DMA_SLAVE, cap)) {
29027a1e 1994 d40c->dma_cfg = dma40_memcpy_conf_phy;
57e65ad7
LJ		 1995
1996 /* Generate interrrupt at end of transfer or relink. */
1997 d40c->dst_def_cfg |= BIT(D40_SREG_CFG_TIM_POS);
1998
1999 /* Generate interrupt on error. */
2000 d40c->src_def_cfg |= BIT(D40_SREG_CFG_EIM_POS);
2001 d40c->dst_def_cfg |= BIT(D40_SREG_CFG_EIM_POS);
2002
8d318a50 2003 } else {
6db5a8ba 2004 chan_err(d40c, "No memcpy\n");
8d318a50
LW		 2005 return -EINVAL;
2006 }
2007
2008 return 0;
2009}
2010
8d318a50
LW		 2011static int d40_free_dma(struct d40_chan *d40c)
2012{
2013
2014 int res = 0;
26955c07 2015 u32 event = D40_TYPE_TO_EVENT(d40c->dma_cfg.dev_type);
8d318a50
LW		 2016 struct d40_phy_res *phy = d40c->phy_chan;
2017 bool is_src;
2018
2019 /* Terminate all queued and active transfers */
2020 d40_term_all(d40c);
2021
2022 if (phy == NULL) {
6db5a8ba 2023 chan_err(d40c, "phy == null\n");
8d318a50
LW		 2024 return -EINVAL;
2025 }
2026
2027 if (phy->allocated_src == D40_ALLOC_FREE &&
2028 phy->allocated_dst == D40_ALLOC_FREE) {
6db5a8ba 2029 chan_err(d40c, "channel already free\n");
8d318a50
LW		 2030 return -EINVAL;
2031 }
2032
2c2b62d5
LJ		 2033 if (d40c->dma_cfg.dir == DMA_MEM_TO_DEV ||
2034 d40c->dma_cfg.dir == DMA_MEM_TO_MEM)
8d318a50 2035 is_src = false;
2c2b62d5 2036 else if (d40c->dma_cfg.dir == DMA_DEV_TO_MEM)
8d318a50 2037 is_src = true;
26955c07 2038 else {
6db5a8ba 2039 chan_err(d40c, "Unknown direction\n");
8d318a50
LW		 2040 return -EINVAL;
2041 }
2042
7fb3e75e 2043 pm_runtime_get_sync(d40c->base->dev);
1bdae6f4 2044 res = d40_channel_execute_command(d40c, D40_DMA_STOP);
d181b3a8 2045 if (res) {
1bdae6f4 2046 chan_err(d40c, "stop failed\n");
e714b470 2047 goto mark_last_busy;
d181b3a8
JA		 2048 }
2049
1bdae6f4 2050 d40_alloc_mask_free(phy, is_src, chan_is_logical(d40c) ? event : 0);
8d318a50 2051
1bdae6f4 2052 if (chan_is_logical(d40c))
8d318a50 2053 d40c->base->lookup_log_chans[d40c->log_num] = NULL;
1bdae6f4
N		 2054 else
2055 d40c->base->lookup_phy_chans[phy->num] = NULL;
7fb3e75e
N		 2056
2057 if (d40c->busy) {
2058 pm_runtime_mark_last_busy(d40c->base->dev);
2059 pm_runtime_put_autosuspend(d40c->base->dev);
2060 }
2061
2062 d40c->busy = false;
8d318a50 2063 d40c->phy_chan = NULL;
ce2ca125 2064 d40c->configured = false;
e714b470 2065 mark_last_busy:
7fb3e75e
N		 2066 pm_runtime_mark_last_busy(d40c->base->dev);
2067 pm_runtime_put_autosuspend(d40c->base->dev);
2068 return res;
8d318a50
LW		 2069}
2070
a5ebca47
JA		 2071static bool d40_is_paused(struct d40_chan *d40c)
2072{
8ca84687 2073 void __iomem *chanbase = chan_base(d40c);
a5ebca47
JA		 2074 bool is_paused = false;
2075 unsigned long flags;
2076 void __iomem *active_reg;
2077 u32 status;
26955c07 2078 u32 event = D40_TYPE_TO_EVENT(d40c->dma_cfg.dev_type);
a5ebca47
JA		 2079
2080 spin_lock_irqsave(&d40c->lock, flags);
2081
724a8577 2082 if (chan_is_physical(d40c)) {
a5ebca47
JA		 2083 if (d40c->phy_chan->num % 2 == 0)
2084 active_reg = d40c->base->virtbase + D40_DREG_ACTIVE;
2085 else
2086 active_reg = d40c->base->virtbase + D40_DREG_ACTIVO;
2087
2088 status = (readl(active_reg) &
2089 D40_CHAN_POS_MASK(d40c->phy_chan->num)) >>
2090 D40_CHAN_POS(d40c->phy_chan->num);
2091 if (status == D40_DMA_SUSPENDED || status == D40_DMA_STOP)
2092 is_paused = true;
5a5eecb3 2093 goto unlock;
a5ebca47
JA		 2094 }
2095
2c2b62d5
LJ		 2096 if (d40c->dma_cfg.dir == DMA_MEM_TO_DEV ||
2097 d40c->dma_cfg.dir == DMA_MEM_TO_MEM) {
8ca84687 2098 status = readl(chanbase + D40_CHAN_REG_SDLNK);
2c2b62d5 2099 } else if (d40c->dma_cfg.dir == DMA_DEV_TO_MEM) {
8ca84687 2100 status = readl(chanbase + D40_CHAN_REG_SSLNK);
9dbfbd35 2101 } else {
6db5a8ba 2102 chan_err(d40c, "Unknown direction\n");
5a5eecb3 2103 goto unlock;
a5ebca47 2104 }
9dbfbd35 2105
a5ebca47
JA		 2106 status = (status & D40_EVENTLINE_MASK(event)) >>
2107 D40_EVENTLINE_POS(event);
2108
2109 if (status != D40_DMA_RUN)
2110 is_paused = true;
5a5eecb3 2111 unlock:
a5ebca47
JA		 2112 spin_unlock_irqrestore(&d40c->lock, flags);
2113 return is_paused;
2114
2115}
2116
8d318a50
LW		 2117static u32 stedma40_residue(struct dma_chan *chan)
2118{
2119 struct d40_chan *d40c =
2120 container_of(chan, struct d40_chan, chan);
2121 u32 bytes_left;
2122 unsigned long flags;
2123
2124 spin_lock_irqsave(&d40c->lock, flags);
2125 bytes_left = d40_residue(d40c);
2126 spin_unlock_irqrestore(&d40c->lock, flags);
2127
2128 return bytes_left;
2129}
2130
3e3a0763
RV		 2131static int
2132d40_prep_sg_log(struct d40_chan *chan, struct d40_desc *desc,
2133 struct scatterlist *sg_src, struct scatterlist *sg_dst,
822c5676
RV		 2134 unsigned int sg_len, dma_addr_t src_dev_addr,
2135 dma_addr_t dst_dev_addr)
3e3a0763
RV		 2136{
2137 struct stedma40_chan_cfg *cfg = &chan->dma_cfg;
2138 struct stedma40_half_channel_info *src_info = &cfg->src_info;
2139 struct stedma40_half_channel_info *dst_info = &cfg->dst_info;
5ed04b85 2140 int ret;
3e3a0763 2141
5ed04b85
RV		 2142 ret = d40_log_sg_to_lli(sg_src, sg_len,
2143 src_dev_addr,
2144 desc->lli_log.src,
2145 chan->log_def.lcsp1,
2146 src_info->data_width,
2147 dst_info->data_width);
2148
2149 ret = d40_log_sg_to_lli(sg_dst, sg_len,
2150 dst_dev_addr,
2151 desc->lli_log.dst,
2152 chan->log_def.lcsp3,
2153 dst_info->data_width,
2154 src_info->data_width);
2155
2156 return ret < 0 ? ret : 0;
3e3a0763
RV		 2157}
2158
2159static int
2160d40_prep_sg_phy(struct d40_chan *chan, struct d40_desc *desc,
2161 struct scatterlist *sg_src, struct scatterlist *sg_dst,
822c5676
RV		 2162 unsigned int sg_len, dma_addr_t src_dev_addr,
2163 dma_addr_t dst_dev_addr)
3e3a0763 2164{
3e3a0763
RV		 2165 struct stedma40_chan_cfg *cfg = &chan->dma_cfg;
2166 struct stedma40_half_channel_info *src_info = &cfg->src_info;
2167 struct stedma40_half_channel_info *dst_info = &cfg->dst_info;
0c842b55 2168 unsigned long flags = 0;
3e3a0763
RV		 2169 int ret;
2170
0c842b55
RV		 2171 if (desc->cyclic)
2172 flags |= LLI_CYCLIC | LLI_TERM_INT;
2173
3e3a0763
RV		 2174 ret = d40_phy_sg_to_lli(sg_src, sg_len, src_dev_addr,
2175 desc->lli_phy.src,
2176 virt_to_phys(desc->lli_phy.src),
2177 chan->src_def_cfg,
0c842b55 2178 src_info, dst_info, flags);
3e3a0763
RV		 2179
2180 ret = d40_phy_sg_to_lli(sg_dst, sg_len, dst_dev_addr,
2181 desc->lli_phy.dst,
2182 virt_to_phys(desc->lli_phy.dst),
2183 chan->dst_def_cfg,
0c842b55 2184 dst_info, src_info, flags);
3e3a0763
RV		 2185
2186 dma_sync_single_for_device(chan->base->dev, desc->lli_pool.dma_addr,
2187 desc->lli_pool.size, DMA_TO_DEVICE);
2188
2189 return ret < 0 ? ret : 0;
2190}
2191
5f81158f
RV		 2192static struct d40_desc *
2193d40_prep_desc(struct d40_chan *chan, struct scatterlist *sg,
2194 unsigned int sg_len, unsigned long dma_flags)
2195{
86145910 2196 struct stedma40_chan_cfg *cfg;
5f81158f 2197 struct d40_desc *desc;
dbd88788 2198 int ret;
5f81158f
RV		 2199
2200 desc = d40_desc_get(chan);
2201 if (!desc)
2202 return NULL;
2203
86145910 2204 cfg = &chan->dma_cfg;
5f81158f
RV		 2205 desc->lli_len = d40_sg_2_dmalen(sg, sg_len, cfg->src_info.data_width,
2206 cfg->dst_info.data_width);
2207 if (desc->lli_len < 0) {
2208 chan_err(chan, "Unaligned size\n");
254e1254 2209 goto free_desc;
dbd88788 2210 }
5f81158f 2211
dbd88788
RV		 2212 ret = d40_pool_lli_alloc(chan, desc, desc->lli_len);
2213 if (ret < 0) {
2214 chan_err(chan, "Could not allocate lli\n");
254e1254 2215 goto free_desc;
5f81158f
RV		 2216 }
2217
2218 desc->lli_current = 0;
2219 desc->txd.flags = dma_flags;
2220 desc->txd.tx_submit = d40_tx_submit;
2221
2222 dma_async_tx_descriptor_init(&desc->txd, &chan->chan);
2223
2224 return desc;
254e1254 2225 free_desc:
dbd88788
RV		 2226 d40_desc_free(chan, desc);
2227 return NULL;
5f81158f
RV		 2228}
2229
cade1d30
RV		 2230static struct dma_async_tx_descriptor *
2231d40_prep_sg(struct dma_chan *dchan, struct scatterlist *sg_src,
2232 struct scatterlist *sg_dst, unsigned int sg_len,
db8196df 2233 enum dma_transfer_direction direction, unsigned long dma_flags)
cade1d30
RV		 2234{
2235 struct d40_chan *chan = container_of(dchan, struct d40_chan, chan);
444fa147
ME		 2236 dma_addr_t src_dev_addr;
2237 dma_addr_t dst_dev_addr;
cade1d30 2238 struct d40_desc *desc;
2a614340 2239 unsigned long flags;
cade1d30 2240 int ret;
8d318a50 2241
cade1d30
RV		 2242 if (!chan->phy_chan) {
2243 chan_err(chan, "Cannot prepare unallocated channel\n");
2244 return NULL;
0d0f6b8b
JA		 2245 }
2246
cade1d30 2247 spin_lock_irqsave(&chan->lock, flags);
8d318a50 2248
cade1d30
RV		 2249 desc = d40_prep_desc(chan, sg_src, sg_len, dma_flags);
2250 if (desc == NULL)
78c6e1a5 2251 goto unlock;
8d318a50 2252
0c842b55
RV		 2253 if (sg_next(&sg_src[sg_len - 1]) == sg_src)
2254 desc->cyclic = true;
2255
444fa147
ME		 2256 src_dev_addr = 0;
2257 dst_dev_addr = 0;
ef9c89b3
LJ		 2258 if (direction == DMA_DEV_TO_MEM)
2259 src_dev_addr = chan->runtime_addr;
2260 else if (direction == DMA_MEM_TO_DEV)
2261 dst_dev_addr = chan->runtime_addr;
cade1d30
RV		 2262
2263 if (chan_is_logical(chan))
2264 ret = d40_prep_sg_log(chan, desc, sg_src, sg_dst,
822c5676 2265 sg_len, src_dev_addr, dst_dev_addr);
cade1d30
RV		 2266 else
2267 ret = d40_prep_sg_phy(chan, desc, sg_src, sg_dst,
822c5676 2268 sg_len, src_dev_addr, dst_dev_addr);
cade1d30
RV		 2269
2270 if (ret) {
2271 chan_err(chan, "Failed to prepare %s sg job: %d\n",
2272 chan_is_logical(chan) ? "log" : "phy", ret);
78c6e1a5 2273 goto free_desc;
8d318a50
LW		 2274 }
2275
82babbb3
PF		 2276 /*
2277 * add descriptor to the prepare queue in order to be able
2278 * to free them later in terminate_all
2279 */
2280 list_add_tail(&desc->node, &chan->prepare_queue);
2281
cade1d30
RV		 2282 spin_unlock_irqrestore(&chan->lock, flags);
2283
2284 return &desc->txd;
78c6e1a5
ME		 2285 free_desc:
2286 d40_desc_free(chan, desc);
2287 unlock:
cade1d30 2288 spin_unlock_irqrestore(&chan->lock, flags);
8d318a50
LW		 2289 return NULL;
2290}
8d318a50
LW		 2291
2292bool stedma40_filter(struct dma_chan *chan, void *data)
2293{
2294 struct stedma40_chan_cfg *info = data;
2295 struct d40_chan *d40c =
2296 container_of(chan, struct d40_chan, chan);
2297 int err;
2298
2299 if (data) {
2300 err = d40_validate_conf(d40c, info);
2301 if (!err)
2302 d40c->dma_cfg = *info;
2303 } else
2304 err = d40_config_memcpy(d40c);
2305
ce2ca125
RV		 2306 if (!err)
2307 d40c->configured = true;
2308
8d318a50
LW		 2309 return err == 0;
2310}
2311EXPORT_SYMBOL(stedma40_filter);
2312
ac2c0a38
RV		 2313static void __d40_set_prio_rt(struct d40_chan *d40c, int dev_type, bool src)
2314{
2315 bool realtime = d40c->dma_cfg.realtime;
2316 bool highprio = d40c->dma_cfg.high_priority;
3cb645dc 2317 u32 rtreg;
ac2c0a38
RV		 2318 u32 event = D40_TYPE_TO_EVENT(dev_type);
2319 u32 group = D40_TYPE_TO_GROUP(dev_type);
8a3b6e14 2320 u32 bit = BIT(event);
ccc3d697 2321 u32 prioreg;
3cb645dc 2322 struct d40_gen_dmac *dmac = &d40c->base->gen_dmac;
ccc3d697 2323
3cb645dc 2324 rtreg = realtime ? dmac->realtime_en : dmac->realtime_clear;
ccc3d697
RV		 2325 /*
2326 * Due to a hardware bug, in some cases a logical channel triggered by
2327 * a high priority destination event line can generate extra packet
2328 * transactions.
2329 *
2330 * The workaround is to not set the high priority level for the
2331 * destination event lines that trigger logical channels.
2332 */
2333 if (!src && chan_is_logical(d40c))
2334 highprio = false;
2335
3cb645dc 2336 prioreg = highprio ? dmac->high_prio_en : dmac->high_prio_clear;
ac2c0a38
RV		 2337
2338 /* Destination event lines are stored in the upper halfword */
2339 if (!src)
2340 bit <<= 16;
2341
2342 writel(bit, d40c->base->virtbase + prioreg + group * 4);
2343 writel(bit, d40c->base->virtbase + rtreg + group * 4);
2344}
2345
2346static void d40_set_prio_realtime(struct d40_chan *d40c)
2347{
2348 if (d40c->base->rev < 3)
2349 return;
2350
2c2b62d5
LJ		 2351 if ((d40c->dma_cfg.dir == DMA_DEV_TO_MEM) ||
2352 (d40c->dma_cfg.dir == DMA_DEV_TO_DEV))
26955c07 2353 __d40_set_prio_rt(d40c, d40c->dma_cfg.dev_type, true);
ac2c0a38 2354
2c2b62d5
LJ		 2355 if ((d40c->dma_cfg.dir == DMA_MEM_TO_DEV) ||
2356 (d40c->dma_cfg.dir == DMA_DEV_TO_DEV))
26955c07 2357 __d40_set_prio_rt(d40c, d40c->dma_cfg.dev_type, false);
ac2c0a38
RV		 2358}
2359
fa332de5
LJ		 2360#define D40_DT_FLAGS_MODE(flags) ((flags >> 0) & 0x1)
2361#define D40_DT_FLAGS_DIR(flags) ((flags >> 1) & 0x1)
2362#define D40_DT_FLAGS_BIG_ENDIAN(flags) ((flags >> 2) & 0x1)
2363#define D40_DT_FLAGS_FIXED_CHAN(flags) ((flags >> 3) & 0x1)
bddd5a2b 2364#define D40_DT_FLAGS_HIGH_PRIO(flags) ((flags >> 4) & 0x1)
fa332de5
LJ		 2365
2366static struct dma_chan *d40_xlate(struct of_phandle_args *dma_spec,
2367 struct of_dma *ofdma)
2368{
2369 struct stedma40_chan_cfg cfg;
2370 dma_cap_mask_t cap;
2371 u32 flags;
2372
2373 memset(&cfg, 0, sizeof(struct stedma40_chan_cfg));
2374
2375 dma_cap_zero(cap);
2376 dma_cap_set(DMA_SLAVE, cap);
2377
2378 cfg.dev_type = dma_spec->args[0];
2379 flags = dma_spec->args[2];
2380
2381 switch (D40_DT_FLAGS_MODE(flags)) {
2382 case 0: cfg.mode = STEDMA40_MODE_LOGICAL; break;
2383 case 1: cfg.mode = STEDMA40_MODE_PHYSICAL; break;
2384 }
2385
2386 switch (D40_DT_FLAGS_DIR(flags)) {
2387 case 0:
2c2b62d5 2388 cfg.dir = DMA_MEM_TO_DEV;
fa332de5
LJ		 2389 cfg.dst_info.big_endian = D40_DT_FLAGS_BIG_ENDIAN(flags);
2390 break;
2391 case 1:
2c2b62d5 2392 cfg.dir = DMA_DEV_TO_MEM;
fa332de5
LJ		 2393 cfg.src_info.big_endian = D40_DT_FLAGS_BIG_ENDIAN(flags);
2394 break;
2395 }
2396
2397 if (D40_DT_FLAGS_FIXED_CHAN(flags)) {
2398 cfg.phy_channel = dma_spec->args[1];
2399 cfg.use_fixed_channel = true;
2400 }
2401
bddd5a2b
LJ		 2402 if (D40_DT_FLAGS_HIGH_PRIO(flags))
2403 cfg.high_priority = true;
2404
fa332de5
LJ		 2405 return dma_request_channel(cap, stedma40_filter, &cfg);
2406}
2407
8d318a50
LW		 2408/* DMA ENGINE functions */
2409static int d40_alloc_chan_resources(struct dma_chan *chan)
2410{
2411 int err;
2412 unsigned long flags;
2413 struct d40_chan *d40c =
2414 container_of(chan, struct d40_chan, chan);
ef1872ec 2415 bool is_free_phy;
8d318a50
LW		 2416 spin_lock_irqsave(&d40c->lock, flags);
2417
d3ee98cd 2418 dma_cookie_init(chan);
8d318a50 2419
ce2ca125
RV		 2420 /* If no dma configuration is set use default configuration (memcpy) */
2421 if (!d40c->configured) {
8d318a50 2422 err = d40_config_memcpy(d40c);
ff0b12ba 2423 if (err) {
6db5a8ba 2424 chan_err(d40c, "Failed to configure memcpy channel\n");
8452b859 2425 goto mark_last_busy;
ff0b12ba 2426 }
8d318a50
LW		 2427 }
2428
5cd326fd 2429 err = d40_allocate_channel(d40c, &is_free_phy);
8d318a50 2430 if (err) {
6db5a8ba 2431 chan_err(d40c, "Failed to allocate channel\n");
7fb3e75e 2432 d40c->configured = false;
8452b859 2433 goto mark_last_busy;
8d318a50
LW		 2434 }
2435
7fb3e75e 2436 pm_runtime_get_sync(d40c->base->dev);
ef1872ec 2437
ac2c0a38
RV		 2438 d40_set_prio_realtime(d40c);
2439
724a8577 2440 if (chan_is_logical(d40c)) {
2c2b62d5 2441 if (d40c->dma_cfg.dir == DMA_DEV_TO_MEM)
ef1872ec 2442 d40c->lcpa = d40c->base->lcpa_base +
26955c07 2443 d40c->dma_cfg.dev_type * D40_LCPA_CHAN_SIZE;
ef1872ec
LW		 2444 else
2445 d40c->lcpa = d40c->base->lcpa_base +
26955c07 2446 d40c->dma_cfg.dev_type *
f26e03ad 2447 D40_LCPA_CHAN_SIZE + D40_LCPA_CHAN_DST_DELTA;
9778256b
LJ		 2448
2449 /* Unmask the Global Interrupt Mask. */
2450 d40c->src_def_cfg |= BIT(D40_SREG_CFG_LOG_GIM_POS);
2451 d40c->dst_def_cfg |= BIT(D40_SREG_CFG_LOG_GIM_POS);
ef1872ec
LW		 2452 }
2453
5cd326fd
N		 2454 dev_dbg(chan2dev(d40c), "allocated %s channel (phy %d%s)\n",
2455 chan_is_logical(d40c) ? "logical" : "physical",
2456 d40c->phy_chan->num,
2457 d40c->dma_cfg.use_fixed_channel ? ", fixed" : "");
2458
2459
ef1872ec
LW		 2460 /*
2461 * Only write channel configuration to the DMA if the physical
2462 * resource is free. In case of multiple logical channels
2463 * on the same physical resource, only the first write is necessary.
2464 */
b55912c6
JA		 2465 if (is_free_phy)
2466 d40_config_write(d40c);
8452b859 2467 mark_last_busy:
7fb3e75e
N		 2468 pm_runtime_mark_last_busy(d40c->base->dev);
2469 pm_runtime_put_autosuspend(d40c->base->dev);
8d318a50 2470 spin_unlock_irqrestore(&d40c->lock, flags);
ff0b12ba 2471 return err;
8d318a50
LW		 2472}
2473
2474static void d40_free_chan_resources(struct dma_chan *chan)
2475{
2476 struct d40_chan *d40c =
2477 container_of(chan, struct d40_chan, chan);
2478 int err;
2479 unsigned long flags;
2480
0d0f6b8b 2481 if (d40c->phy_chan == NULL) {
6db5a8ba 2482 chan_err(d40c, "Cannot free unallocated channel\n");
0d0f6b8b
JA		 2483 return;
2484 }
2485
8d318a50
LW		 2486 spin_lock_irqsave(&d40c->lock, flags);
2487
2488 err = d40_free_dma(d40c);
2489
2490 if (err)
6db5a8ba 2491 chan_err(d40c, "Failed to free channel\n");
8d318a50
LW		 2492 spin_unlock_irqrestore(&d40c->lock, flags);
2493}
2494
2495static struct dma_async_tx_descriptor *d40_prep_memcpy(struct dma_chan *chan,
2496 dma_addr_t dst,
2497 dma_addr_t src,
2498 size_t size,
2a614340 2499 unsigned long dma_flags)
8d318a50 2500{
95944c6e
RV		 2501 struct scatterlist dst_sg;
2502 struct scatterlist src_sg;
8d318a50 2503
95944c6e
RV		 2504 sg_init_table(&dst_sg, 1);
2505 sg_init_table(&src_sg, 1);
8d318a50 2506
95944c6e
RV		 2507 sg_dma_address(&dst_sg) = dst;
2508 sg_dma_address(&src_sg) = src;
8d318a50 2509
95944c6e
RV		 2510 sg_dma_len(&dst_sg) = size;
2511 sg_dma_len(&src_sg) = size;
8d318a50 2512
de6b641e
SA		 2513 return d40_prep_sg(chan, &src_sg, &dst_sg, 1,
2514 DMA_MEM_TO_MEM, dma_flags);
8d318a50
LW		 2515}
2516
0d688662 2517static struct dma_async_tx_descriptor *
cade1d30
RV		 2518d40_prep_memcpy_sg(struct dma_chan *chan,
2519 struct scatterlist *dst_sg, unsigned int dst_nents,
2520 struct scatterlist *src_sg, unsigned int src_nents,
2521 unsigned long dma_flags)
0d688662
IS		 2522{
2523 if (dst_nents != src_nents)
2524 return NULL;
2525
de6b641e
SA		 2526 return d40_prep_sg(chan, src_sg, dst_sg, src_nents,
2527 DMA_MEM_TO_MEM, dma_flags);
00ac0341
RV		 2528}
2529
f26e03ad
FB		 2530static struct dma_async_tx_descriptor *
2531d40_prep_slave_sg(struct dma_chan *chan, struct scatterlist *sgl,
2532 unsigned int sg_len, enum dma_transfer_direction direction,
2533 unsigned long dma_flags, void *context)
8d318a50 2534{
a725dcc0 2535 if (!is_slave_direction(direction))
00ac0341
RV		 2536 return NULL;
2537
cade1d30 2538 return d40_prep_sg(chan, sgl, sgl, sg_len, direction, dma_flags);
8d318a50
LW		 2539}
2540
0c842b55
RV		 2541static struct dma_async_tx_descriptor *
2542dma40_prep_dma_cyclic(struct dma_chan *chan, dma_addr_t dma_addr,
2543 size_t buf_len, size_t period_len,
31c1e5a1 2544 enum dma_transfer_direction direction, unsigned long flags)
0c842b55
RV		 2545{
2546 unsigned int periods = buf_len / period_len;
2547 struct dma_async_tx_descriptor *txd;
2548 struct scatterlist *sg;
2549 int i;
2550
79ca7ec3 2551 sg = kcalloc(periods + 1, sizeof(struct scatterlist), GFP_NOWAIT);
2ec7e2e7
SK		 2552 if (!sg)
2553 return NULL;
2554
0c842b55
RV		 2555 for (i = 0; i < periods; i++) {
2556 sg_dma_address(&sg[i]) = dma_addr;
2557 sg_dma_len(&sg[i]) = period_len;
2558 dma_addr += period_len;
2559 }
2560
2561 sg[periods].offset = 0;
fdaf9c4b 2562 sg_dma_len(&sg[periods]) = 0;
0c842b55
RV		 2563 sg[periods].page_link =
2564 ((unsigned long)sg | 0x01) & ~0x02;
2565
2566 txd = d40_prep_sg(chan, sg, sg, periods, direction,
2567 DMA_PREP_INTERRUPT);
2568
2569 kfree(sg);
2570
2571 return txd;
2572}
2573
8d318a50
LW		 2574static enum dma_status d40_tx_status(struct dma_chan *chan,
2575 dma_cookie_t cookie,
2576 struct dma_tx_state *txstate)
2577{
2578 struct d40_chan *d40c = container_of(chan, struct d40_chan, chan);
96a2af41 2579 enum dma_status ret;
8d318a50 2580
0d0f6b8b 2581 if (d40c->phy_chan == NULL) {
6db5a8ba 2582 chan_err(d40c, "Cannot read status of unallocated channel\n");
0d0f6b8b
JA		 2583 return -EINVAL;
2584 }
2585
96a2af41 2586 ret = dma_cookie_status(chan, cookie, txstate);
a90e56e5 2587 if (ret != DMA_COMPLETE && txstate)
96a2af41 2588 dma_set_residue(txstate, stedma40_residue(chan));
8d318a50 2589
a5ebca47
JA		 2590 if (d40_is_paused(d40c))
2591 ret = DMA_PAUSED;
8d318a50
LW		 2592
2593 return ret;
2594}
2595
2596static void d40_issue_pending(struct dma_chan *chan)
2597{
2598 struct d40_chan *d40c = container_of(chan, struct d40_chan, chan);
2599 unsigned long flags;
2600
0d0f6b8b 2601 if (d40c->phy_chan == NULL) {
6db5a8ba 2602 chan_err(d40c, "Channel is not allocated!\n");
0d0f6b8b
JA		 2603 return;
2604 }
2605
8d318a50
LW		 2606 spin_lock_irqsave(&d40c->lock, flags);
2607
a8f3067b
PF		 2608 list_splice_tail_init(&d40c->pending_queue, &d40c->queue);
2609
2610 /* Busy means that queued jobs are already being processed */
8d318a50
LW		 2611 if (!d40c->busy)
2612 (void) d40_queue_start(d40c);
2613
2614 spin_unlock_irqrestore(&d40c->lock, flags);
2615}
2616
35e639d1 2617static int d40_terminate_all(struct dma_chan *chan)
1bdae6f4
N		 2618{
2619 unsigned long flags;
2620 struct d40_chan *d40c = container_of(chan, struct d40_chan, chan);
2621 int ret;
2622
6f5bad03
MR		 2623 if (d40c->phy_chan == NULL) {
2624 chan_err(d40c, "Channel is not allocated!\n");
2625 return -EINVAL;
2626 }
2627
1bdae6f4
N		 2628 spin_lock_irqsave(&d40c->lock, flags);
2629
2630 pm_runtime_get_sync(d40c->base->dev);
2631 ret = d40_channel_execute_command(d40c, D40_DMA_STOP);
2632 if (ret)
2633 chan_err(d40c, "Failed to stop channel\n");
2634
2635 d40_term_all(d40c);
2636 pm_runtime_mark_last_busy(d40c->base->dev);
2637 pm_runtime_put_autosuspend(d40c->base->dev);
2638 if (d40c->busy) {
2639 pm_runtime_mark_last_busy(d40c->base->dev);
2640 pm_runtime_put_autosuspend(d40c->base->dev);
2641 }
2642 d40c->busy = false;
2643
2644 spin_unlock_irqrestore(&d40c->lock, flags);
35e639d1 2645 return 0;
1bdae6f4
N		 2646}
2647
98ca5289
RV		 2648static int
2649dma40_config_to_halfchannel(struct d40_chan *d40c,
2650 struct stedma40_half_channel_info *info,
98ca5289
RV		 2651 u32 maxburst)
2652{
98ca5289
RV		 2653 int psize;
2654
98ca5289
RV		 2655 if (chan_is_logical(d40c)) {
2656 if (maxburst >= 16)
2657 psize = STEDMA40_PSIZE_LOG_16;
2658 else if (maxburst >= 8)
2659 psize = STEDMA40_PSIZE_LOG_8;
2660 else if (maxburst >= 4)
2661 psize = STEDMA40_PSIZE_LOG_4;
2662 else
2663 psize = STEDMA40_PSIZE_LOG_1;
2664 } else {
2665 if (maxburst >= 16)
2666 psize = STEDMA40_PSIZE_PHY_16;
2667 else if (maxburst >= 8)
2668 psize = STEDMA40_PSIZE_PHY_8;
2669 else if (maxburst >= 4)
2670 psize = STEDMA40_PSIZE_PHY_4;
2671 else
2672 psize = STEDMA40_PSIZE_PHY_1;
2673 }
2674
98ca5289
RV		 2675 info->psize = psize;
2676 info->flow_ctrl = STEDMA40_NO_FLOW_CTRL;
2677
2678 return 0;
2679}
2680
95e1400f 2681/* Runtime reconfiguration extension */
98ca5289
RV		 2682static int d40_set_runtime_config(struct dma_chan *chan,
2683 struct dma_slave_config *config)
95e1400f
LW		 2684{
2685 struct d40_chan *d40c = container_of(chan, struct d40_chan, chan);
2686 struct stedma40_chan_cfg *cfg = &d40c->dma_cfg;
98ca5289 2687 enum dma_slave_buswidth src_addr_width, dst_addr_width;
95e1400f 2688 dma_addr_t config_addr;
98ca5289
RV		 2689 u32 src_maxburst, dst_maxburst;
2690 int ret;
2691
6f5bad03
MR		 2692 if (d40c->phy_chan == NULL) {
2693 chan_err(d40c, "Channel is not allocated!\n");
2694 return -EINVAL;
2695 }
2696
98ca5289
RV		 2697 src_addr_width = config->src_addr_width;
2698 src_maxburst = config->src_maxburst;
2699 dst_addr_width = config->dst_addr_width;
2700 dst_maxburst = config->dst_maxburst;
95e1400f 2701
db8196df 2702 if (config->direction == DMA_DEV_TO_MEM) {
95e1400f 2703 config_addr = config->src_addr;
ef9c89b3 2704
2c2b62d5 2705 if (cfg->dir != DMA_DEV_TO_MEM)
95e1400f
LW		 2706 dev_dbg(d40c->base->dev,
2707 "channel was not configured for peripheral "
2708 "to memory transfer (%d) overriding\n",
2709 cfg->dir);
2c2b62d5 2710 cfg->dir = DMA_DEV_TO_MEM;
95e1400f 2711
98ca5289
RV		 2712 /* Configure the memory side */
2713 if (dst_addr_width == DMA_SLAVE_BUSWIDTH_UNDEFINED)
2714 dst_addr_width = src_addr_width;
2715 if (dst_maxburst == 0)
2716 dst_maxburst = src_maxburst;
95e1400f 2717
db8196df 2718 } else if (config->direction == DMA_MEM_TO_DEV) {
95e1400f 2719 config_addr = config->dst_addr;
ef9c89b3 2720
2c2b62d5 2721 if (cfg->dir != DMA_MEM_TO_DEV)
95e1400f
LW		 2722 dev_dbg(d40c->base->dev,
2723 "channel was not configured for memory "
2724 "to peripheral transfer (%d) overriding\n",
2725 cfg->dir);
2c2b62d5 2726 cfg->dir = DMA_MEM_TO_DEV;
95e1400f 2727
98ca5289
RV		 2728 /* Configure the memory side */
2729 if (src_addr_width == DMA_SLAVE_BUSWIDTH_UNDEFINED)
2730 src_addr_width = dst_addr_width;
2731 if (src_maxburst == 0)
2732 src_maxburst = dst_maxburst;
95e1400f
LW		 2733 } else {
2734 dev_err(d40c->base->dev,
2735 "unrecognized channel direction %d\n",
2736 config->direction);
98ca5289 2737 return -EINVAL;
95e1400f
LW		 2738 }
2739
ef9c89b3
LJ		 2740 if (config_addr <= 0) {
2741 dev_err(d40c->base->dev, "no address supplied\n");
2742 return -EINVAL;
2743 }
2744
98ca5289 2745 if (src_maxburst * src_addr_width != dst_maxburst * dst_addr_width) {
95e1400f 2746 dev_err(d40c->base->dev,
98ca5289
RV		 2747 "src/dst width/maxburst mismatch: %d*%d != %d*%d\n",
2748 src_maxburst,
2749 src_addr_width,
2750 dst_maxburst,
2751 dst_addr_width);
2752 return -EINVAL;
95e1400f
LW		 2753 }
2754
92bb6cdb
PF		 2755 if (src_maxburst > 16) {
2756 src_maxburst = 16;
2757 dst_maxburst = src_maxburst * src_addr_width / dst_addr_width;
2758 } else if (dst_maxburst > 16) {
2759 dst_maxburst = 16;
2760 src_maxburst = dst_maxburst * dst_addr_width / src_addr_width;
2761 }
2762
43f2e1a3
LJ		 2763 /* Only valid widths are; 1, 2, 4 and 8. */
2764 if (src_addr_width <= DMA_SLAVE_BUSWIDTH_UNDEFINED ||
2765 src_addr_width > DMA_SLAVE_BUSWIDTH_8_BYTES ||
2766 dst_addr_width <= DMA_SLAVE_BUSWIDTH_UNDEFINED ||
2767 dst_addr_width > DMA_SLAVE_BUSWIDTH_8_BYTES ||
c95905a6
GL		 2768 !is_power_of_2(src_addr_width) ||
2769 !is_power_of_2(dst_addr_width))
43f2e1a3
LJ		 2770 return -EINVAL;
2771
2772 cfg->src_info.data_width = src_addr_width;
2773 cfg->dst_info.data_width = dst_addr_width;
2774
98ca5289 2775 ret = dma40_config_to_halfchannel(d40c, &cfg->src_info,
98ca5289
RV		 2776 src_maxburst);
2777 if (ret)
2778 return ret;
95e1400f 2779
98ca5289 2780 ret = dma40_config_to_halfchannel(d40c, &cfg->dst_info,
98ca5289
RV		 2781 dst_maxburst);
2782 if (ret)
2783 return ret;
95e1400f 2784
a59670a4 2785 /* Fill in register values */
724a8577 2786 if (chan_is_logical(d40c))
a59670a4
PF		 2787 d40_log_cfg(cfg, &d40c->log_def.lcsp1, &d40c->log_def.lcsp3);
2788 else
57e65ad7 2789 d40_phy_cfg(cfg, &d40c->src_def_cfg, &d40c->dst_def_cfg);
a59670a4 2790
95e1400f
LW		 2791 /* These settings will take precedence later */
2792 d40c->runtime_addr = config_addr;
2793 d40c->runtime_direction = config->direction;
2794 dev_dbg(d40c->base->dev,
98ca5289
RV		 2795 "configured channel %s for %s, data width %d/%d, "
2796 "maxburst %d/%d elements, LE, no flow control\n",
95e1400f 2797 dma_chan_name(chan),
db8196df 2798 (config->direction == DMA_DEV_TO_MEM) ? "RX" : "TX",
98ca5289
RV		 2799 src_addr_width, dst_addr_width,
2800 src_maxburst, dst_maxburst);
2801
2802 return 0;
95e1400f
LW		 2803}
2804
8d318a50
LW		 2805/* Initialization functions */
2806
2807static void __init d40_chan_init(struct d40_base *base, struct dma_device *dma,
2808 struct d40_chan *chans, int offset,
2809 int num_chans)
2810{
2811 int i = 0;
2812 struct d40_chan *d40c;
2813
2814 INIT_LIST_HEAD(&dma->channels);
2815
2816 for (i = offset; i < offset + num_chans; i++) {
2817 d40c = &chans[i];
2818 d40c->base = base;
2819 d40c->chan.device = dma;
2820
8d318a50
LW		 2821 spin_lock_init(&d40c->lock);
2822
2823 d40c->log_num = D40_PHY_CHAN;
2824
4226dd86 2825 INIT_LIST_HEAD(&d40c->done);
8d318a50
LW		 2826 INIT_LIST_HEAD(&d40c->active);
2827 INIT_LIST_HEAD(&d40c->queue);
a8f3067b 2828 INIT_LIST_HEAD(&d40c->pending_queue);
8d318a50 2829 INIT_LIST_HEAD(&d40c->client);
82babbb3 2830 INIT_LIST_HEAD(&d40c->prepare_queue);
8d318a50 2831
8d318a50
LW		 2832 tasklet_init(&d40c->tasklet, dma_tasklet,
2833 (unsigned long) d40c);
2834
2835 list_add_tail(&d40c->chan.device_node,
2836 &dma->channels);
2837 }
2838}
2839
7ad74a7c
RV		 2840static void d40_ops_init(struct d40_base *base, struct dma_device *dev)
2841{
2842 if (dma_has_cap(DMA_SLAVE, dev->cap_mask))
2843 dev->device_prep_slave_sg = d40_prep_slave_sg;
2844
2845 if (dma_has_cap(DMA_MEMCPY, dev->cap_mask)) {
2846 dev->device_prep_dma_memcpy = d40_prep_memcpy;
2847
2848 /*
2849 * This controller can only access address at even
2850 * 32bit boundaries, i.e. 2^2
2851 */
77a68e56 2852 dev->copy_align = DMAENGINE_ALIGN_4_BYTES;
7ad74a7c
RV		 2853 }
2854
2855 if (dma_has_cap(DMA_SG, dev->cap_mask))
2856 dev->device_prep_dma_sg = d40_prep_memcpy_sg;
2857
0c842b55
RV		 2858 if (dma_has_cap(DMA_CYCLIC, dev->cap_mask))
2859 dev->device_prep_dma_cyclic = dma40_prep_dma_cyclic;
2860
7ad74a7c
RV		 2861 dev->device_alloc_chan_resources = d40_alloc_chan_resources;
2862 dev->device_free_chan_resources = d40_free_chan_resources;
2863 dev->device_issue_pending = d40_issue_pending;
2864 dev->device_tx_status = d40_tx_status;
6f5bad03
MR		 2865 dev->device_config = d40_set_runtime_config;
2866 dev->device_pause = d40_pause;
2867 dev->device_resume = d40_resume;
2868 dev->device_terminate_all = d40_terminate_all;
7ad74a7c
RV		 2869 dev->dev = base->dev;
2870}
2871
8d318a50
LW		 2872static int __init d40_dmaengine_init(struct d40_base *base,
2873 int num_reserved_chans)
2874{
2875 int err ;
2876
2877 d40_chan_init(base, &base->dma_slave, base->log_chans,
2878 0, base->num_log_chans);
2879
2880 dma_cap_zero(base->dma_slave.cap_mask);
2881 dma_cap_set(DMA_SLAVE, base->dma_slave.cap_mask);
0c842b55 2882 dma_cap_set(DMA_CYCLIC, base->dma_slave.cap_mask);
8d318a50 2883
7ad74a7c 2884 d40_ops_init(base, &base->dma_slave);
8d318a50
LW		 2885
2886 err = dma_async_device_register(&base->dma_slave);
2887
2888 if (err) {
6db5a8ba 2889 d40_err(base->dev, "Failed to register slave channels\n");
c9909935 2890 goto exit;
8d318a50
LW		 2891 }
2892
2893 d40_chan_init(base, &base->dma_memcpy, base->log_chans,
a7dacb68 2894 base->num_log_chans, base->num_memcpy_chans);
8d318a50
LW		 2895
2896 dma_cap_zero(base->dma_memcpy.cap_mask);
2897 dma_cap_set(DMA_MEMCPY, base->dma_memcpy.cap_mask);
7ad74a7c
RV		 2898 dma_cap_set(DMA_SG, base->dma_memcpy.cap_mask);
2899
2900 d40_ops_init(base, &base->dma_memcpy);
8d318a50
LW		 2901
2902 err = dma_async_device_register(&base->dma_memcpy);
2903
2904 if (err) {
6db5a8ba 2905 d40_err(base->dev,
52984aab 2906 "Failed to register memcpy only channels\n");
c9909935 2907 goto unregister_slave;
8d318a50
LW		 2908 }
2909
2910 d40_chan_init(base, &base->dma_both, base->phy_chans,
2911 0, num_reserved_chans);
2912
2913 dma_cap_zero(base->dma_both.cap_mask);
2914 dma_cap_set(DMA_SLAVE, base->dma_both.cap_mask);
2915 dma_cap_set(DMA_MEMCPY, base->dma_both.cap_mask);
7ad74a7c 2916 dma_cap_set(DMA_SG, base->dma_both.cap_mask);
0c842b55 2917 dma_cap_set(DMA_CYCLIC, base->dma_slave.cap_mask);
7ad74a7c
RV		 2918
2919 d40_ops_init(base, &base->dma_both);
8d318a50
LW		 2920 err = dma_async_device_register(&base->dma_both);
2921
2922 if (err) {
6db5a8ba
RV		 2923 d40_err(base->dev,
2924 "Failed to register logical and physical capable channels\n");
c9909935 2925 goto unregister_memcpy;
8d318a50
LW		 2926 }
2927 return 0;
c9909935 2928 unregister_memcpy:
8d318a50 2929 dma_async_device_unregister(&base->dma_memcpy);
c9909935 2930 unregister_slave:
8d318a50 2931 dma_async_device_unregister(&base->dma_slave);
c9909935 2932 exit:
8d318a50
LW		 2933 return err;
2934}
2935
7fb3e75e 2936/* Suspend resume functionality */
123e4ca1
UH		 2937#ifdef CONFIG_PM_SLEEP
2938static int dma40_suspend(struct device *dev)
7fb3e75e 2939{
28c7a19d
N		 2940 struct platform_device *pdev = to_platform_device(dev);
2941 struct d40_base *base = platform_get_drvdata(pdev);
c906a3ec
UH		 2942 int ret;
2943
2944 ret = pm_runtime_force_suspend(dev);
2945 if (ret)
2946 return ret;
7fb3e75e 2947
28c7a19d
N		 2948 if (base->lcpa_regulator)
2949 ret = regulator_disable(base->lcpa_regulator);
2950 return ret;
7fb3e75e
N		 2951}
2952
123e4ca1
UH		 2953static int dma40_resume(struct device *dev)
2954{
2955 struct platform_device *pdev = to_platform_device(dev);
2956 struct d40_base *base = platform_get_drvdata(pdev);
2957 int ret = 0;
2958
c906a3ec 2959 if (base->lcpa_regulator) {
123e4ca1 2960 ret = regulator_enable(base->lcpa_regulator);
c906a3ec
UH		 2961 if (ret)
2962 return ret;
2963 }
123e4ca1 2964
c906a3ec 2965 return pm_runtime_force_resume(dev);
123e4ca1
UH		 2966}
2967#endif
2968
2969#ifdef CONFIG_PM
2970static void dma40_backup(void __iomem *baseaddr, u32 *backup,
2971 u32 *regaddr, int num, bool save)
2972{
2973 int i;
2974
2975 for (i = 0; i < num; i++) {
2976 void __iomem *addr = baseaddr + regaddr[i];
2977
2978 if (save)
2979 backup[i] = readl_relaxed(addr);
2980 else
2981 writel_relaxed(backup[i], addr);
2982 }
2983}
2984
2985static void d40_save_restore_registers(struct d40_base *base, bool save)
2986{
2987 int i;
2988
2989 /* Save/Restore channel specific registers */
2990 for (i = 0; i < base->num_phy_chans; i++) {
2991 void __iomem *addr;
2992 int idx;
2993
2994 if (base->phy_res[i].reserved)
2995 continue;
2996
2997 addr = base->virtbase + D40_DREG_PCBASE + i * D40_DREG_PCDELTA;
2998 idx = i * ARRAY_SIZE(d40_backup_regs_chan);
2999
3000 dma40_backup(addr, &base->reg_val_backup_chan[idx],
3001 d40_backup_regs_chan,
3002 ARRAY_SIZE(d40_backup_regs_chan),
3003 save);
3004 }
3005
3006 /* Save/Restore global registers */
3007 dma40_backup(base->virtbase, base->reg_val_backup,
3008 d40_backup_regs, ARRAY_SIZE(d40_backup_regs),
3009 save);
3010
3011 /* Save/Restore registers only existing on dma40 v3 and later */
3012 if (base->gen_dmac.backup)
3013 dma40_backup(base->virtbase, base->reg_val_backup_v4,
3014 base->gen_dmac.backup,
3015 base->gen_dmac.backup_size,
3016 save);
3017}
3018
7fb3e75e
N		 3019static int dma40_runtime_suspend(struct device *dev)
3020{
3021 struct platform_device *pdev = to_platform_device(dev);
3022 struct d40_base *base = platform_get_drvdata(pdev);
3023
3024 d40_save_restore_registers(base, true);
3025
3026 /* Don't disable/enable clocks for v1 due to HW bugs */
3027 if (base->rev != 1)
3028 writel_relaxed(base->gcc_pwr_off_mask,
3029 base->virtbase + D40_DREG_GCC);
3030
3031 return 0;
3032}
3033
3034static int dma40_runtime_resume(struct device *dev)
3035{
3036 struct platform_device *pdev = to_platform_device(dev);
3037 struct d40_base *base = platform_get_drvdata(pdev);
3038
2dafca17 3039 d40_save_restore_registers(base, false);
7fb3e75e
N		 3040
3041 writel_relaxed(D40_DREG_GCC_ENABLE_ALL,
3042 base->virtbase + D40_DREG_GCC);
3043 return 0;
3044}
123e4ca1 3045#endif
7fb3e75e
N		 3046
3047static const struct dev_pm_ops dma40_pm_ops = {
673d3773 3048 SET_LATE_SYSTEM_SLEEP_PM_OPS(dma40_suspend, dma40_resume)
6ed23b80 3049 SET_RUNTIME_PM_OPS(dma40_runtime_suspend,
123e4ca1
UH		 3050 dma40_runtime_resume,
3051 NULL)
7fb3e75e 3052};
7fb3e75e 3053
8d318a50
LW		 3054/* Initialization functions. */
3055
3056static int __init d40_phy_res_init(struct d40_base *base)
3057{
3058 int i;
3059 int num_phy_chans_avail = 0;
3060 u32 val[2];
3061 int odd_even_bit = -2;
7fb3e75e 3062 int gcc = D40_DREG_GCC_ENA;
8d318a50
LW		 3063
3064 val[0] = readl(base->virtbase + D40_DREG_PRSME);
3065 val[1] = readl(base->virtbase + D40_DREG_PRSMO);
3066
3067 for (i = 0; i < base->num_phy_chans; i++) {
3068 base->phy_res[i].num = i;
3069 odd_even_bit += 2 * ((i % 2) == 0);
3070 if (((val[i % 2] >> odd_even_bit) & 3) == 1) {
3071 /* Mark security only channels as occupied */
3072 base->phy_res[i].allocated_src = D40_ALLOC_PHY;
3073 base->phy_res[i].allocated_dst = D40_ALLOC_PHY;
7fb3e75e
N		 3074 base->phy_res[i].reserved = true;
3075 gcc |= D40_DREG_GCC_EVTGRP_ENA(D40_PHYS_TO_GROUP(i),
3076 D40_DREG_GCC_SRC);
3077 gcc |= D40_DREG_GCC_EVTGRP_ENA(D40_PHYS_TO_GROUP(i),
3078 D40_DREG_GCC_DST);
3079
3080
8d318a50
LW		 3081 } else {
3082 base->phy_res[i].allocated_src = D40_ALLOC_FREE;
3083 base->phy_res[i].allocated_dst = D40_ALLOC_FREE;
7fb3e75e 3084 base->phy_res[i].reserved = false;
8d318a50
LW		 3085 num_phy_chans_avail++;
3086 }
3087 spin_lock_init(&base->phy_res[i].lock);
3088 }
6b7acd84
JA		 3089
3090 /* Mark disabled channels as occupied */
3091 for (i = 0; base->plat_data->disabled_channels[i] != -1; i++) {
f57b407c
RV		 3092 int chan = base->plat_data->disabled_channels[i];
3093
3094 base->phy_res[chan].allocated_src = D40_ALLOC_PHY;
3095 base->phy_res[chan].allocated_dst = D40_ALLOC_PHY;
7fb3e75e
N		 3096 base->phy_res[chan].reserved = true;
3097 gcc |= D40_DREG_GCC_EVTGRP_ENA(D40_PHYS_TO_GROUP(chan),
3098 D40_DREG_GCC_SRC);
3099 gcc |= D40_DREG_GCC_EVTGRP_ENA(D40_PHYS_TO_GROUP(chan),
3100 D40_DREG_GCC_DST);
f57b407c 3101 num_phy_chans_avail--;
6b7acd84
JA		 3102 }
3103
7407048b
FB		 3104 /* Mark soft_lli channels */
3105 for (i = 0; i < base->plat_data->num_of_soft_lli_chans; i++) {
3106 int chan = base->plat_data->soft_lli_chans[i];
3107
3108 base->phy_res[chan].use_soft_lli = true;
3109 }
3110
8d318a50
LW		 3111 dev_info(base->dev, "%d of %d physical DMA channels available\n",
3112 num_phy_chans_avail, base->num_phy_chans);
3113
3114 /* Verify settings extended vs standard */
3115 val[0] = readl(base->virtbase + D40_DREG_PRTYP);
3116
3117 for (i = 0; i < base->num_phy_chans; i++) {
3118
3119 if (base->phy_res[i].allocated_src == D40_ALLOC_FREE &&
3120 (val[0] & 0x3) != 1)
3121 dev_info(base->dev,
3122 "[%s] INFO: channel %d is misconfigured (%d)\n",
3123 __func__, i, val[0] & 0x3);
3124
3125 val[0] = val[0] >> 2;
3126 }
3127
7fb3e75e
N		 3128 /*
3129 * To keep things simple, Enable all clocks initially.
3130 * The clocks will get managed later post channel allocation.
3131 * The clocks for the event lines on which reserved channels exists
3132 * are not managed here.
3133 */
3134 writel(D40_DREG_GCC_ENABLE_ALL, base->virtbase + D40_DREG_GCC);
3135 base->gcc_pwr_off_mask = gcc;
3136
8d318a50
LW		 3137 return num_phy_chans_avail;
3138}
3139
3140static struct d40_base * __init d40_hw_detect_init(struct platform_device *pdev)
3141{
d4adcc01 3142 struct stedma40_platform_data *plat_data = dev_get_platdata(&pdev->dev);
11f7a8d1
ME		 3143 struct clk *clk;
3144 void __iomem *virtbase;
3145 struct resource *res;
3146 struct d40_base *base;
3147 int num_log_chans;
8d318a50 3148 int num_phy_chans;
a7dacb68 3149 int num_memcpy_chans;
b707c658 3150 int clk_ret = -EINVAL;
8d318a50 3151 int i;
f4b89764
LW		 3152 u32 pid;
3153 u32 cid;
3154 u8 rev;
8d318a50
LW		 3155
3156 clk = clk_get(&pdev->dev, NULL);
8d318a50 3157 if (IS_ERR(clk)) {
6db5a8ba 3158 d40_err(&pdev->dev, "No matching clock found\n");
f4534adb 3159 goto check_prepare_enabled;
8d318a50
LW		 3160 }
3161
b707c658
UH		 3162 clk_ret = clk_prepare_enable(clk);
3163 if (clk_ret) {
3164 d40_err(&pdev->dev, "Failed to prepare/enable clock\n");
f4534adb 3165 goto disable_unprepare;
b707c658 3166 }
8d318a50
LW		 3167
3168 /* Get IO for DMAC base address */
3169 res = platform_get_resource_byname(pdev, IORESOURCE_MEM, "base");
3170 if (!res)
f4534adb 3171 goto disable_unprepare;
8d318a50
LW		 3172
3173 if (request_mem_region(res->start, resource_size(res),
3174 D40_NAME " I/O base") == NULL)
f4534adb 3175 goto release_region;
8d318a50
LW		 3176
3177 virtbase = ioremap(res->start, resource_size(res));
3178 if (!virtbase)
f4534adb 3179 goto release_region;
8d318a50 3180
f4b89764
LW		 3181 /* This is just a regular AMBA PrimeCell ID actually */
3182 for (pid = 0, i = 0; i < 4; i++)
3183 pid |= (readl(virtbase + resource_size(res) - 0x20 + 4 * i)
3184 & 255) << (i * 8);
3185 for (cid = 0, i = 0; i < 4; i++)
3186 cid |= (readl(virtbase + resource_size(res) - 0x10 + 4 * i)
3187 & 255) << (i * 8);
8d318a50 3188
f4b89764
LW		 3189 if (cid != AMBA_CID) {
3190 d40_err(&pdev->dev, "Unknown hardware! No PrimeCell ID\n");
f4534adb 3191 goto unmap_io;
f4b89764
LW		 3192 }
3193 if (AMBA_MANF_BITS(pid) != AMBA_VENDOR_ST) {
6db5a8ba 3194 d40_err(&pdev->dev, "Unknown designer! Got %x wanted %x\n",
f4b89764
LW		 3195 AMBA_MANF_BITS(pid),
3196 AMBA_VENDOR_ST);
f4534adb 3197 goto unmap_io;
8d318a50 3198 }
f4b89764
LW		 3199 /*
3200 * HW revision:
3201 * DB8500ed has revision 0
3202 * ? has revision 1
3203 * DB8500v1 has revision 2
3204 * DB8500v2 has revision 3
47db92f4
GB		 3205 * AP9540v1 has revision 4
3206 * DB8540v1 has revision 4
f4b89764
LW		 3207 */
3208 rev = AMBA_REV_BITS(pid);
8b2fe9b6
LJ		 3209 if (rev < 2) {
3210 d40_err(&pdev->dev, "hardware revision: %d is not supported", rev);
f4534adb 3211 goto unmap_io;
8b2fe9b6 3212 }
3ae0267f 3213
8d318a50 3214 /* The number of physical channels on this HW */
47db92f4
GB		 3215 if (plat_data->num_of_phy_chans)
3216 num_phy_chans = plat_data->num_of_phy_chans;
3217 else
3218 num_phy_chans = 4 * (readl(virtbase + D40_DREG_ICFG) & 0x7) + 4;
8d318a50 3219
a7dacb68
LJ		 3220 /* The number of channels used for memcpy */
3221 if (plat_data->num_of_memcpy_chans)
3222 num_memcpy_chans = plat_data->num_of_memcpy_chans;
3223 else
3224 num_memcpy_chans = ARRAY_SIZE(dma40_memcpy_channels);
3225
db72da92
LJ		 3226 num_log_chans = num_phy_chans * D40_MAX_LOG_CHAN_PER_PHY;
3227
b2abb249 3228 dev_info(&pdev->dev,
3a919d5b
FE		 3229 "hardware rev: %d @ %pa with %d physical and %d logical channels\n",
3230 rev, &res->start, num_phy_chans, num_log_chans);
8d318a50 3231
8d318a50 3232 base = kzalloc(ALIGN(sizeof(struct d40_base), 4) +
a7dacb68 3233 (num_phy_chans + num_log_chans + num_memcpy_chans) *
8d318a50
LW		 3234 sizeof(struct d40_chan), GFP_KERNEL);
3235
aef94fea 3236 if (base == NULL)
f4534adb 3237 goto unmap_io;
8d318a50 3238
3ae0267f 3239 base->rev = rev;
8d318a50 3240 base->clk = clk;
a7dacb68 3241 base->num_memcpy_chans = num_memcpy_chans;
8d318a50
LW		 3242 base->num_phy_chans = num_phy_chans;
3243 base->num_log_chans = num_log_chans;
3244 base->phy_start = res->start;
3245 base->phy_size = resource_size(res);
3246 base->virtbase = virtbase;
3247 base->plat_data = plat_data;
3248 base->dev = &pdev->dev;
3249 base->phy_chans = ((void *)base) + ALIGN(sizeof(struct d40_base), 4);
3250 base->log_chans = &base->phy_chans[num_phy_chans];
3251
3cb645dc
TL		 3252 if (base->plat_data->num_of_phy_chans == 14) {
3253 base->gen_dmac.backup = d40_backup_regs_v4b;
3254 base->gen_dmac.backup_size = BACKUP_REGS_SZ_V4B;
3255 base->gen_dmac.interrupt_en = D40_DREG_CPCMIS;
3256 base->gen_dmac.interrupt_clear = D40_DREG_CPCICR;
3257 base->gen_dmac.realtime_en = D40_DREG_CRSEG1;
3258 base->gen_dmac.realtime_clear = D40_DREG_CRCEG1;
3259 base->gen_dmac.high_prio_en = D40_DREG_CPSEG1;
3260 base->gen_dmac.high_prio_clear = D40_DREG_CPCEG1;
3261 base->gen_dmac.il = il_v4b;
3262 base->gen_dmac.il_size = ARRAY_SIZE(il_v4b);
3263 base->gen_dmac.init_reg = dma_init_reg_v4b;
3264 base->gen_dmac.init_reg_size = ARRAY_SIZE(dma_init_reg_v4b);
3265 } else {
3266 if (base->rev >= 3) {
3267 base->gen_dmac.backup = d40_backup_regs_v4a;
3268 base->gen_dmac.backup_size = BACKUP_REGS_SZ_V4A;
3269 }
3270 base->gen_dmac.interrupt_en = D40_DREG_PCMIS;
3271 base->gen_dmac.interrupt_clear = D40_DREG_PCICR;
3272 base->gen_dmac.realtime_en = D40_DREG_RSEG1;
3273 base->gen_dmac.realtime_clear = D40_DREG_RCEG1;
3274 base->gen_dmac.high_prio_en = D40_DREG_PSEG1;
3275 base->gen_dmac.high_prio_clear = D40_DREG_PCEG1;
3276 base->gen_dmac.il = il_v4a;
3277 base->gen_dmac.il_size = ARRAY_SIZE(il_v4a);
3278 base->gen_dmac.init_reg = dma_init_reg_v4a;
3279 base->gen_dmac.init_reg_size = ARRAY_SIZE(dma_init_reg_v4a);
3280 }
3281
e349d4b7
ME		 3282 base->phy_res = kcalloc(num_phy_chans,
3283 sizeof(*base->phy_res),
8d318a50
LW		 3284 GFP_KERNEL);
3285 if (!base->phy_res)
f4534adb 3286 goto free_base;
8d318a50 3287
e349d4b7
ME		 3288 base->lookup_phy_chans = kcalloc(num_phy_chans,
3289 sizeof(*base->lookup_phy_chans),
8d318a50
LW		 3290 GFP_KERNEL);
3291 if (!base->lookup_phy_chans)
f4534adb 3292 goto free_phy_res;
8d318a50 3293
e349d4b7
ME		 3294 base->lookup_log_chans = kcalloc(num_log_chans,
3295 sizeof(*base->lookup_log_chans),
8a59fed3
LJ		 3296 GFP_KERNEL);
3297 if (!base->lookup_log_chans)
f4534adb 3298 goto free_phy_chans;
698e4732 3299
28c01058
ME		 3300 base->reg_val_backup_chan = kmalloc_array(base->num_phy_chans,
3301 sizeof(d40_backup_regs_chan),
3302 GFP_KERNEL);
7fb3e75e 3303 if (!base->reg_val_backup_chan)
f4534adb 3304 goto free_log_chans;
7fb3e75e 3305
e349d4b7
ME		 3306 base->lcla_pool.alloc_map = kcalloc(num_phy_chans
3307 * D40_LCLA_LINK_PER_EVENT_GRP,
3308 sizeof(*base->lcla_pool.alloc_map),
3309 GFP_KERNEL);
8d318a50 3310 if (!base->lcla_pool.alloc_map)
f4534adb 3311 goto free_backup_chan;
8d318a50 3312
c675b1b4
JA		 3313 base->desc_slab = kmem_cache_create(D40_NAME, sizeof(struct d40_desc),
3314 0, SLAB_HWCACHE_ALIGN,
3315 NULL);
3316 if (base->desc_slab == NULL)
f4534adb 3317 goto free_map;
c675b1b4 3318
8d318a50 3319 return base;
f4534adb
ME		 3320 free_map:
3321 kfree(base->lcla_pool.alloc_map);
3322 free_backup_chan:
3323 kfree(base->reg_val_backup_chan);
3324 free_log_chans:
3325 kfree(base->lookup_log_chans);
3326 free_phy_chans:
3327 kfree(base->lookup_phy_chans);
3328 free_phy_res:
3329 kfree(base->phy_res);
3330 free_base:
3331 kfree(base);
3332 unmap_io:
3333 iounmap(virtbase);
3334 release_region:
3335 release_mem_region(res->start, resource_size(res));
3336 check_prepare_enabled:
b707c658 3337 if (!clk_ret)
f4534adb 3338 disable_unprepare:
b707c658
UH		 3339 clk_disable_unprepare(clk);
3340 if (!IS_ERR(clk))
8d318a50 3341 clk_put(clk);
8d318a50
LW		 3342 return NULL;
3343}
3344
3345static void __init d40_hw_init(struct d40_base *base)
3346{
3347
8d318a50
LW		 3348 int i;
3349 u32 prmseo[2] = {0, 0};
3350 u32 activeo[2] = {0xFFFFFFFF, 0xFFFFFFFF};
3351 u32 pcmis = 0;
3352 u32 pcicr = 0;
3cb645dc
TL		 3353 struct d40_reg_val *dma_init_reg = base->gen_dmac.init_reg;
3354 u32 reg_size = base->gen_dmac.init_reg_size;
8d318a50 3355
3cb645dc 3356 for (i = 0; i < reg_size; i++)
8d318a50
LW		 3357 writel(dma_init_reg[i].val,
3358 base->virtbase + dma_init_reg[i].reg);
3359
3360 /* Configure all our dma channels to default settings */
3361 for (i = 0; i < base->num_phy_chans; i++) {
3362
3363 activeo[i % 2] = activeo[i % 2] << 2;
3364
3365 if (base->phy_res[base->num_phy_chans - i - 1].allocated_src
3366 == D40_ALLOC_PHY) {
3367 activeo[i % 2] |= 3;
3368 continue;
3369 }
3370
3371 /* Enable interrupt # */
3372 pcmis = (pcmis << 1) | 1;
3373
3374 /* Clear interrupt # */
3375 pcicr = (pcicr << 1) | 1;
3376
3377 /* Set channel to physical mode */
3378 prmseo[i % 2] = prmseo[i % 2] << 2;
3379 prmseo[i % 2] |= 1;
3380
3381 }
3382
3383 writel(prmseo[1], base->virtbase + D40_DREG_PRMSE);
3384 writel(prmseo[0], base->virtbase + D40_DREG_PRMSO);
3385 writel(activeo[1], base->virtbase + D40_DREG_ACTIVE);
3386 writel(activeo[0], base->virtbase + D40_DREG_ACTIVO);
3387
3388 /* Write which interrupt to enable */
3cb645dc 3389 writel(pcmis, base->virtbase + base->gen_dmac.interrupt_en);
8d318a50
LW		 3390
3391 /* Write which interrupt to clear */
3cb645dc 3392 writel(pcicr, base->virtbase + base->gen_dmac.interrupt_clear);
8d318a50 3393
3cb645dc
TL		 3394 /* These are __initdata and cannot be accessed after init */
3395 base->gen_dmac.init_reg = NULL;
3396 base->gen_dmac.init_reg_size = 0;
8d318a50
LW		 3397}
3398
508849ad
LW		 3399static int __init d40_lcla_allocate(struct d40_base *base)
3400{
026cbc42 3401 struct d40_lcla_pool *pool = &base->lcla_pool;
508849ad
LW		 3402 unsigned long *page_list;
3403 int i, j;
abac5bac 3404 int ret;
508849ad
LW		 3405
3406 /*
3407 * This is somewhat ugly. We need 8192 bytes that are 18 bit aligned,
3408 * To full fill this hardware requirement without wasting 256 kb
3409 * we allocate pages until we get an aligned one.
3410 */
cf80ecf7
ME		 3411 page_list = kmalloc_array(MAX_LCLA_ALLOC_ATTEMPTS,
3412 sizeof(*page_list),
3413 GFP_KERNEL);
2c7f2f20
ME		 3414 if (!page_list)
3415 return -ENOMEM;
508849ad
LW		 3416
3417 /* Calculating how many pages that are required */
3418 base->lcla_pool.pages = SZ_1K * base->num_phy_chans / PAGE_SIZE;
3419
3420 for (i = 0; i < MAX_LCLA_ALLOC_ATTEMPTS; i++) {
3421 page_list[i] = __get_free_pages(GFP_KERNEL,
3422 base->lcla_pool.pages);
3423 if (!page_list[i]) {
3424
6db5a8ba
RV		 3425 d40_err(base->dev, "Failed to allocate %d pages.\n",
3426 base->lcla_pool.pages);
39375334 3427 ret = -ENOMEM;
508849ad
LW		 3428
3429 for (j = 0; j < i; j++)
3430 free_pages(page_list[j], base->lcla_pool.pages);
aae32ec6 3431 goto free_page_list;
508849ad
LW		 3432 }
3433
3434 if ((virt_to_phys((void *)page_list[i]) &
3435 (LCLA_ALIGNMENT - 1)) == 0)
3436 break;
3437 }
3438
3439 for (j = 0; j < i; j++)
3440 free_pages(page_list[j], base->lcla_pool.pages);
3441
3442 if (i < MAX_LCLA_ALLOC_ATTEMPTS) {
3443 base->lcla_pool.base = (void *)page_list[i];
3444 } else {
767a9675
JA		 3445 /*
3446 * After many attempts and no succees with finding the correct
3447 * alignment, try with allocating a big buffer.
3448 */
508849ad
LW		 3449 dev_warn(base->dev,
3450 "[%s] Failed to get %d pages @ 18 bit align.\n",
3451 __func__, base->lcla_pool.pages);
3452 base->lcla_pool.base_unaligned = kmalloc(SZ_1K *
3453 base->num_phy_chans +
3454 LCLA_ALIGNMENT,
3455 GFP_KERNEL);
3456 if (!base->lcla_pool.base_unaligned) {
3457 ret = -ENOMEM;
aae32ec6 3458 goto free_page_list;
508849ad
LW		 3459 }
3460
3461 base->lcla_pool.base = PTR_ALIGN(base->lcla_pool.base_unaligned,
3462 LCLA_ALIGNMENT);
3463 }
3464
026cbc42
RV		 3465 pool->dma_addr = dma_map_single(base->dev, pool->base,
3466 SZ_1K * base->num_phy_chans,
3467 DMA_TO_DEVICE);
3468 if (dma_mapping_error(base->dev, pool->dma_addr)) {
3469 pool->dma_addr = 0;
3470 ret = -ENOMEM;
aae32ec6 3471 goto free_page_list;
026cbc42
RV		 3472 }
3473
508849ad
LW		 3474 writel(virt_to_phys(base->lcla_pool.base),
3475 base->virtbase + D40_DREG_LCLA);
abac5bac 3476 ret = 0;
aae32ec6 3477 free_page_list:
508849ad
LW		 3478 kfree(page_list);
3479 return ret;
3480}
3481
1814a170
LJ		 3482static int __init d40_of_probe(struct platform_device *pdev,
3483 struct device_node *np)
3484{
3485 struct stedma40_platform_data *pdata;
499c2bc3 3486 int num_phy = 0, num_memcpy = 0, num_disabled = 0;
cbbe13ea 3487 const __be32 *list;
1814a170 3488
71660223 3489 pdata = devm_kzalloc(&pdev->dev, sizeof(*pdata), GFP_KERNEL);
1814a170
LJ		 3490 if (!pdata)
3491 return -ENOMEM;
3492
fd59f9e6
LJ		 3493 /* If absent this value will be obtained from h/w. */
3494 of_property_read_u32(np, "dma-channels", &num_phy);
3495 if (num_phy > 0)
3496 pdata->num_of_phy_chans = num_phy;
3497
a7dacb68
LJ		 3498 list = of_get_property(np, "memcpy-channels", &num_memcpy);
3499 num_memcpy /= sizeof(*list);
3500
3501 if (num_memcpy > D40_MEMCPY_MAX_CHANS || num_memcpy <= 0) {
3502 d40_err(&pdev->dev,
3503 "Invalid number of memcpy channels specified (%d)\n",
3504 num_memcpy);
3505 return -EINVAL;
3506 }
3507 pdata->num_of_memcpy_chans = num_memcpy;
3508
3509 of_property_read_u32_array(np, "memcpy-channels",
3510 dma40_memcpy_channels,
3511 num_memcpy);
3512
499c2bc3
LJ		 3513 list = of_get_property(np, "disabled-channels", &num_disabled);
3514 num_disabled /= sizeof(*list);
3515
5be2190a 3516 if (num_disabled >= STEDMA40_MAX_PHYS || num_disabled < 0) {
499c2bc3
LJ		 3517 d40_err(&pdev->dev,
3518 "Invalid number of disabled channels specified (%d)\n",
3519 num_disabled);
3520 return -EINVAL;
3521 }
3522
3523 of_property_read_u32_array(np, "disabled-channels",
3524 pdata->disabled_channels,
3525 num_disabled);
3526 pdata->disabled_channels[num_disabled] = -1;
3527
1814a170
LJ		 3528 pdev->dev.platform_data = pdata;
3529
3530 return 0;
3531}
3532
8d318a50
LW		 3533static int __init d40_probe(struct platform_device *pdev)
3534{
d4adcc01 3535 struct stedma40_platform_data *plat_data = dev_get_platdata(&pdev->dev);
1814a170 3536 struct device_node *np = pdev->dev.of_node;
8d318a50 3537 int ret = -ENOENT;
a9bae06d 3538 struct d40_base *base;
aeb8974a 3539 struct resource *res;
8d318a50
LW		 3540 int num_reserved_chans;
3541 u32 val;
3542
1814a170
LJ		 3543 if (!plat_data) {
3544 if (np) {
fe146473 3545 if (d40_of_probe(pdev, np)) {
1814a170 3546 ret = -ENOMEM;
a9bae06d 3547 goto report_failure;
1814a170
LJ		 3548 }
3549 } else {
3550 d40_err(&pdev->dev, "No pdata or Device Tree provided\n");
a9bae06d 3551 goto report_failure;
1814a170
LJ		 3552 }
3553 }
8d318a50 3554
1814a170 3555 base = d40_hw_detect_init(pdev);
8d318a50 3556 if (!base)
a9bae06d 3557 goto report_failure;
8d318a50
LW		 3558
3559 num_reserved_chans = d40_phy_res_init(base);
3560
3561 platform_set_drvdata(pdev, base);
3562
3563 spin_lock_init(&base->interrupt_lock);
3564 spin_lock_init(&base->execmd_lock);
3565
3566 /* Get IO for logical channel parameter address */
3567 res = platform_get_resource_byname(pdev, IORESOURCE_MEM, "lcpa");
3568 if (!res) {
3569 ret = -ENOENT;
6db5a8ba 3570 d40_err(&pdev->dev, "No \"lcpa\" memory resource\n");
d7b7ecce 3571 goto destroy_cache;
8d318a50
LW		 3572 }
3573 base->lcpa_size = resource_size(res);
3574 base->phy_lcpa = res->start;
3575
3576 if (request_mem_region(res->start, resource_size(res),
3577 D40_NAME " I/O lcpa") == NULL) {
3578 ret = -EBUSY;
3a919d5b 3579 d40_err(&pdev->dev, "Failed to request LCPA region %pR\n", res);
d7b7ecce 3580 goto destroy_cache;
8d318a50
LW		 3581 }
3582
3583 /* We make use of ESRAM memory for this. */
3584 val = readl(base->virtbase + D40_DREG_LCPA);
3585 if (res->start != val && val != 0) {
3586 dev_warn(&pdev->dev,
3a919d5b
FE		 3587 "[%s] Mismatch LCPA dma 0x%x, def %pa\n",
3588 __func__, val, &res->start);
8d318a50
LW		 3589 } else
3590 writel(res->start, base->virtbase + D40_DREG_LCPA);
3591
3592 base->lcpa_base = ioremap(res->start, resource_size(res));
3593 if (!base->lcpa_base) {
3594 ret = -ENOMEM;
6db5a8ba 3595 d40_err(&pdev->dev, "Failed to ioremap LCPA region\n");
d7b7ecce 3596 goto destroy_cache;
8d318a50 3597 }
28c7a19d
N		 3598 /* If lcla has to be located in ESRAM we don't need to allocate */
3599 if (base->plat_data->use_esram_lcla) {
3600 res = platform_get_resource_byname(pdev, IORESOURCE_MEM,
3601 "lcla_esram");
3602 if (!res) {
3603 ret = -ENOENT;
3604 d40_err(&pdev->dev,
3605 "No \"lcla_esram\" memory resource\n");
d7b7ecce 3606 goto destroy_cache;
28c7a19d
N		 3607 }
3608 base->lcla_pool.base = ioremap(res->start,
3609 resource_size(res));
3610 if (!base->lcla_pool.base) {
3611 ret = -ENOMEM;
3612 d40_err(&pdev->dev, "Failed to ioremap LCLA region\n");
d7b7ecce 3613 goto destroy_cache;
28c7a19d
N		 3614 }
3615 writel(res->start, base->virtbase + D40_DREG_LCLA);
8d318a50 3616
28c7a19d
N		 3617 } else {
3618 ret = d40_lcla_allocate(base);
3619 if (ret) {
3620 d40_err(&pdev->dev, "Failed to allocate LCLA area\n");
d7b7ecce 3621 goto destroy_cache;
28c7a19d 3622 }
8d318a50
LW		 3623 }
3624
3625 spin_lock_init(&base->lcla_pool.lock);
3626
8d318a50
LW		 3627 base->irq = platform_get_irq(pdev, 0);
3628
3629 ret = request_irq(base->irq, d40_handle_interrupt, 0, D40_NAME, base);
8d318a50 3630 if (ret) {
6db5a8ba 3631 d40_err(&pdev->dev, "No IRQ defined\n");
d7b7ecce 3632 goto destroy_cache;
8d318a50
LW		 3633 }
3634
28c7a19d
N		 3635 if (base->plat_data->use_esram_lcla) {
3636
3637 base->lcpa_regulator = regulator_get(base->dev, "lcla_esram");
3638 if (IS_ERR(base->lcpa_regulator)) {
3639 d40_err(&pdev->dev, "Failed to get lcpa_regulator\n");
8581bbcd 3640 ret = PTR_ERR(base->lcpa_regulator);
28c7a19d 3641 base->lcpa_regulator = NULL;
d7b7ecce 3642 goto destroy_cache;
28c7a19d
N		 3643 }
3644
3645 ret = regulator_enable(base->lcpa_regulator);
3646 if (ret) {
3647 d40_err(&pdev->dev,
3648 "Failed to enable lcpa_regulator\n");
3649 regulator_put(base->lcpa_regulator);
3650 base->lcpa_regulator = NULL;
d7b7ecce 3651 goto destroy_cache;
28c7a19d
N		 3652 }
3653 }
3654
2dafca17
UH		 3655 writel_relaxed(D40_DREG_GCC_ENABLE_ALL, base->virtbase + D40_DREG_GCC);
3656
3657 pm_runtime_irq_safe(base->dev);
3658 pm_runtime_set_autosuspend_delay(base->dev, DMA40_AUTOSUSPEND_DELAY);
3659 pm_runtime_use_autosuspend(base->dev);
3660 pm_runtime_mark_last_busy(base->dev);
3661 pm_runtime_set_active(base->dev);
3662 pm_runtime_enable(base->dev);
3663
8581bbcd
WY		 3664 ret = d40_dmaengine_init(base, num_reserved_chans);
3665 if (ret)
d7b7ecce 3666 goto destroy_cache;
8d318a50 3667
b96710e5 3668 base->dev->dma_parms = &base->dma_parms;
8581bbcd
WY		 3669 ret = dma_set_max_seg_size(base->dev, STEDMA40_MAX_SEG_SIZE);
3670 if (ret) {
b96710e5 3671 d40_err(&pdev->dev, "Failed to set dma max seg size\n");
d7b7ecce 3672 goto destroy_cache;
b96710e5
PF		 3673 }
3674
8d318a50
LW		 3675 d40_hw_init(base);
3676
fa332de5 3677 if (np) {
8581bbcd
WY		 3678 ret = of_dma_controller_register(np, d40_xlate, NULL);
3679 if (ret)
fa332de5
LJ		 3680 dev_err(&pdev->dev,
3681 "could not register of_dma_controller\n");
3682 }
3683
8d318a50
LW		 3684 dev_info(base->dev, "initialized\n");
3685 return 0;
d7b7ecce 3686 destroy_cache:
a9bae06d
ME		 3687 kmem_cache_destroy(base->desc_slab);
3688 if (base->virtbase)
3689 iounmap(base->virtbase);
026cbc42 3690
a9bae06d
ME		 3691 if (base->lcla_pool.base && base->plat_data->use_esram_lcla) {
3692 iounmap(base->lcla_pool.base);
3693 base->lcla_pool.base = NULL;
3694 }
28c7a19d 3695
a9bae06d
ME		 3696 if (base->lcla_pool.dma_addr)
3697 dma_unmap_single(base->dev, base->lcla_pool.dma_addr,
3698 SZ_1K * base->num_phy_chans,
3699 DMA_TO_DEVICE);
8d318a50 3700
a9bae06d
ME		 3701 if (!base->lcla_pool.base_unaligned && base->lcla_pool.base)
3702 free_pages((unsigned long)base->lcla_pool.base,
3703 base->lcla_pool.pages);
28c7a19d 3704
a9bae06d
ME		 3705 kfree(base->lcla_pool.base_unaligned);
3706
3707 if (base->phy_lcpa)
3708 release_mem_region(base->phy_lcpa,
3709 base->lcpa_size);
3710 if (base->phy_start)
3711 release_mem_region(base->phy_start,
3712 base->phy_size);
3713 if (base->clk) {
3714 clk_disable_unprepare(base->clk);
3715 clk_put(base->clk);
3716 }
3717
3718 if (base->lcpa_regulator) {
3719 regulator_disable(base->lcpa_regulator);
3720 regulator_put(base->lcpa_regulator);
8d318a50
LW		 3721 }
3722
a9bae06d
ME		 3723 kfree(base->lcla_pool.alloc_map);
3724 kfree(base->lookup_log_chans);
3725 kfree(base->lookup_phy_chans);
3726 kfree(base->phy_res);
3727 kfree(base);
876e0235 3728 report_failure:
6db5a8ba 3729 d40_err(&pdev->dev, "probe failed\n");
8d318a50
LW		 3730 return ret;
3731}
3732
1814a170
LJ		 3733static const struct of_device_id d40_match[] = {
3734 { .compatible = "stericsson,dma40", },
3735 {}
3736};
3737
8d318a50
LW		 3738static struct platform_driver d40_driver = {
3739 .driver = {
8d318a50 3740 .name = D40_NAME,
123e4ca1 3741 .pm = &dma40_pm_ops,
1814a170 3742 .of_match_table = d40_match,
8d318a50
LW		 3743 },
3744};
3745
cb9ab2d8 3746static int __init stedma40_init(void)
8d318a50
LW		 3747{
3748 return platform_driver_probe(&d40_driver, d40_probe);
3749}
a0eb221a 3750subsys_initcall(stedma40_init);
Ubuntu Artful kernel mirror