]>
Commit | Line | Data |
---|---|---|
6a8c3be7 AT |
1 | # |
2 | # FPGA framework configuration | |
3 | # | |
4 | ||
50fa0285 | 5 | menuconfig FPGA |
6a8c3be7 AT |
6 | tristate "FPGA Configuration Framework" |
7 | help | |
8 | Say Y here if you want support for configuring FPGAs from the | |
9 | kernel. The FPGA framework adds a FPGA manager class and FPGA | |
10 | manager drivers. | |
11 | ||
fab6266e AT |
12 | if FPGA |
13 | ||
0fa20cdf AT |
14 | config FPGA_REGION |
15 | tristate "FPGA Region" | |
16 | depends on OF && FPGA_BRIDGE | |
17 | help | |
18 | FPGA Regions allow loading FPGA images under control of | |
19 | the Device Tree. | |
20 | ||
21f8ba2e JH |
21 | config FPGA_MGR_ICE40_SPI |
22 | tristate "Lattice iCE40 SPI" | |
23 | depends on OF && SPI | |
24 | help | |
25 | FPGA manager driver support for Lattice iCE40 FPGAs over SPI. | |
26 | ||
34d1dc17 AG |
27 | config FPGA_MGR_ALTERA_CVP |
28 | tristate "Altera Arria-V/Cyclone-V/Stratix-V CvP FPGA Manager" | |
29 | depends on PCI | |
30 | help | |
31 | FPGA manager driver support for Arria-V, Cyclone-V, Stratix-V | |
32 | and Arria 10 Altera FPGAs using the CvP interface over PCIe. | |
33 | ||
5692fae0 JC |
34 | config FPGA_MGR_ALTERA_PS_SPI |
35 | tristate "Altera FPGA Passive Serial over SPI" | |
36 | depends on SPI | |
37 | help | |
38 | FPGA manager driver support for Altera Arria/Cyclone/Stratix | |
39 | using the passive serial interface over SPI. | |
40 | ||
fab6266e AT |
41 | config FPGA_MGR_SOCFPGA |
42 | tristate "Altera SOCFPGA FPGA Manager" | |
a0e1b618 | 43 | depends on ARCH_SOCFPGA || COMPILE_TEST |
fab6266e AT |
44 | help |
45 | FPGA manager driver support for Altera SOCFPGA. | |
46 | ||
acbb910a AT |
47 | config FPGA_MGR_SOCFPGA_A10 |
48 | tristate "Altera SoCFPGA Arria10" | |
a0e1b618 JG |
49 | depends on ARCH_SOCFPGA || COMPILE_TEST |
50 | select REGMAP_MMIO | |
acbb910a AT |
51 | help |
52 | FPGA manager driver support for Altera Arria10 SoCFPGA. | |
53 | ||
4348f7e2 FF |
54 | config FPGA_MGR_TS73XX |
55 | tristate "Technologic Systems TS-73xx SBC FPGA Manager" | |
56 | depends on ARCH_EP93XX && MACH_TS72XX | |
57 | help | |
58 | FPGA manager driver support for the Altera Cyclone II FPGA | |
59 | present on the TS-73xx SBC boards. | |
60 | ||
061c97d1 AG |
61 | config FPGA_MGR_XILINX_SPI |
62 | tristate "Xilinx Configuration over Slave Serial (SPI)" | |
63 | depends on SPI | |
64 | help | |
65 | FPGA manager driver support for Xilinx FPGA configuration | |
66 | over slave serial interface. | |
67 | ||
37784706 MF |
68 | config FPGA_MGR_ZYNQ_FPGA |
69 | tristate "Xilinx Zynq FPGA" | |
54e9b099 | 70 | depends on ARCH_ZYNQ || COMPILE_TEST |
1c8cb409 | 71 | depends on HAS_DMA |
37784706 MF |
72 | help |
73 | FPGA manager driver support for Xilinx Zynq FPGAs. | |
74 | ||
21aeda95 AT |
75 | config FPGA_BRIDGE |
76 | tristate "FPGA Bridge Framework" | |
77 | depends on OF | |
78 | help | |
79 | Say Y here if you want to support bridges connected between host | |
80 | processors and FPGAs or between FPGAs. | |
81 | ||
e5f8efa5 AT |
82 | config SOCFPGA_FPGA_BRIDGE |
83 | tristate "Altera SoCFPGA FPGA Bridges" | |
84 | depends on ARCH_SOCFPGA && FPGA_BRIDGE | |
85 | help | |
86 | Say Y to enable drivers for FPGA bridges for Altera SOCFPGA | |
87 | devices. | |
88 | ||
ca24a648 AT |
89 | config ALTERA_FREEZE_BRIDGE |
90 | tristate "Altera FPGA Freeze Bridge" | |
91 | depends on ARCH_SOCFPGA && FPGA_BRIDGE | |
92 | help | |
93 | Say Y to enable drivers for Altera FPGA Freeze bridges. A | |
94 | freeze bridge is a bridge that exists in the FPGA fabric to | |
95 | isolate one region of the FPGA from the busses while that | |
96 | region is being reprogrammed. | |
97 | ||
d201cc17 MG |
98 | config ALTERA_PR_IP_CORE |
99 | tristate "Altera Partial Reconfiguration IP Core" | |
100 | help | |
101 | Core driver support for Altera Partial Reconfiguration IP component | |
102 | ||
5b73cb5b MG |
103 | config ALTERA_PR_IP_CORE_PLAT |
104 | tristate "Platform support of Altera Partial Reconfiguration IP Core" | |
105 | depends on ALTERA_PR_IP_CORE && OF && HAS_IOMEM | |
106 | help | |
107 | Platform driver support for Altera Partial Reconfiguration IP | |
108 | component | |
109 | ||
7e961c12 MF |
110 | config XILINX_PR_DECOUPLER |
111 | tristate "Xilinx LogiCORE PR Decoupler" | |
112 | depends on FPGA_BRIDGE | |
113 | depends on HAS_IOMEM | |
114 | help | |
115 | Say Y to enable drivers for Xilinx LogiCORE PR Decoupler. | |
116 | The PR Decoupler exists in the FPGA fabric to isolate one | |
117 | region of the FPGA from the busses while that region is | |
118 | being reprogrammed during partial reconfig. | |
119 | ||
fab6266e | 120 | endif # FPGA |