]>
Commit | Line | Data |
---|---|---|
9e60fdcf | 1 | /* |
f5e8ff48 | 2 | * pca953x.c - 4/8/16 bit I/O ports |
9e60fdcf | 3 | * |
4 | * Copyright (C) 2005 Ben Gardner <bgardner@wabtec.com> | |
5 | * Copyright (C) 2007 Marvell International Ltd. | |
6 | * | |
7 | * Derived from drivers/i2c/chips/pca9539.c | |
8 | * | |
9 | * This program is free software; you can redistribute it and/or modify | |
10 | * it under the terms of the GNU General Public License as published by | |
11 | * the Free Software Foundation; version 2 of the License. | |
12 | */ | |
13 | ||
14 | #include <linux/module.h> | |
15 | #include <linux/init.h> | |
d120c17f | 16 | #include <linux/gpio.h> |
89ea8bbe MZ |
17 | #include <linux/interrupt.h> |
18 | #include <linux/irq.h> | |
9e60fdcf | 19 | #include <linux/i2c.h> |
d1c057e3 | 20 | #include <linux/i2c/pca953x.h> |
5a0e3ad6 | 21 | #include <linux/slab.h> |
1965d303 NC |
22 | #ifdef CONFIG_OF_GPIO |
23 | #include <linux/of_platform.h> | |
24 | #include <linux/of_gpio.h> | |
25 | #endif | |
9e60fdcf | 26 | |
f5e8ff48 GL |
27 | #define PCA953X_INPUT 0 |
28 | #define PCA953X_OUTPUT 1 | |
29 | #define PCA953X_INVERT 2 | |
30 | #define PCA953X_DIRECTION 3 | |
9e60fdcf | 31 | |
89ea8bbe MZ |
32 | #define PCA953X_GPIOS 0x00FF |
33 | #define PCA953X_INT 0x0100 | |
34 | ||
3760f736 | 35 | static const struct i2c_device_id pca953x_id[] = { |
89ea8bbe MZ |
36 | { "pca9534", 8 | PCA953X_INT, }, |
37 | { "pca9535", 16 | PCA953X_INT, }, | |
f5e8ff48 | 38 | { "pca9536", 4, }, |
89ea8bbe MZ |
39 | { "pca9537", 4 | PCA953X_INT, }, |
40 | { "pca9538", 8 | PCA953X_INT, }, | |
41 | { "pca9539", 16 | PCA953X_INT, }, | |
42 | { "pca9554", 8 | PCA953X_INT, }, | |
43 | { "pca9555", 16 | PCA953X_INT, }, | |
10dfb54c | 44 | { "pca9556", 8, }, |
f39e5781 | 45 | { "pca9557", 8, }, |
ab5dc372 | 46 | |
7059d4b0 | 47 | { "max7310", 8, }, |
89ea8bbe MZ |
48 | { "max7312", 16 | PCA953X_INT, }, |
49 | { "max7313", 16 | PCA953X_INT, }, | |
50 | { "max7315", 8 | PCA953X_INT, }, | |
51 | { "pca6107", 8 | PCA953X_INT, }, | |
52 | { "tca6408", 8 | PCA953X_INT, }, | |
53 | { "tca6416", 16 | PCA953X_INT, }, | |
ab5dc372 | 54 | /* NYET: { "tca6424", 24, }, */ |
3760f736 | 55 | { } |
f5e8ff48 | 56 | }; |
3760f736 | 57 | MODULE_DEVICE_TABLE(i2c, pca953x_id); |
9e60fdcf | 58 | |
f3dc3630 | 59 | struct pca953x_chip { |
9e60fdcf | 60 | unsigned gpio_start; |
61 | uint16_t reg_output; | |
62 | uint16_t reg_direction; | |
6e20fb18 | 63 | struct mutex i2c_lock; |
9e60fdcf | 64 | |
89ea8bbe MZ |
65 | #ifdef CONFIG_GPIO_PCA953X_IRQ |
66 | struct mutex irq_lock; | |
67 | uint16_t irq_mask; | |
68 | uint16_t irq_stat; | |
69 | uint16_t irq_trig_raise; | |
70 | uint16_t irq_trig_fall; | |
71 | int irq_base; | |
72 | #endif | |
73 | ||
9e60fdcf | 74 | struct i2c_client *client; |
1965d303 | 75 | struct pca953x_platform_data *dyn_pdata; |
9e60fdcf | 76 | struct gpio_chip gpio_chip; |
62154991 | 77 | const char *const *names; |
9e60fdcf | 78 | }; |
79 | ||
f3dc3630 | 80 | static int pca953x_write_reg(struct pca953x_chip *chip, int reg, uint16_t val) |
9e60fdcf | 81 | { |
f5e8ff48 GL |
82 | int ret; |
83 | ||
84 | if (chip->gpio_chip.ngpio <= 8) | |
85 | ret = i2c_smbus_write_byte_data(chip->client, reg, val); | |
9e60fdcf | 86 | else |
f5e8ff48 GL |
87 | ret = i2c_smbus_write_word_data(chip->client, reg << 1, val); |
88 | ||
89 | if (ret < 0) { | |
90 | dev_err(&chip->client->dev, "failed writing register\n"); | |
ab5dc372 | 91 | return ret; |
f5e8ff48 GL |
92 | } |
93 | ||
94 | return 0; | |
9e60fdcf | 95 | } |
96 | ||
f3dc3630 | 97 | static int pca953x_read_reg(struct pca953x_chip *chip, int reg, uint16_t *val) |
9e60fdcf | 98 | { |
99 | int ret; | |
100 | ||
f5e8ff48 GL |
101 | if (chip->gpio_chip.ngpio <= 8) |
102 | ret = i2c_smbus_read_byte_data(chip->client, reg); | |
103 | else | |
104 | ret = i2c_smbus_read_word_data(chip->client, reg << 1); | |
105 | ||
9e60fdcf | 106 | if (ret < 0) { |
107 | dev_err(&chip->client->dev, "failed reading register\n"); | |
ab5dc372 | 108 | return ret; |
9e60fdcf | 109 | } |
110 | ||
111 | *val = (uint16_t)ret; | |
112 | return 0; | |
113 | } | |
114 | ||
f3dc3630 | 115 | static int pca953x_gpio_direction_input(struct gpio_chip *gc, unsigned off) |
9e60fdcf | 116 | { |
f3dc3630 | 117 | struct pca953x_chip *chip; |
9e60fdcf | 118 | uint16_t reg_val; |
119 | int ret; | |
120 | ||
f3dc3630 | 121 | chip = container_of(gc, struct pca953x_chip, gpio_chip); |
9e60fdcf | 122 | |
6e20fb18 | 123 | mutex_lock(&chip->i2c_lock); |
9e60fdcf | 124 | reg_val = chip->reg_direction | (1u << off); |
f3dc3630 | 125 | ret = pca953x_write_reg(chip, PCA953X_DIRECTION, reg_val); |
9e60fdcf | 126 | if (ret) |
6e20fb18 | 127 | goto exit; |
9e60fdcf | 128 | |
129 | chip->reg_direction = reg_val; | |
6e20fb18 RS |
130 | ret = 0; |
131 | exit: | |
132 | mutex_unlock(&chip->i2c_lock); | |
133 | return ret; | |
9e60fdcf | 134 | } |
135 | ||
f3dc3630 | 136 | static int pca953x_gpio_direction_output(struct gpio_chip *gc, |
9e60fdcf | 137 | unsigned off, int val) |
138 | { | |
f3dc3630 | 139 | struct pca953x_chip *chip; |
9e60fdcf | 140 | uint16_t reg_val; |
141 | int ret; | |
142 | ||
f3dc3630 | 143 | chip = container_of(gc, struct pca953x_chip, gpio_chip); |
9e60fdcf | 144 | |
6e20fb18 | 145 | mutex_lock(&chip->i2c_lock); |
9e60fdcf | 146 | /* set output level */ |
147 | if (val) | |
148 | reg_val = chip->reg_output | (1u << off); | |
149 | else | |
150 | reg_val = chip->reg_output & ~(1u << off); | |
151 | ||
f3dc3630 | 152 | ret = pca953x_write_reg(chip, PCA953X_OUTPUT, reg_val); |
9e60fdcf | 153 | if (ret) |
6e20fb18 | 154 | goto exit; |
9e60fdcf | 155 | |
156 | chip->reg_output = reg_val; | |
157 | ||
158 | /* then direction */ | |
159 | reg_val = chip->reg_direction & ~(1u << off); | |
f3dc3630 | 160 | ret = pca953x_write_reg(chip, PCA953X_DIRECTION, reg_val); |
9e60fdcf | 161 | if (ret) |
6e20fb18 | 162 | goto exit; |
9e60fdcf | 163 | |
164 | chip->reg_direction = reg_val; | |
6e20fb18 RS |
165 | ret = 0; |
166 | exit: | |
167 | mutex_unlock(&chip->i2c_lock); | |
168 | return ret; | |
9e60fdcf | 169 | } |
170 | ||
f3dc3630 | 171 | static int pca953x_gpio_get_value(struct gpio_chip *gc, unsigned off) |
9e60fdcf | 172 | { |
f3dc3630 | 173 | struct pca953x_chip *chip; |
9e60fdcf | 174 | uint16_t reg_val; |
175 | int ret; | |
176 | ||
f3dc3630 | 177 | chip = container_of(gc, struct pca953x_chip, gpio_chip); |
9e60fdcf | 178 | |
6e20fb18 | 179 | mutex_lock(&chip->i2c_lock); |
f3dc3630 | 180 | ret = pca953x_read_reg(chip, PCA953X_INPUT, ®_val); |
6e20fb18 | 181 | mutex_unlock(&chip->i2c_lock); |
9e60fdcf | 182 | if (ret < 0) { |
183 | /* NOTE: diagnostic already emitted; that's all we should | |
184 | * do unless gpio_*_value_cansleep() calls become different | |
185 | * from their nonsleeping siblings (and report faults). | |
186 | */ | |
187 | return 0; | |
188 | } | |
189 | ||
190 | return (reg_val & (1u << off)) ? 1 : 0; | |
191 | } | |
192 | ||
f3dc3630 | 193 | static void pca953x_gpio_set_value(struct gpio_chip *gc, unsigned off, int val) |
9e60fdcf | 194 | { |
f3dc3630 | 195 | struct pca953x_chip *chip; |
9e60fdcf | 196 | uint16_t reg_val; |
197 | int ret; | |
198 | ||
f3dc3630 | 199 | chip = container_of(gc, struct pca953x_chip, gpio_chip); |
9e60fdcf | 200 | |
6e20fb18 | 201 | mutex_lock(&chip->i2c_lock); |
9e60fdcf | 202 | if (val) |
203 | reg_val = chip->reg_output | (1u << off); | |
204 | else | |
205 | reg_val = chip->reg_output & ~(1u << off); | |
206 | ||
f3dc3630 | 207 | ret = pca953x_write_reg(chip, PCA953X_OUTPUT, reg_val); |
9e60fdcf | 208 | if (ret) |
6e20fb18 | 209 | goto exit; |
9e60fdcf | 210 | |
211 | chip->reg_output = reg_val; | |
6e20fb18 RS |
212 | exit: |
213 | mutex_unlock(&chip->i2c_lock); | |
9e60fdcf | 214 | } |
215 | ||
f5e8ff48 | 216 | static void pca953x_setup_gpio(struct pca953x_chip *chip, int gpios) |
9e60fdcf | 217 | { |
218 | struct gpio_chip *gc; | |
219 | ||
220 | gc = &chip->gpio_chip; | |
221 | ||
f3dc3630 GL |
222 | gc->direction_input = pca953x_gpio_direction_input; |
223 | gc->direction_output = pca953x_gpio_direction_output; | |
224 | gc->get = pca953x_gpio_get_value; | |
225 | gc->set = pca953x_gpio_set_value; | |
84207805 | 226 | gc->can_sleep = 1; |
9e60fdcf | 227 | |
228 | gc->base = chip->gpio_start; | |
f5e8ff48 GL |
229 | gc->ngpio = gpios; |
230 | gc->label = chip->client->name; | |
d8f388d8 | 231 | gc->dev = &chip->client->dev; |
d72cbed0 | 232 | gc->owner = THIS_MODULE; |
77906a54 | 233 | gc->names = chip->names; |
9e60fdcf | 234 | } |
235 | ||
89ea8bbe MZ |
236 | #ifdef CONFIG_GPIO_PCA953X_IRQ |
237 | static int pca953x_gpio_to_irq(struct gpio_chip *gc, unsigned off) | |
238 | { | |
239 | struct pca953x_chip *chip; | |
240 | ||
241 | chip = container_of(gc, struct pca953x_chip, gpio_chip); | |
242 | return chip->irq_base + off; | |
243 | } | |
244 | ||
6f5cfc0e | 245 | static void pca953x_irq_mask(struct irq_data *d) |
89ea8bbe | 246 | { |
6f5cfc0e | 247 | struct pca953x_chip *chip = irq_data_get_irq_chip_data(d); |
89ea8bbe | 248 | |
6f5cfc0e | 249 | chip->irq_mask &= ~(1 << (d->irq - chip->irq_base)); |
89ea8bbe MZ |
250 | } |
251 | ||
6f5cfc0e | 252 | static void pca953x_irq_unmask(struct irq_data *d) |
89ea8bbe | 253 | { |
6f5cfc0e | 254 | struct pca953x_chip *chip = irq_data_get_irq_chip_data(d); |
89ea8bbe | 255 | |
6f5cfc0e | 256 | chip->irq_mask |= 1 << (d->irq - chip->irq_base); |
89ea8bbe MZ |
257 | } |
258 | ||
6f5cfc0e | 259 | static void pca953x_irq_bus_lock(struct irq_data *d) |
89ea8bbe | 260 | { |
6f5cfc0e | 261 | struct pca953x_chip *chip = irq_data_get_irq_chip_data(d); |
89ea8bbe MZ |
262 | |
263 | mutex_lock(&chip->irq_lock); | |
264 | } | |
265 | ||
6f5cfc0e | 266 | static void pca953x_irq_bus_sync_unlock(struct irq_data *d) |
89ea8bbe | 267 | { |
6f5cfc0e | 268 | struct pca953x_chip *chip = irq_data_get_irq_chip_data(d); |
a2cb9aeb MZ |
269 | uint16_t new_irqs; |
270 | uint16_t level; | |
271 | ||
272 | /* Look for any newly setup interrupt */ | |
273 | new_irqs = chip->irq_trig_fall | chip->irq_trig_raise; | |
274 | new_irqs &= ~chip->reg_direction; | |
275 | ||
276 | while (new_irqs) { | |
277 | level = __ffs(new_irqs); | |
278 | pca953x_gpio_direction_input(&chip->gpio_chip, level); | |
279 | new_irqs &= ~(1 << level); | |
280 | } | |
89ea8bbe MZ |
281 | |
282 | mutex_unlock(&chip->irq_lock); | |
283 | } | |
284 | ||
6f5cfc0e | 285 | static int pca953x_irq_set_type(struct irq_data *d, unsigned int type) |
89ea8bbe | 286 | { |
6f5cfc0e LB |
287 | struct pca953x_chip *chip = irq_data_get_irq_chip_data(d); |
288 | uint16_t level = d->irq - chip->irq_base; | |
89ea8bbe MZ |
289 | uint16_t mask = 1 << level; |
290 | ||
291 | if (!(type & IRQ_TYPE_EDGE_BOTH)) { | |
292 | dev_err(&chip->client->dev, "irq %d: unsupported type %d\n", | |
6f5cfc0e | 293 | d->irq, type); |
89ea8bbe MZ |
294 | return -EINVAL; |
295 | } | |
296 | ||
297 | if (type & IRQ_TYPE_EDGE_FALLING) | |
298 | chip->irq_trig_fall |= mask; | |
299 | else | |
300 | chip->irq_trig_fall &= ~mask; | |
301 | ||
302 | if (type & IRQ_TYPE_EDGE_RISING) | |
303 | chip->irq_trig_raise |= mask; | |
304 | else | |
305 | chip->irq_trig_raise &= ~mask; | |
306 | ||
a2cb9aeb | 307 | return 0; |
89ea8bbe MZ |
308 | } |
309 | ||
310 | static struct irq_chip pca953x_irq_chip = { | |
311 | .name = "pca953x", | |
6f5cfc0e LB |
312 | .irq_mask = pca953x_irq_mask, |
313 | .irq_unmask = pca953x_irq_unmask, | |
314 | .irq_bus_lock = pca953x_irq_bus_lock, | |
315 | .irq_bus_sync_unlock = pca953x_irq_bus_sync_unlock, | |
316 | .irq_set_type = pca953x_irq_set_type, | |
89ea8bbe MZ |
317 | }; |
318 | ||
319 | static uint16_t pca953x_irq_pending(struct pca953x_chip *chip) | |
320 | { | |
321 | uint16_t cur_stat; | |
322 | uint16_t old_stat; | |
323 | uint16_t pending; | |
324 | uint16_t trigger; | |
325 | int ret; | |
326 | ||
327 | ret = pca953x_read_reg(chip, PCA953X_INPUT, &cur_stat); | |
328 | if (ret) | |
329 | return 0; | |
330 | ||
331 | /* Remove output pins from the equation */ | |
332 | cur_stat &= chip->reg_direction; | |
333 | ||
334 | old_stat = chip->irq_stat; | |
335 | trigger = (cur_stat ^ old_stat) & chip->irq_mask; | |
336 | ||
337 | if (!trigger) | |
338 | return 0; | |
339 | ||
340 | chip->irq_stat = cur_stat; | |
341 | ||
342 | pending = (old_stat & chip->irq_trig_fall) | | |
343 | (cur_stat & chip->irq_trig_raise); | |
344 | pending &= trigger; | |
345 | ||
346 | return pending; | |
347 | } | |
348 | ||
349 | static irqreturn_t pca953x_irq_handler(int irq, void *devid) | |
350 | { | |
351 | struct pca953x_chip *chip = devid; | |
352 | uint16_t pending; | |
353 | uint16_t level; | |
354 | ||
355 | pending = pca953x_irq_pending(chip); | |
356 | ||
357 | if (!pending) | |
358 | return IRQ_HANDLED; | |
359 | ||
360 | do { | |
361 | level = __ffs(pending); | |
8a233f01 | 362 | generic_handle_irq(level + chip->irq_base); |
89ea8bbe MZ |
363 | |
364 | pending &= ~(1 << level); | |
365 | } while (pending); | |
366 | ||
367 | return IRQ_HANDLED; | |
368 | } | |
369 | ||
370 | static int pca953x_irq_setup(struct pca953x_chip *chip, | |
371 | const struct i2c_device_id *id) | |
372 | { | |
373 | struct i2c_client *client = chip->client; | |
374 | struct pca953x_platform_data *pdata = client->dev.platform_data; | |
375 | int ret; | |
376 | ||
8a233f01 AD |
377 | if (pdata->irq_base != -1 |
378 | && (id->driver_data & PCA953X_INT)) { | |
89ea8bbe MZ |
379 | int lvl; |
380 | ||
381 | ret = pca953x_read_reg(chip, PCA953X_INPUT, | |
382 | &chip->irq_stat); | |
383 | if (ret) | |
384 | goto out_failed; | |
385 | ||
386 | /* | |
387 | * There is no way to know which GPIO line generated the | |
388 | * interrupt. We have to rely on the previous read for | |
389 | * this purpose. | |
390 | */ | |
391 | chip->irq_stat &= chip->reg_direction; | |
392 | chip->irq_base = pdata->irq_base; | |
393 | mutex_init(&chip->irq_lock); | |
394 | ||
395 | for (lvl = 0; lvl < chip->gpio_chip.ngpio; lvl++) { | |
396 | int irq = lvl + chip->irq_base; | |
397 | ||
398 | set_irq_chip_data(irq, chip); | |
399 | set_irq_chip_and_handler(irq, &pca953x_irq_chip, | |
400 | handle_edge_irq); | |
89ea8bbe MZ |
401 | #ifdef CONFIG_ARM |
402 | set_irq_flags(irq, IRQF_VALID); | |
403 | #else | |
404 | set_irq_noprobe(irq); | |
405 | #endif | |
406 | } | |
407 | ||
408 | ret = request_threaded_irq(client->irq, | |
409 | NULL, | |
410 | pca953x_irq_handler, | |
8a233f01 | 411 | IRQF_TRIGGER_RISING | |
89ea8bbe MZ |
412 | IRQF_TRIGGER_FALLING | IRQF_ONESHOT, |
413 | dev_name(&client->dev), chip); | |
414 | if (ret) { | |
415 | dev_err(&client->dev, "failed to request irq %d\n", | |
416 | client->irq); | |
417 | goto out_failed; | |
418 | } | |
419 | ||
420 | chip->gpio_chip.to_irq = pca953x_gpio_to_irq; | |
421 | } | |
422 | ||
423 | return 0; | |
424 | ||
425 | out_failed: | |
8a233f01 | 426 | chip->irq_base = -1; |
89ea8bbe MZ |
427 | return ret; |
428 | } | |
429 | ||
430 | static void pca953x_irq_teardown(struct pca953x_chip *chip) | |
431 | { | |
8a233f01 | 432 | if (chip->irq_base != -1) |
89ea8bbe MZ |
433 | free_irq(chip->client->irq, chip); |
434 | } | |
435 | #else /* CONFIG_GPIO_PCA953X_IRQ */ | |
436 | static int pca953x_irq_setup(struct pca953x_chip *chip, | |
437 | const struct i2c_device_id *id) | |
438 | { | |
439 | struct i2c_client *client = chip->client; | |
440 | struct pca953x_platform_data *pdata = client->dev.platform_data; | |
441 | ||
8a233f01 | 442 | if (pdata->irq_base != -1 && (id->driver_data & PCA953X_INT)) |
89ea8bbe MZ |
443 | dev_warn(&client->dev, "interrupt support not compiled in\n"); |
444 | ||
445 | return 0; | |
446 | } | |
447 | ||
448 | static void pca953x_irq_teardown(struct pca953x_chip *chip) | |
449 | { | |
450 | } | |
451 | #endif | |
452 | ||
1965d303 NC |
453 | /* |
454 | * Handlers for alternative sources of platform_data | |
455 | */ | |
456 | #ifdef CONFIG_OF_GPIO | |
457 | /* | |
458 | * Translate OpenFirmware node properties into platform_data | |
459 | */ | |
460 | static struct pca953x_platform_data * | |
461 | pca953x_get_alt_pdata(struct i2c_client *client) | |
462 | { | |
463 | struct pca953x_platform_data *pdata; | |
464 | struct device_node *node; | |
1648237d DE |
465 | const __be32 *val; |
466 | int size; | |
1965d303 | 467 | |
61c7a080 | 468 | node = client->dev.of_node; |
1965d303 NC |
469 | if (node == NULL) |
470 | return NULL; | |
471 | ||
472 | pdata = kzalloc(sizeof(struct pca953x_platform_data), GFP_KERNEL); | |
473 | if (pdata == NULL) { | |
474 | dev_err(&client->dev, "Unable to allocate platform_data\n"); | |
475 | return NULL; | |
476 | } | |
477 | ||
478 | pdata->gpio_base = -1; | |
1648237d | 479 | val = of_get_property(node, "linux,gpio-base", &size); |
1965d303 | 480 | if (val) { |
1648237d DE |
481 | if (size != sizeof(*val)) |
482 | dev_warn(&client->dev, "%s: wrong linux,gpio-base\n", | |
483 | node->full_name); | |
1965d303 | 484 | else |
1648237d | 485 | pdata->gpio_base = be32_to_cpup(val); |
1965d303 NC |
486 | } |
487 | ||
488 | val = of_get_property(node, "polarity", NULL); | |
489 | if (val) | |
490 | pdata->invert = *val; | |
491 | ||
492 | return pdata; | |
493 | } | |
494 | #else | |
495 | static struct pca953x_platform_data * | |
496 | pca953x_get_alt_pdata(struct i2c_client *client) | |
497 | { | |
498 | return NULL; | |
499 | } | |
500 | #endif | |
501 | ||
d2653e92 | 502 | static int __devinit pca953x_probe(struct i2c_client *client, |
3760f736 | 503 | const struct i2c_device_id *id) |
9e60fdcf | 504 | { |
f3dc3630 GL |
505 | struct pca953x_platform_data *pdata; |
506 | struct pca953x_chip *chip; | |
f39e5781 | 507 | int ret; |
9e60fdcf | 508 | |
1965d303 NC |
509 | chip = kzalloc(sizeof(struct pca953x_chip), GFP_KERNEL); |
510 | if (chip == NULL) | |
511 | return -ENOMEM; | |
512 | ||
9e60fdcf | 513 | pdata = client->dev.platform_data; |
a342d215 | 514 | if (pdata == NULL) { |
1965d303 NC |
515 | pdata = pca953x_get_alt_pdata(client); |
516 | /* | |
517 | * Unlike normal platform_data, this is allocated | |
518 | * dynamically and must be freed in the driver | |
519 | */ | |
520 | chip->dyn_pdata = pdata; | |
a342d215 | 521 | } |
9e60fdcf | 522 | |
1965d303 NC |
523 | if (pdata == NULL) { |
524 | dev_dbg(&client->dev, "no platform data\n"); | |
525 | ret = -EINVAL; | |
526 | goto out_failed; | |
527 | } | |
9e60fdcf | 528 | |
529 | chip->client = client; | |
530 | ||
531 | chip->gpio_start = pdata->gpio_base; | |
532 | ||
77906a54 DS |
533 | chip->names = pdata->names; |
534 | ||
6e20fb18 RS |
535 | mutex_init(&chip->i2c_lock); |
536 | ||
9e60fdcf | 537 | /* initialize cached registers from their original values. |
538 | * we can't share this chip with another i2c master. | |
539 | */ | |
89ea8bbe | 540 | pca953x_setup_gpio(chip, id->driver_data & PCA953X_GPIOS); |
f5e8ff48 | 541 | |
f3dc3630 | 542 | ret = pca953x_read_reg(chip, PCA953X_OUTPUT, &chip->reg_output); |
9e60fdcf | 543 | if (ret) |
544 | goto out_failed; | |
545 | ||
f3dc3630 | 546 | ret = pca953x_read_reg(chip, PCA953X_DIRECTION, &chip->reg_direction); |
9e60fdcf | 547 | if (ret) |
548 | goto out_failed; | |
549 | ||
550 | /* set platform specific polarity inversion */ | |
f3dc3630 | 551 | ret = pca953x_write_reg(chip, PCA953X_INVERT, pdata->invert); |
9e60fdcf | 552 | if (ret) |
553 | goto out_failed; | |
554 | ||
89ea8bbe MZ |
555 | ret = pca953x_irq_setup(chip, id); |
556 | if (ret) | |
557 | goto out_failed; | |
f5e8ff48 GL |
558 | |
559 | ret = gpiochip_add(&chip->gpio_chip); | |
9e60fdcf | 560 | if (ret) |
561 | goto out_failed; | |
562 | ||
563 | if (pdata->setup) { | |
564 | ret = pdata->setup(client, chip->gpio_chip.base, | |
565 | chip->gpio_chip.ngpio, pdata->context); | |
566 | if (ret < 0) | |
567 | dev_warn(&client->dev, "setup failed, %d\n", ret); | |
568 | } | |
569 | ||
570 | i2c_set_clientdata(client, chip); | |
571 | return 0; | |
572 | ||
573 | out_failed: | |
89ea8bbe | 574 | pca953x_irq_teardown(chip); |
1965d303 | 575 | kfree(chip->dyn_pdata); |
9e60fdcf | 576 | kfree(chip); |
577 | return ret; | |
578 | } | |
579 | ||
f3dc3630 | 580 | static int pca953x_remove(struct i2c_client *client) |
9e60fdcf | 581 | { |
f3dc3630 GL |
582 | struct pca953x_platform_data *pdata = client->dev.platform_data; |
583 | struct pca953x_chip *chip = i2c_get_clientdata(client); | |
9e60fdcf | 584 | int ret = 0; |
585 | ||
586 | if (pdata->teardown) { | |
587 | ret = pdata->teardown(client, chip->gpio_chip.base, | |
588 | chip->gpio_chip.ngpio, pdata->context); | |
589 | if (ret < 0) { | |
590 | dev_err(&client->dev, "%s failed, %d\n", | |
591 | "teardown", ret); | |
592 | return ret; | |
593 | } | |
594 | } | |
595 | ||
596 | ret = gpiochip_remove(&chip->gpio_chip); | |
597 | if (ret) { | |
598 | dev_err(&client->dev, "%s failed, %d\n", | |
599 | "gpiochip_remove()", ret); | |
600 | return ret; | |
601 | } | |
602 | ||
89ea8bbe | 603 | pca953x_irq_teardown(chip); |
1965d303 | 604 | kfree(chip->dyn_pdata); |
9e60fdcf | 605 | kfree(chip); |
606 | return 0; | |
607 | } | |
608 | ||
f3dc3630 | 609 | static struct i2c_driver pca953x_driver = { |
9e60fdcf | 610 | .driver = { |
f3dc3630 | 611 | .name = "pca953x", |
9e60fdcf | 612 | }, |
f3dc3630 GL |
613 | .probe = pca953x_probe, |
614 | .remove = pca953x_remove, | |
3760f736 | 615 | .id_table = pca953x_id, |
9e60fdcf | 616 | }; |
617 | ||
f3dc3630 | 618 | static int __init pca953x_init(void) |
9e60fdcf | 619 | { |
f3dc3630 | 620 | return i2c_add_driver(&pca953x_driver); |
9e60fdcf | 621 | } |
2f8d1197 DB |
622 | /* register after i2c postcore initcall and before |
623 | * subsys initcalls that may rely on these GPIOs | |
624 | */ | |
625 | subsys_initcall(pca953x_init); | |
9e60fdcf | 626 | |
f3dc3630 | 627 | static void __exit pca953x_exit(void) |
9e60fdcf | 628 | { |
f3dc3630 | 629 | i2c_del_driver(&pca953x_driver); |
9e60fdcf | 630 | } |
f3dc3630 | 631 | module_exit(pca953x_exit); |
9e60fdcf | 632 | |
633 | MODULE_AUTHOR("eric miao <eric.miao@marvell.com>"); | |
f3dc3630 | 634 | MODULE_DESCRIPTION("GPIO expander driver for PCA953x"); |
9e60fdcf | 635 | MODULE_LICENSE("GPL"); |