[mirror_ubuntu-bionic-kernel.git] / drivers / gpu / drm / amd / amdgpu / amdgpu_mode.h

/*
 * Copyright 2000 ATI Technologies Inc., Markham, Ontario, and
 *                VA Linux Systems Inc., Fremont, California.
 * Copyright 2008 Red Hat Inc.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
 * OTHER DEALINGS IN THE SOFTWARE.
 *
 * Original Authors:
 *   Kevin E. Martin, Rickard E. Faith, Alan Hourihane
 *
 * Kernel port Author: Dave Airlie
 */

#ifndef AMDGPU_MODE_H
#define AMDGPU_MODE_H

#include <drm/drm_crtc.h>
#include <drm/drm_edid.h>
#include <drm/drm_encoder.h>
#include <drm/drm_dp_helper.h>
#include <drm/drm_fixed.h>
#include <drm/drm_crtc_helper.h>
#include <drm/drm_fb_helper.h>
#include <drm/drm_plane_helper.h>
#include <linux/i2c.h>
#include <linux/i2c-algo-bit.h>
#include <linux/hrtimer.h>
#include "amdgpu_irq.h"

struct amdgpu_bo;
struct amdgpu_device;
struct amdgpu_encoder;
struct amdgpu_router;
struct amdgpu_hpd;

#define to_amdgpu_crtc(x) container_of(x, struct amdgpu_crtc, base)
#define to_amdgpu_connector(x) container_of(x, struct amdgpu_connector, base)
#define to_amdgpu_encoder(x) container_of(x, struct amdgpu_encoder, base)
#define to_amdgpu_framebuffer(x) container_of(x, struct amdgpu_framebuffer, base)

#define AMDGPU_MAX_HPD_PINS 6
#define AMDGPU_MAX_CRTCS 6
#define AMDGPU_MAX_AFMT_BLOCKS 9

enum amdgpu_rmx_type {
	RMX_OFF,
	RMX_FULL,
	RMX_CENTER,
	RMX_ASPECT
};

enum amdgpu_underscan_type {
	UNDERSCAN_OFF,
	UNDERSCAN_ON,
	UNDERSCAN_AUTO,
};

#define AMDGPU_HPD_CONNECT_INT_DELAY_IN_MS 50
#define AMDGPU_HPD_DISCONNECT_INT_DELAY_IN_MS 10

enum amdgpu_hpd_id {
	AMDGPU_HPD_1 = 0,
	AMDGPU_HPD_2,
	AMDGPU_HPD_3,
	AMDGPU_HPD_4,
	AMDGPU_HPD_5,
	AMDGPU_HPD_6,
	AMDGPU_HPD_LAST,
	AMDGPU_HPD_NONE = 0xff,
};

enum amdgpu_crtc_irq {
	AMDGPU_CRTC_IRQ_VBLANK1 = 0,
	AMDGPU_CRTC_IRQ_VBLANK2,
	AMDGPU_CRTC_IRQ_VBLANK3,
	AMDGPU_CRTC_IRQ_VBLANK4,
	AMDGPU_CRTC_IRQ_VBLANK5,
	AMDGPU_CRTC_IRQ_VBLANK6,
	AMDGPU_CRTC_IRQ_VLINE1,
	AMDGPU_CRTC_IRQ_VLINE2,
	AMDGPU_CRTC_IRQ_VLINE3,
	AMDGPU_CRTC_IRQ_VLINE4,
	AMDGPU_CRTC_IRQ_VLINE5,
	AMDGPU_CRTC_IRQ_VLINE6,
	AMDGPU_CRTC_IRQ_LAST,
	AMDGPU_CRTC_IRQ_NONE = 0xff
};

enum amdgpu_pageflip_irq {
	AMDGPU_PAGEFLIP_IRQ_D1 = 0,
	AMDGPU_PAGEFLIP_IRQ_D2,
	AMDGPU_PAGEFLIP_IRQ_D3,
	AMDGPU_PAGEFLIP_IRQ_D4,
	AMDGPU_PAGEFLIP_IRQ_D5,
	AMDGPU_PAGEFLIP_IRQ_D6,
	AMDGPU_PAGEFLIP_IRQ_LAST,
	AMDGPU_PAGEFLIP_IRQ_NONE = 0xff
};

enum amdgpu_flip_status {
	AMDGPU_FLIP_NONE,
	AMDGPU_FLIP_PENDING,
	AMDGPU_FLIP_SUBMITTED
};

#define AMDGPU_MAX_I2C_BUS 16

/* amdgpu gpio-based i2c
 * 1. "mask" reg and bits
 *    grabs the gpio pins for software use
 *    0=not held  1=held
 * 2. "a" reg and bits
 *    output pin value
 *    0=low 1=high
 * 3. "en" reg and bits
 *    sets the pin direction
 *    0=input 1=output
 * 4. "y" reg and bits
 *    input pin value
 *    0=low 1=high
 */
struct amdgpu_i2c_bus_rec {
	bool valid;
	/* id used by atom */
	uint8_t i2c_id;
	/* id used by atom */
	enum amdgpu_hpd_id hpd;
	/* can be used with hw i2c engine */
	bool hw_capable;
	/* uses multi-media i2c engine */
	bool mm_i2c;
	/* regs and bits */
	uint32_t mask_clk_reg;
	uint32_t mask_data_reg;
	uint32_t a_clk_reg;
	uint32_t a_data_reg;
	uint32_t en_clk_reg;
	uint32_t en_data_reg;
	uint32_t y_clk_reg;
	uint32_t y_data_reg;
	uint32_t mask_clk_mask;
	uint32_t mask_data_mask;
	uint32_t a_clk_mask;
	uint32_t a_data_mask;
	uint32_t en_clk_mask;
	uint32_t en_data_mask;
	uint32_t y_clk_mask;
	uint32_t y_data_mask;
};

#define AMDGPU_MAX_BIOS_CONNECTOR 16

/* pll flags */
#define AMDGPU_PLL_USE_BIOS_DIVS        (1 << 0)
#define AMDGPU_PLL_NO_ODD_POST_DIV      (1 << 1)
#define AMDGPU_PLL_USE_REF_DIV          (1 << 2)
#define AMDGPU_PLL_LEGACY               (1 << 3)
#define AMDGPU_PLL_PREFER_LOW_REF_DIV   (1 << 4)
#define AMDGPU_PLL_PREFER_HIGH_REF_DIV  (1 << 5)
#define AMDGPU_PLL_PREFER_LOW_FB_DIV    (1 << 6)
#define AMDGPU_PLL_PREFER_HIGH_FB_DIV   (1 << 7)
#define AMDGPU_PLL_PREFER_LOW_POST_DIV  (1 << 8)
#define AMDGPU_PLL_PREFER_HIGH_POST_DIV (1 << 9)
#define AMDGPU_PLL_USE_FRAC_FB_DIV      (1 << 10)
#define AMDGPU_PLL_PREFER_CLOSEST_LOWER (1 << 11)
#define AMDGPU_PLL_USE_POST_DIV         (1 << 12)
#define AMDGPU_PLL_IS_LCD               (1 << 13)
#define AMDGPU_PLL_PREFER_MINM_OVER_MAXP (1 << 14)

struct amdgpu_pll {
	/* reference frequency */
	uint32_t reference_freq;

	/* fixed dividers */
	uint32_t reference_div;
	uint32_t post_div;

	/* pll in/out limits */
	uint32_t pll_in_min;
	uint32_t pll_in_max;
	uint32_t pll_out_min;
	uint32_t pll_out_max;
	uint32_t lcd_pll_out_min;
	uint32_t lcd_pll_out_max;
	uint32_t best_vco;

	/* divider limits */
	uint32_t min_ref_div;
	uint32_t max_ref_div;
	uint32_t min_post_div;
	uint32_t max_post_div;
	uint32_t min_feedback_div;
	uint32_t max_feedback_div;
	uint32_t min_frac_feedback_div;
	uint32_t max_frac_feedback_div;

	/* flags for the current clock */
	uint32_t flags;

	/* pll id */
	uint32_t id;
};

struct amdgpu_i2c_chan {
	struct i2c_adapter adapter;
	struct drm_device *dev;
	struct i2c_algo_bit_data bit;
	struct amdgpu_i2c_bus_rec rec;
	struct drm_dp_aux aux;
	bool has_aux;
	struct mutex mutex;
};

struct amdgpu_fbdev;

struct amdgpu_afmt {
	bool enabled;
	int offset;
	bool last_buffer_filled_status;
	int id;
	struct amdgpu_audio_pin *pin;
};

/*
 * Audio
 */
struct amdgpu_audio_pin {
	int			channels;
	int			rate;
	int			bits_per_sample;
	u8			status_bits;
	u8			category_code;
	u32			offset;
	bool			connected;
	u32			id;
};

struct amdgpu_audio {
	bool enabled;
	struct amdgpu_audio_pin pin[AMDGPU_MAX_AFMT_BLOCKS];
	int num_pins;
};

struct amdgpu_mode_mc_save {
	u32 vga_render_control;
	u32 vga_hdp_control;
	bool crtc_enabled[AMDGPU_MAX_CRTCS];
};

struct amdgpu_display_funcs {
	/* vga render */
	void (*set_vga_render_state)(struct amdgpu_device *adev, bool render);
	/* display watermarks */
	void (*bandwidth_update)(struct amdgpu_device *adev);
	/* get frame count */
	u32 (*vblank_get_counter)(struct amdgpu_device *adev, int crtc);
	/* wait for vblank */
	void (*vblank_wait)(struct amdgpu_device *adev, int crtc);
	/* set backlight level */
	void (*backlight_set_level)(struct amdgpu_encoder *amdgpu_encoder,
				    u8 level);
	/* get backlight level */
	u8 (*backlight_get_level)(struct amdgpu_encoder *amdgpu_encoder);
	/* hotplug detect */
	bool (*hpd_sense)(struct amdgpu_device *adev, enum amdgpu_hpd_id hpd);
	void (*hpd_set_polarity)(struct amdgpu_device *adev,
				 enum amdgpu_hpd_id hpd);
	u32 (*hpd_get_gpio_reg)(struct amdgpu_device *adev);
	/* pageflipping */
	void (*page_flip)(struct amdgpu_device *adev,
			  int crtc_id, u64 crtc_base, bool async);
	int (*page_flip_get_scanoutpos)(struct amdgpu_device *adev, int crtc,
					u32 *vbl, u32 *position);
	/* display topology setup */
	void (*add_encoder)(struct amdgpu_device *adev,
			    uint32_t encoder_enum,
			    uint32_t supported_device,
			    u16 caps);
	void (*add_connector)(struct amdgpu_device *adev,
			      uint32_t connector_id,
			      uint32_t supported_device,
			      int connector_type,
			      struct amdgpu_i2c_bus_rec *i2c_bus,
			      uint16_t connector_object_id,
			      struct amdgpu_hpd *hpd,
			      struct amdgpu_router *router);
	void (*stop_mc_access)(struct amdgpu_device *adev,
			       struct amdgpu_mode_mc_save *save);
	void (*resume_mc_access)(struct amdgpu_device *adev,
				 struct amdgpu_mode_mc_save *save);
};

struct amdgpu_mode_info {
	struct atom_context *atom_context;
	struct card_info *atom_card_info;
	bool mode_config_initialized;
	struct amdgpu_crtc *crtcs[AMDGPU_MAX_CRTCS];
	struct amdgpu_afmt *afmt[AMDGPU_MAX_AFMT_BLOCKS];
	/* DVI-I properties */
	struct drm_property *coherent_mode_property;
	/* DAC enable load detect */
	struct drm_property *load_detect_property;
	/* underscan */
	struct drm_property *underscan_property;
	struct drm_property *underscan_hborder_property;
	struct drm_property *underscan_vborder_property;
	/* audio */
	struct drm_property *audio_property;
	/* FMT dithering */
	struct drm_property *dither_property;
	/* hardcoded DFP edid from BIOS */
	struct edid *bios_hardcoded_edid;
	int bios_hardcoded_edid_size;

	/* pointer to fbdev info structure */
	struct amdgpu_fbdev *rfbdev;
	/* firmware flags */
	u16 firmware_flags;
	/* pointer to backlight encoder */
	struct amdgpu_encoder *bl_encoder;
	struct amdgpu_audio	audio; /* audio stuff */
	int			num_crtc; /* number of crtcs */
	int			num_hpd; /* number of hpd pins */
	int			num_dig; /* number of dig blocks */
	int			disp_priority;
	const struct amdgpu_display_funcs *funcs;
};

#define AMDGPU_MAX_BL_LEVEL 0xFF

#if defined(CONFIG_BACKLIGHT_CLASS_DEVICE) || defined(CONFIG_BACKLIGHT_CLASS_DEVICE_MODULE)

struct amdgpu_backlight_privdata {
	struct amdgpu_encoder *encoder;
	uint8_t negative;
};

#endif

struct amdgpu_atom_ss {
	uint16_t percentage;
	uint16_t percentage_divider;
	uint8_t type;
	uint16_t step;
	uint8_t delay;
	uint8_t range;
	uint8_t refdiv;
	/* asic_ss */
	uint16_t rate;
	uint16_t amount;
};

struct amdgpu_crtc {
	struct drm_crtc base;
	int crtc_id;
	bool enabled;
	bool can_tile;
	uint32_t crtc_offset;
	struct drm_gem_object *cursor_bo;
	uint64_t cursor_addr;
	int cursor_x;
	int cursor_y;
	int cursor_hot_x;
	int cursor_hot_y;
	int cursor_width;
	int cursor_height;
	int max_cursor_width;
	int max_cursor_height;
	enum amdgpu_rmx_type rmx_type;
	u8 h_border;
	u8 v_border;
	fixed20_12 vsc;
	fixed20_12 hsc;
	struct drm_display_mode native_mode;
	u32 pll_id;
	/* page flipping */
	struct amdgpu_flip_work *pflip_works;
	enum amdgpu_flip_status pflip_status;
	int deferred_flip_completion;
	/* pll sharing */
	struct amdgpu_atom_ss ss;
	bool ss_enabled;
	u32 adjusted_clock;
	int bpc;
	u32 pll_reference_div;
	u32 pll_post_div;
	u32 pll_flags;
	struct drm_encoder *encoder;
	struct drm_connector *connector;
	/* for dpm */
	u32 line_time;
	u32 wm_low;
	u32 wm_high;
	u32 lb_vblank_lead_lines;
	struct drm_display_mode hw_mode;
	/* for virtual dce */
	struct hrtimer vblank_timer;
	enum amdgpu_interrupt_state vsync_timer_enabled;
};

struct amdgpu_encoder_atom_dig {
	bool linkb;
	/* atom dig */
	bool coherent_mode;
	int dig_encoder; /* -1 disabled, 0 DIGA, 1 DIGB, etc. */
	/* atom lvds/edp */
	uint32_t lcd_misc;
	uint16_t panel_pwr_delay;
	uint32_t lcd_ss_id;
	/* panel mode */
	struct drm_display_mode native_mode;
	struct backlight_device *bl_dev;
	int dpms_mode;
	uint8_t backlight_level;
	int panel_mode;
	struct amdgpu_afmt *afmt;
};

struct amdgpu_encoder {
	struct drm_encoder base;
	uint32_t encoder_enum;
	uint32_t encoder_id;
	uint32_t devices;
	uint32_t active_device;
	uint32_t flags;
	uint32_t pixel_clock;
	enum amdgpu_rmx_type rmx_type;
	enum amdgpu_underscan_type underscan_type;
	uint32_t underscan_hborder;
	uint32_t underscan_vborder;
	struct drm_display_mode native_mode;
	void *enc_priv;
	int audio_polling_active;
	bool is_ext_encoder;
	u16 caps;
};

struct amdgpu_connector_atom_dig {
	/* displayport */
	u8 dpcd[DP_RECEIVER_CAP_SIZE];
	u8 dp_sink_type;
	int dp_clock;
	int dp_lane_count;
	bool edp_on;
};

struct amdgpu_gpio_rec {
	bool valid;
	u8 id;
	u32 reg;
	u32 mask;
	u32 shift;
};

struct amdgpu_hpd {
	enum amdgpu_hpd_id hpd;
	u8 plugged_state;
	struct amdgpu_gpio_rec gpio;
};

struct amdgpu_router {
	u32 router_id;
	struct amdgpu_i2c_bus_rec i2c_info;
	u8 i2c_addr;
	/* i2c mux */
	bool ddc_valid;
	u8 ddc_mux_type;
	u8 ddc_mux_control_pin;
	u8 ddc_mux_state;
	/* clock/data mux */
	bool cd_valid;
	u8 cd_mux_type;
	u8 cd_mux_control_pin;
	u8 cd_mux_state;
};

enum amdgpu_connector_audio {
	AMDGPU_AUDIO_DISABLE = 0,
	AMDGPU_AUDIO_ENABLE = 1,
	AMDGPU_AUDIO_AUTO = 2
};

enum amdgpu_connector_dither {
	AMDGPU_FMT_DITHER_DISABLE = 0,
	AMDGPU_FMT_DITHER_ENABLE = 1,
};

struct amdgpu_connector {
	struct drm_connector base;
	uint32_t connector_id;
	uint32_t devices;
	struct amdgpu_i2c_chan *ddc_bus;
	/* some systems have an hdmi and vga port with a shared ddc line */
	bool shared_ddc;
	bool use_digital;
	/* we need to mind the EDID between detect
	   and get modes due to analog/digital/tvencoder */
	struct edid *edid;
	void *con_priv;
	bool dac_load_detect;
	bool detected_by_load; /* if the connection status was determined by load */
	uint16_t connector_object_id;
	struct amdgpu_hpd hpd;
	struct amdgpu_router router;
	struct amdgpu_i2c_chan *router_bus;
	enum amdgpu_connector_audio audio;
	enum amdgpu_connector_dither dither;
	unsigned pixelclock_for_modeset;
};

struct amdgpu_framebuffer {
	struct drm_framebuffer base;
	struct drm_gem_object *obj;
};

#define ENCODER_MODE_IS_DP(em) (((em) == ATOM_ENCODER_MODE_DP) || \
				((em) == ATOM_ENCODER_MODE_DP_MST))

/* Driver internal use only flags of amdgpu_get_crtc_scanoutpos() */
#define DRM_SCANOUTPOS_VALID        (1 << 0)
#define DRM_SCANOUTPOS_IN_VBLANK    (1 << 1)
#define DRM_SCANOUTPOS_ACCURATE     (1 << 2)
#define USE_REAL_VBLANKSTART		(1 << 30)
#define GET_DISTANCE_TO_VBLANKSTART	(1 << 31)

void amdgpu_link_encoder_connector(struct drm_device *dev);

struct drm_connector *
amdgpu_get_connector_for_encoder(struct drm_encoder *encoder);
struct drm_connector *
amdgpu_get_connector_for_encoder_init(struct drm_encoder *encoder);
bool amdgpu_dig_monitor_is_duallink(struct drm_encoder *encoder,
				    u32 pixel_clock);

u16 amdgpu_encoder_get_dp_bridge_encoder_id(struct drm_encoder *encoder);
struct drm_encoder *amdgpu_get_external_encoder(struct drm_encoder *encoder);

bool amdgpu_ddc_probe(struct amdgpu_connector *amdgpu_connector, bool use_aux);

void amdgpu_encoder_set_active_device(struct drm_encoder *encoder);

int amdgpu_get_crtc_scanoutpos(struct drm_device *dev, unsigned int pipe,
			       unsigned int flags, int *vpos, int *hpos,
			       ktime_t *stime, ktime_t *etime,
			       const struct drm_display_mode *mode);

int amdgpu_framebuffer_init(struct drm_device *dev,
			     struct amdgpu_framebuffer *rfb,
			     const struct drm_mode_fb_cmd2 *mode_cmd,
			     struct drm_gem_object *obj);

int amdgpufb_remove(struct drm_device *dev, struct drm_framebuffer *fb);

void amdgpu_enc_destroy(struct drm_encoder *encoder);
void amdgpu_copy_fb(struct drm_device *dev, struct drm_gem_object *dst_obj);
bool amdgpu_crtc_scaling_mode_fixup(struct drm_crtc *crtc,
					const struct drm_display_mode *mode,
					struct drm_display_mode *adjusted_mode);
void amdgpu_panel_mode_fixup(struct drm_encoder *encoder,
			     struct drm_display_mode *adjusted_mode);
int amdgpu_crtc_idx_to_irq_type(struct amdgpu_device *adev, int crtc);

/* fbdev layer */
int amdgpu_fbdev_init(struct amdgpu_device *adev);
void amdgpu_fbdev_fini(struct amdgpu_device *adev);
void amdgpu_fbdev_set_suspend(struct amdgpu_device *adev, int state);
int amdgpu_fbdev_total_size(struct amdgpu_device *adev);
bool amdgpu_fbdev_robj_is_fb(struct amdgpu_device *adev, struct amdgpu_bo *robj);
void amdgpu_fbdev_restore_mode(struct amdgpu_device *adev);

void amdgpu_fb_output_poll_changed(struct amdgpu_device *adev);


int amdgpu_align_pitch(struct amdgpu_device *adev, int width, int bpp, bool tiled);

/* amdgpu_display.c */
void amdgpu_print_display_setup(struct drm_device *dev);
int amdgpu_modeset_create_props(struct amdgpu_device *adev);
int amdgpu_crtc_set_config(struct drm_mode_set *set,
			   struct drm_modeset_acquire_ctx *ctx);
int amdgpu_crtc_page_flip_target(struct drm_crtc *crtc,
				 struct drm_framebuffer *fb,
				 struct drm_pending_vblank_event *event,
				 uint32_t page_flip_flags, uint32_t target,
				 struct drm_modeset_acquire_ctx *ctx);
extern const struct drm_mode_config_funcs amdgpu_mode_funcs;

#endif
Commit	Line	Data
d38ceaf9 AD	1	/*
	2	* Copyright 2000 ATI Technologies Inc., Markham, Ontario, and
	3	* VA Linux Systems Inc., Fremont, California.
	4	* Copyright 2008 Red Hat Inc.
	5	*
	6	* Permission is hereby granted, free of charge, to any person obtaining a
	7	* copy of this software and associated documentation files (the "Software"),
	8	* to deal in the Software without restriction, including without limitation
	9	* the rights to use, copy, modify, merge, publish, distribute, sublicense,
	10	* and/or sell copies of the Software, and to permit persons to whom the
	11	* Software is furnished to do so, subject to the following conditions:
	12	*
	13	* The above copyright notice and this permission notice shall be included in
	14	* all copies or substantial portions of the Software.
	15	*
	16	* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
	17	* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
	18	* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
	19	* THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
	20	* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
	21	* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
	22	* OTHER DEALINGS IN THE SOFTWARE.
	23	*
	24	* Original Authors:
	25	* Kevin E. Martin, Rickard E. Faith, Alan Hourihane
	26	*
	27	* Kernel port Author: Dave Airlie
	28	*/
	29
	30	#ifndef AMDGPU_MODE_H
	31	#define AMDGPU_MODE_H
	32
	33	#include <drm/drm_crtc.h>
	34	#include <drm/drm_edid.h>
9338203c	35	#include <drm/drm_encoder.h>
d38ceaf9 AD	36	#include <drm/drm_dp_helper.h>
	37	#include <drm/drm_fixed.h>
	38	#include <drm/drm_crtc_helper.h>
b516a9ef	39	#include <drm/drm_fb_helper.h>
d38ceaf9 AD	40	#include <drm/drm_plane_helper.h>
	41	#include <linux/i2c.h>
	42	#include <linux/i2c-algo-bit.h>
46ac3622 ED	43	#include <linux/hrtimer.h>
46ac3622 ED	44	#include "amdgpu_irq.h"
d38ceaf9 AD	45
	46	struct amdgpu_bo;
	47	struct amdgpu_device;
	48	struct amdgpu_encoder;
	49	struct amdgpu_router;
	50	struct amdgpu_hpd;
	51
	52	#define to_amdgpu_crtc(x) container_of(x, struct amdgpu_crtc, base)
	53	#define to_amdgpu_connector(x) container_of(x, struct amdgpu_connector, base)
	54	#define to_amdgpu_encoder(x) container_of(x, struct amdgpu_encoder, base)
	55	#define to_amdgpu_framebuffer(x) container_of(x, struct amdgpu_framebuffer, base)
	56
	57	#define AMDGPU_MAX_HPD_PINS 6
	58	#define AMDGPU_MAX_CRTCS 6
22384459	59	#define AMDGPU_MAX_AFMT_BLOCKS 9
d38ceaf9 AD	60
	61	enum amdgpu_rmx_type {
	62	RMX_OFF,
	63	RMX_FULL,
	64	RMX_CENTER,
	65	RMX_ASPECT
	66	};
	67
	68	enum amdgpu_underscan_type {
	69	UNDERSCAN_OFF,
	70	UNDERSCAN_ON,
	71	UNDERSCAN_AUTO,
	72	};
	73
	74	#define AMDGPU_HPD_CONNECT_INT_DELAY_IN_MS 50
	75	#define AMDGPU_HPD_DISCONNECT_INT_DELAY_IN_MS 10
	76
	77	enum amdgpu_hpd_id {
	78	AMDGPU_HPD_1 = 0,
	79	AMDGPU_HPD_2,
	80	AMDGPU_HPD_3,
	81	AMDGPU_HPD_4,
	82	AMDGPU_HPD_5,
	83	AMDGPU_HPD_6,
	84	AMDGPU_HPD_LAST,
	85	AMDGPU_HPD_NONE = 0xff,
	86	};
	87
	88	enum amdgpu_crtc_irq {
	89	AMDGPU_CRTC_IRQ_VBLANK1 = 0,
	90	AMDGPU_CRTC_IRQ_VBLANK2,
	91	AMDGPU_CRTC_IRQ_VBLANK3,
	92	AMDGPU_CRTC_IRQ_VBLANK4,
	93	AMDGPU_CRTC_IRQ_VBLANK5,
	94	AMDGPU_CRTC_IRQ_VBLANK6,
	95	AMDGPU_CRTC_IRQ_VLINE1,
	96	AMDGPU_CRTC_IRQ_VLINE2,
	97	AMDGPU_CRTC_IRQ_VLINE3,
	98	AMDGPU_CRTC_IRQ_VLINE4,
	99	AMDGPU_CRTC_IRQ_VLINE5,
	100	AMDGPU_CRTC_IRQ_VLINE6,
	101	AMDGPU_CRTC_IRQ_LAST,
	102	AMDGPU_CRTC_IRQ_NONE = 0xff
	103	};
	104
	105	enum amdgpu_pageflip_irq {
	106	AMDGPU_PAGEFLIP_IRQ_D1 = 0,
	107	AMDGPU_PAGEFLIP_IRQ_D2,
	108	AMDGPU_PAGEFLIP_IRQ_D3,
	109	AMDGPU_PAGEFLIP_IRQ_D4,
	110	AMDGPU_PAGEFLIP_IRQ_D5,
	111	AMDGPU_PAGEFLIP_IRQ_D6,
	112	AMDGPU_PAGEFLIP_IRQ_LAST,
	113	AMDGPU_PAGEFLIP_IRQ_NONE = 0xff
	114	};
	115
	116	enum amdgpu_flip_status {
	117	AMDGPU_FLIP_NONE,
	118	AMDGPU_FLIP_PENDING,
	119	AMDGPU_FLIP_SUBMITTED
	120	};
	121
	122	#define AMDGPU_MAX_I2C_BUS 16
	123
124	/* amdgpu gpio-based i2c
125	* 1. "mask" reg and bits
126	* grabs the gpio pins for software use
127	* 0=not held 1=held
128	* 2. "a" reg and bits
129	* output pin value
130	* 0=low 1=high
131	* 3. "en" reg and bits
132	* sets the pin direction
133	* 0=input 1=output
134	* 4. "y" reg and bits
135	* input pin value
136	* 0=low 1=high
137	*/
138	struct amdgpu_i2c_bus_rec {
139	bool valid;
140	/* id used by atom */
141	uint8_t i2c_id;
142	/* id used by atom */
143	enum amdgpu_hpd_id hpd;
144	/* can be used with hw i2c engine */
145	bool hw_capable;
146	/* uses multi-media i2c engine */
147	bool mm_i2c;
148	/* regs and bits */
149	uint32_t mask_clk_reg;
150	uint32_t mask_data_reg;
151	uint32_t a_clk_reg;
152	uint32_t a_data_reg;
153	uint32_t en_clk_reg;
154	uint32_t en_data_reg;
155	uint32_t y_clk_reg;
156	uint32_t y_data_reg;
157	uint32_t mask_clk_mask;
158	uint32_t mask_data_mask;
159	uint32_t a_clk_mask;
160	uint32_t a_data_mask;
161	uint32_t en_clk_mask;
162	uint32_t en_data_mask;
163	uint32_t y_clk_mask;
164	uint32_t y_data_mask;
165	};
166
167	#define AMDGPU_MAX_BIOS_CONNECTOR 16
168
169	/* pll flags */
170	#define AMDGPU_PLL_USE_BIOS_DIVS (1 << 0)
171	#define AMDGPU_PLL_NO_ODD_POST_DIV (1 << 1)
172	#define AMDGPU_PLL_USE_REF_DIV (1 << 2)
173	#define AMDGPU_PLL_LEGACY (1 << 3)
174	#define AMDGPU_PLL_PREFER_LOW_REF_DIV (1 << 4)
175	#define AMDGPU_PLL_PREFER_HIGH_REF_DIV (1 << 5)
176	#define AMDGPU_PLL_PREFER_LOW_FB_DIV (1 << 6)
177	#define AMDGPU_PLL_PREFER_HIGH_FB_DIV (1 << 7)
178	#define AMDGPU_PLL_PREFER_LOW_POST_DIV (1 << 8)
179	#define AMDGPU_PLL_PREFER_HIGH_POST_DIV (1 << 9)
180	#define AMDGPU_PLL_USE_FRAC_FB_DIV (1 << 10)
181	#define AMDGPU_PLL_PREFER_CLOSEST_LOWER (1 << 11)
182	#define AMDGPU_PLL_USE_POST_DIV (1 << 12)
183	#define AMDGPU_PLL_IS_LCD (1 << 13)
184	#define AMDGPU_PLL_PREFER_MINM_OVER_MAXP (1 << 14)
185
186	struct amdgpu_pll {
187	/* reference frequency */
188	uint32_t reference_freq;
189
190	/* fixed dividers */
191	uint32_t reference_div;
192	uint32_t post_div;
193
194	/* pll in/out limits */
195	uint32_t pll_in_min;
196	uint32_t pll_in_max;
197	uint32_t pll_out_min;
198	uint32_t pll_out_max;
199	uint32_t lcd_pll_out_min;
200	uint32_t lcd_pll_out_max;
201	uint32_t best_vco;
202
203	/* divider limits */
204	uint32_t min_ref_div;
205	uint32_t max_ref_div;
206	uint32_t min_post_div;
207	uint32_t max_post_div;
208	uint32_t min_feedback_div;
209	uint32_t max_feedback_div;
210	uint32_t min_frac_feedback_div;
211	uint32_t max_frac_feedback_div;
212
213	/* flags for the current clock */
214	uint32_t flags;
215
216	/* pll id */
217	uint32_t id;
218	};
219
220	struct amdgpu_i2c_chan {
221	struct i2c_adapter adapter;
222	struct drm_device *dev;
223	struct i2c_algo_bit_data bit;
224	struct amdgpu_i2c_bus_rec rec;
225	struct drm_dp_aux aux;
226	bool has_aux;
227	struct mutex mutex;
228	};
229
230	struct amdgpu_fbdev;
231
232	struct amdgpu_afmt {
233	bool enabled;
234	int offset;
235	bool last_buffer_filled_status;
236	int id;
237	struct amdgpu_audio_pin *pin;
238	};
239
240	/*
241	* Audio
242	*/
243	struct amdgpu_audio_pin {
244	int channels;
245	int rate;
246	int bits_per_sample;
247	u8 status_bits;
248	u8 category_code;
249	u32 offset;
250	bool connected;
251	u32 id;
252	};
253
254	struct amdgpu_audio {
255	bool enabled;
256	struct amdgpu_audio_pin pin[AMDGPU_MAX_AFMT_BLOCKS];
257	int num_pins;
258	};
259
260	struct amdgpu_mode_mc_save {
261	u32 vga_render_control;
262	u32 vga_hdp_control;
263	bool crtc_enabled[AMDGPU_MAX_CRTCS];
264	};
265
266	struct amdgpu_display_funcs {
267	/* vga render */
268	void (set_vga_render_state)(struct amdgpu_device adev, bool render);
269	/* display watermarks */
270	void (bandwidth_update)(struct amdgpu_device adev);
271	/* get frame count */
272	u32 (vblank_get_counter)(struct amdgpu_device adev, int crtc);
273	/* wait for vblank */
274	void (vblank_wait)(struct amdgpu_device adev, int crtc);
d38ceaf9 AD	275	/* set backlight level */
	276	void (backlight_set_level)(struct amdgpu_encoder amdgpu_encoder,
	277	u8 level);
	278	/* get backlight level */
	279	u8 (backlight_get_level)(struct amdgpu_encoder amdgpu_encoder);
	280	/* hotplug detect */
	281	bool (hpd_sense)(struct amdgpu_device adev, enum amdgpu_hpd_id hpd);
	282	void (hpd_set_polarity)(struct amdgpu_device adev,
	283	enum amdgpu_hpd_id hpd);
	284	u32 (hpd_get_gpio_reg)(struct amdgpu_device adev);
	285	/* pageflipping */
	286	void (page_flip)(struct amdgpu_device adev,
cb9e59d7	287	int crtc_id, u64 crtc_base, bool async);
d38ceaf9 AD	288	int (page_flip_get_scanoutpos)(struct amdgpu_device adev, int crtc,
	289	u32 vbl, u32 position);
	290	/* display topology setup */
	291	void (add_encoder)(struct amdgpu_device adev,
	292	uint32_t encoder_enum,
	293	uint32_t supported_device,
	294	u16 caps);
	295	void (add_connector)(struct amdgpu_device adev,
	296	uint32_t connector_id,
	297	uint32_t supported_device,
	298	int connector_type,
	299	struct amdgpu_i2c_bus_rec *i2c_bus,
	300	uint16_t connector_object_id,
	301	struct amdgpu_hpd *hpd,
	302	struct amdgpu_router *router);
	303	void (stop_mc_access)(struct amdgpu_device adev,
	304	struct amdgpu_mode_mc_save *save);
	305	void (resume_mc_access)(struct amdgpu_device adev,
	306	struct amdgpu_mode_mc_save *save);
	307	};
	308
	309	struct amdgpu_mode_info {
	310	struct atom_context *atom_context;
	311	struct card_info *atom_card_info;
	312	bool mode_config_initialized;
f195038c AD	313	struct amdgpu_crtc *crtcs[AMDGPU_MAX_CRTCS];
f195038c AD	314	struct amdgpu_afmt *afmt[AMDGPU_MAX_AFMT_BLOCKS];
d38ceaf9 AD	315	/* DVI-I properties */
	316	struct drm_property *coherent_mode_property;
	317	/* DAC enable load detect */
	318	struct drm_property *load_detect_property;
	319	/* underscan */
	320	struct drm_property *underscan_property;
	321	struct drm_property *underscan_hborder_property;
	322	struct drm_property *underscan_vborder_property;
	323	/* audio */
	324	struct drm_property *audio_property;
	325	/* FMT dithering */
	326	struct drm_property *dither_property;
	327	/* hardcoded DFP edid from BIOS */
	328	struct edid *bios_hardcoded_edid;
	329	int bios_hardcoded_edid_size;
	330
	331	/* pointer to fbdev info structure */
	332	struct amdgpu_fbdev *rfbdev;
	333	/* firmware flags */
	334	u16 firmware_flags;
	335	/* pointer to backlight encoder */
	336	struct amdgpu_encoder *bl_encoder;
	337	struct amdgpu_audio audio; /* audio stuff */
	338	int num_crtc; /* number of crtcs */
	339	int num_hpd; /* number of hpd pins */
	340	int num_dig; /* number of dig blocks */
	341	int disp_priority;
	342	const struct amdgpu_display_funcs *funcs;
	343	};
	344
	345	#define AMDGPU_MAX_BL_LEVEL 0xFF
	346
	347	#if defined(CONFIG_BACKLIGHT_CLASS_DEVICE) \|\| defined(CONFIG_BACKLIGHT_CLASS_DEVICE_MODULE)
	348
	349	struct amdgpu_backlight_privdata {
	350	struct amdgpu_encoder *encoder;
	351	uint8_t negative;
	352	};
	353
	354	#endif
	355
	356	struct amdgpu_atom_ss {
	357	uint16_t percentage;
	358	uint16_t percentage_divider;
	359	uint8_t type;
	360	uint16_t step;
	361	uint8_t delay;
	362	uint8_t range;
	363	uint8_t refdiv;
	364	/* asic_ss */
	365	uint16_t rate;
	366	uint16_t amount;
	367	};
	368
	369	struct amdgpu_crtc {
	370	struct drm_crtc base;
	371	int crtc_id;
d38ceaf9 AD	372	bool enabled;
	373	bool can_tile;
	374	uint32_t crtc_offset;
	375	struct drm_gem_object *cursor_bo;
	376	uint64_t cursor_addr;
29275a9b AD	377	int cursor_x;
	378	int cursor_y;
	379	int cursor_hot_x;
	380	int cursor_hot_y;
d38ceaf9 AD	381	int cursor_width;
	382	int cursor_height;
	383	int max_cursor_width;
	384	int max_cursor_height;
	385	enum amdgpu_rmx_type rmx_type;
	386	u8 h_border;
	387	u8 v_border;
	388	fixed20_12 vsc;
	389	fixed20_12 hsc;
	390	struct drm_display_mode native_mode;
	391	u32 pll_id;
	392	/* page flipping */
d38ceaf9 AD	393	struct amdgpu_flip_work *pflip_works;
	394	enum amdgpu_flip_status pflip_status;
	395	int deferred_flip_completion;
	396	/* pll sharing */
	397	struct amdgpu_atom_ss ss;
	398	bool ss_enabled;
	399	u32 adjusted_clock;
	400	int bpc;
	401	u32 pll_reference_div;
	402	u32 pll_post_div;
	403	u32 pll_flags;
	404	struct drm_encoder *encoder;
	405	struct drm_connector *connector;
	406	/* for dpm */
	407	u32 line_time;
	408	u32 wm_low;
	409	u32 wm_high;
8e36f9d3	410	u32 lb_vblank_lead_lines;
d38ceaf9	411	struct drm_display_mode hw_mode;
0f66356d ED	412	/* for virtual dce */
	413	struct hrtimer vblank_timer;
	414	enum amdgpu_interrupt_state vsync_timer_enabled;
d38ceaf9 AD	415	};
	416
	417	struct amdgpu_encoder_atom_dig {
	418	bool linkb;
	419	/* atom dig */
	420	bool coherent_mode;
	421	int dig_encoder; /* -1 disabled, 0 DIGA, 1 DIGB, etc. */
	422	/* atom lvds/edp */
	423	uint32_t lcd_misc;
	424	uint16_t panel_pwr_delay;
	425	uint32_t lcd_ss_id;
	426	/* panel mode */
	427	struct drm_display_mode native_mode;
	428	struct backlight_device *bl_dev;
	429	int dpms_mode;
	430	uint8_t backlight_level;
	431	int panel_mode;
	432	struct amdgpu_afmt *afmt;
	433	};
	434
	435	struct amdgpu_encoder {
	436	struct drm_encoder base;
	437	uint32_t encoder_enum;
	438	uint32_t encoder_id;
	439	uint32_t devices;
	440	uint32_t active_device;
	441	uint32_t flags;
	442	uint32_t pixel_clock;
	443	enum amdgpu_rmx_type rmx_type;
	444	enum amdgpu_underscan_type underscan_type;
	445	uint32_t underscan_hborder;
	446	uint32_t underscan_vborder;
	447	struct drm_display_mode native_mode;
	448	void *enc_priv;
	449	int audio_polling_active;
	450	bool is_ext_encoder;
	451	u16 caps;
	452	};
	453
	454	struct amdgpu_connector_atom_dig {
	455	/* displayport */
	456	u8 dpcd[DP_RECEIVER_CAP_SIZE];
	457	u8 dp_sink_type;
	458	int dp_clock;
	459	int dp_lane_count;
	460	bool edp_on;
	461	};
	462
	463	struct amdgpu_gpio_rec {
	464	bool valid;
	465	u8 id;
	466	u32 reg;
	467	u32 mask;
	468	u32 shift;
	469	};
	470
	471	struct amdgpu_hpd {
	472	enum amdgpu_hpd_id hpd;
	473	u8 plugged_state;
	474	struct amdgpu_gpio_rec gpio;
	475	};
	476
	477	struct amdgpu_router {
	478	u32 router_id;
479	struct amdgpu_i2c_bus_rec i2c_info;
480	u8 i2c_addr;
481	/* i2c mux */
482	bool ddc_valid;
483	u8 ddc_mux_type;
484	u8 ddc_mux_control_pin;
485	u8 ddc_mux_state;
486	/* clock/data mux */
487	bool cd_valid;
488	u8 cd_mux_type;
489	u8 cd_mux_control_pin;
490	u8 cd_mux_state;
491	};
492
493	enum amdgpu_connector_audio {
494	AMDGPU_AUDIO_DISABLE = 0,
495	AMDGPU_AUDIO_ENABLE = 1,
496	AMDGPU_AUDIO_AUTO = 2
497	};
498
499	enum amdgpu_connector_dither {
500	AMDGPU_FMT_DITHER_DISABLE = 0,
501	AMDGPU_FMT_DITHER_ENABLE = 1,
502	};
503
504	struct amdgpu_connector {
505	struct drm_connector base;
506	uint32_t connector_id;
507	uint32_t devices;
508	struct amdgpu_i2c_chan *ddc_bus;
509	/* some systems have an hdmi and vga port with a shared ddc line */
510	bool shared_ddc;
511	bool use_digital;
512	/* we need to mind the EDID between detect
513	and get modes due to analog/digital/tvencoder */
514	struct edid *edid;
515	void *con_priv;
516	bool dac_load_detect;
517	bool detected_by_load; /* if the connection status was determined by load */
518	uint16_t connector_object_id;
519	struct amdgpu_hpd hpd;
520	struct amdgpu_router router;
521	struct amdgpu_i2c_chan *router_bus;
522	enum amdgpu_connector_audio audio;
523	enum amdgpu_connector_dither dither;
524	unsigned pixelclock_for_modeset;
525	};
526
527	struct amdgpu_framebuffer {
528	struct drm_framebuffer base;
529	struct drm_gem_object *obj;
530	};
531
532	#define ENCODER_MODE_IS_DP(em) (((em) == ATOM_ENCODER_MODE_DP) \|\| \
533	((em) == ATOM_ENCODER_MODE_DP_MST))
534
8e36f9d3	535	/* Driver internal use only flags of amdgpu_get_crtc_scanoutpos() */
1bf6ad62 DV	536	#define DRM_SCANOUTPOS_VALID (1 << 0)
	537	#define DRM_SCANOUTPOS_IN_VBLANK (1 << 1)
	538	#define DRM_SCANOUTPOS_ACCURATE (1 << 2)
edf600da	539	#define USE_REAL_VBLANKSTART (1 << 30)
8e36f9d3 AD	540	#define GET_DISTANCE_TO_VBLANKSTART (1 << 31)
8e36f9d3 AD	541
d38ceaf9 AD	542	void amdgpu_link_encoder_connector(struct drm_device *dev);
	543
	544	struct drm_connector *
	545	amdgpu_get_connector_for_encoder(struct drm_encoder *encoder);
	546	struct drm_connector *
	547	amdgpu_get_connector_for_encoder_init(struct drm_encoder *encoder);
	548	bool amdgpu_dig_monitor_is_duallink(struct drm_encoder *encoder,
	549	u32 pixel_clock);
	550
	551	u16 amdgpu_encoder_get_dp_bridge_encoder_id(struct drm_encoder *encoder);
	552	struct drm_encoder amdgpu_get_external_encoder(struct drm_encoder encoder);
	553
	554	bool amdgpu_ddc_probe(struct amdgpu_connector *amdgpu_connector, bool use_aux);
	555
	556	void amdgpu_encoder_set_active_device(struct drm_encoder *encoder);
	557
88e72717 TR	558	int amdgpu_get_crtc_scanoutpos(struct drm_device *dev, unsigned int pipe,
	559	unsigned int flags, int vpos, int hpos,
	560	ktime_t stime, ktime_t etime,
	561	const struct drm_display_mode *mode);
d38ceaf9 AD	562
	563	int amdgpu_framebuffer_init(struct drm_device *dev,
	564	struct amdgpu_framebuffer *rfb,
1eb83451	565	const struct drm_mode_fb_cmd2 *mode_cmd,
d38ceaf9 AD	566	struct drm_gem_object *obj);
	567
	568	int amdgpufb_remove(struct drm_device dev, struct drm_framebuffer fb);
	569
	570	void amdgpu_enc_destroy(struct drm_encoder *encoder);
	571	void amdgpu_copy_fb(struct drm_device dev, struct drm_gem_object dst_obj);
	572	bool amdgpu_crtc_scaling_mode_fixup(struct drm_crtc *crtc,
	573	const struct drm_display_mode *mode,
	574	struct drm_display_mode *adjusted_mode);
	575	void amdgpu_panel_mode_fixup(struct drm_encoder *encoder,
	576	struct drm_display_mode *adjusted_mode);
	577	int amdgpu_crtc_idx_to_irq_type(struct amdgpu_device *adev, int crtc);
	578
	579	/* fbdev layer */
	580	int amdgpu_fbdev_init(struct amdgpu_device *adev);
	581	void amdgpu_fbdev_fini(struct amdgpu_device *adev);
	582	void amdgpu_fbdev_set_suspend(struct amdgpu_device *adev, int state);
	583	int amdgpu_fbdev_total_size(struct amdgpu_device *adev);
	584	bool amdgpu_fbdev_robj_is_fb(struct amdgpu_device adev, struct amdgpu_bo robj);
8b7530b1	585	void amdgpu_fbdev_restore_mode(struct amdgpu_device *adev);
d38ceaf9 AD	586
	587	void amdgpu_fb_output_poll_changed(struct amdgpu_device *adev);
	588
	589
	590	int amdgpu_align_pitch(struct amdgpu_device *adev, int width, int bpp, bool tiled);
	591
	592	/* amdgpu_display.c */
	593	void amdgpu_print_display_setup(struct drm_device *dev);
	594	int amdgpu_modeset_create_props(struct amdgpu_device *adev);
a4eff9aa DV	595	int amdgpu_crtc_set_config(struct drm_mode_set *set,
a4eff9aa DV	596	struct drm_modeset_acquire_ctx *ctx);
325cbba1 MD	597	int amdgpu_crtc_page_flip_target(struct drm_crtc *crtc,
	598	struct drm_framebuffer *fb,
	599	struct drm_pending_vblank_event *event,
41292b1f DV	600	uint32_t page_flip_flags, uint32_t target,
41292b1f DV	601	struct drm_modeset_acquire_ctx *ctx);
d38ceaf9 AD	602	extern const struct drm_mode_config_funcs amdgpu_mode_funcs;
	603
	604	#endif