]> git.proxmox.com Git - mirror_ubuntu-bionic-kernel.git/blame - drivers/gpu/drm/amd/amdgpu/gmc_v8_0.c
projects / mirror_ubuntu-bionic-kernel.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Merge remote-tracking branches 'asoc/topic/sgtl5000', 'asoc/topic/simple', 'asoc...
[mirror_ubuntu-bionic-kernel.git] / drivers / gpu / drm / amd / amdgpu / gmc_v8_0.c
CommitLineData
aaa36a97
AD		 1/*
2 * Copyright 2014 Advanced Micro Devices, Inc.
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice shall be included in
12 * all copies or substantial portions of the Software.
13 *
14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
17 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20 * OTHER DEALINGS IN THE SOFTWARE.
21 *
22 */
23#include <linux/firmware.h>
24#include "drmP.h"
25#include "amdgpu.h"
26#include "gmc_v8_0.h"
27#include "amdgpu_ucode.h"
28
29#include "gmc/gmc_8_1_d.h"
30#include "gmc/gmc_8_1_sh_mask.h"
31
32#include "bif/bif_5_0_d.h"
33#include "bif/bif_5_0_sh_mask.h"
34
35#include "oss/oss_3_0_d.h"
36#include "oss/oss_3_0_sh_mask.h"
37
38#include "vid.h"
39#include "vi.h"
40
81c59f54 41
aaa36a97
AD		 42static void gmc_v8_0_set_gart_funcs(struct amdgpu_device *adev);
43static void gmc_v8_0_set_irq_funcs(struct amdgpu_device *adev);
34e3205e 44static int gmc_v8_0_wait_for_idle(void *handle);
aaa36a97 45
c65444fe 46MODULE_FIRMWARE("amdgpu/tonga_mc.bin");
2cc0c0b5
FC		 47MODULE_FIRMWARE("amdgpu/polaris11_mc.bin");
48MODULE_FIRMWARE("amdgpu/polaris10_mc.bin");
aaa36a97
AD		 49
50static const u32 golden_settings_tonga_a11[] =
51{
52 mmMC_ARB_WTM_GRPWT_RD, 0x00000003, 0x00000000,
53 mmMC_HUB_RDREQ_DMIF_LIMIT, 0x0000007f, 0x00000028,
54 mmMC_HUB_WDP_UMC, 0x00007fb6, 0x00000991,
55 mmVM_PRT_APERTURE0_LOW_ADDR, 0x0fffffff, 0x0fffffff,
56 mmVM_PRT_APERTURE1_LOW_ADDR, 0x0fffffff, 0x0fffffff,
57 mmVM_PRT_APERTURE2_LOW_ADDR, 0x0fffffff, 0x0fffffff,
58 mmVM_PRT_APERTURE3_LOW_ADDR, 0x0fffffff, 0x0fffffff,
59};
60
61static const u32 tonga_mgcg_cgcg_init[] =
62{
63 mmMC_MEM_POWER_LS, 0xffffffff, 0x00000104
64};
65
127a2628
DZ		 66static const u32 golden_settings_fiji_a10[] =
67{
68 mmVM_PRT_APERTURE0_LOW_ADDR, 0x0fffffff, 0x0fffffff,
69 mmVM_PRT_APERTURE1_LOW_ADDR, 0x0fffffff, 0x0fffffff,
70 mmVM_PRT_APERTURE2_LOW_ADDR, 0x0fffffff, 0x0fffffff,
71 mmVM_PRT_APERTURE3_LOW_ADDR, 0x0fffffff, 0x0fffffff,
72};
73
74static const u32 fiji_mgcg_cgcg_init[] =
75{
76 mmMC_MEM_POWER_LS, 0xffffffff, 0x00000104
77};
78
2cc0c0b5 79static const u32 golden_settings_polaris11_a11[] =
c9778572
FC		 80{
81 mmVM_PRT_APERTURE0_LOW_ADDR, 0x0fffffff, 0x0fffffff,
82 mmVM_PRT_APERTURE1_LOW_ADDR, 0x0fffffff, 0x0fffffff,
83 mmVM_PRT_APERTURE2_LOW_ADDR, 0x0fffffff, 0x0fffffff,
84 mmVM_PRT_APERTURE3_LOW_ADDR, 0x0fffffff, 0x0fffffff
85};
86
2cc0c0b5 87static const u32 golden_settings_polaris10_a11[] =
c9778572
FC		 88{
89 mmMC_ARB_WTM_GRPWT_RD, 0x00000003, 0x00000000,
90 mmVM_PRT_APERTURE0_LOW_ADDR, 0x0fffffff, 0x0fffffff,
91 mmVM_PRT_APERTURE1_LOW_ADDR, 0x0fffffff, 0x0fffffff,
92 mmVM_PRT_APERTURE2_LOW_ADDR, 0x0fffffff, 0x0fffffff,
93 mmVM_PRT_APERTURE3_LOW_ADDR, 0x0fffffff, 0x0fffffff
94};
95
aaa36a97
AD		 96static const u32 cz_mgcg_cgcg_init[] =
97{
98 mmMC_MEM_POWER_LS, 0xffffffff, 0x00000104
99};
100
aade2f04
SL		 101static const u32 stoney_mgcg_cgcg_init[] =
102{
103 mmMC_MEM_POWER_LS, 0xffffffff, 0x00000104
104};
105
6d51c813
HR		 106static const u32 golden_settings_stoney_common[] =
107{
108 mmMC_HUB_RDREQ_UVD, MC_HUB_RDREQ_UVD__PRESCALE_MASK, 0x00000004,
109 mmMC_RD_GRP_OTH, MC_RD_GRP_OTH__UVD_MASK, 0x00600000
110};
aade2f04 111
aaa36a97
AD		 112static void gmc_v8_0_init_golden_registers(struct amdgpu_device *adev)
113{
114 switch (adev->asic_type) {
127a2628
DZ		 115 case CHIP_FIJI:
116 amdgpu_program_register_sequence(adev,
117 fiji_mgcg_cgcg_init,
118 (const u32)ARRAY_SIZE(fiji_mgcg_cgcg_init));
119 amdgpu_program_register_sequence(adev,
120 golden_settings_fiji_a10,
121 (const u32)ARRAY_SIZE(golden_settings_fiji_a10));
122 break;
aaa36a97
AD		 123 case CHIP_TONGA:
124 amdgpu_program_register_sequence(adev,
125 tonga_mgcg_cgcg_init,
126 (const u32)ARRAY_SIZE(tonga_mgcg_cgcg_init));
127 amdgpu_program_register_sequence(adev,
128 golden_settings_tonga_a11,
129 (const u32)ARRAY_SIZE(golden_settings_tonga_a11));
130 break;
2cc0c0b5 131 case CHIP_POLARIS11:
c9778572 132 amdgpu_program_register_sequence(adev,
2cc0c0b5
FC		 133 golden_settings_polaris11_a11,
134 (const u32)ARRAY_SIZE(golden_settings_polaris11_a11));
c9778572 135 break;
2cc0c0b5 136 case CHIP_POLARIS10:
c9778572 137 amdgpu_program_register_sequence(adev,
2cc0c0b5
FC		 138 golden_settings_polaris10_a11,
139 (const u32)ARRAY_SIZE(golden_settings_polaris10_a11));
c9778572 140 break;
aaa36a97
AD		 141 case CHIP_CARRIZO:
142 amdgpu_program_register_sequence(adev,
143 cz_mgcg_cgcg_init,
144 (const u32)ARRAY_SIZE(cz_mgcg_cgcg_init));
145 break;
aade2f04
SL		 146 case CHIP_STONEY:
147 amdgpu_program_register_sequence(adev,
148 stoney_mgcg_cgcg_init,
149 (const u32)ARRAY_SIZE(stoney_mgcg_cgcg_init));
6d51c813
HR		 150 amdgpu_program_register_sequence(adev,
151 golden_settings_stoney_common,
152 (const u32)ARRAY_SIZE(golden_settings_stoney_common));
aade2f04 153 break;
aaa36a97
AD		 154 default:
155 break;
156 }
157}
158
ccd73f24
AD		 159static void gmc_v8_0_mc_stop(struct amdgpu_device *adev,
160 struct amdgpu_mode_mc_save *save)
aaa36a97
AD		 161{
162 u32 blackout;
163
164 if (adev->mode_info.num_crtc)
165 amdgpu_display_stop_mc_access(adev, save);
166
34e3205e 167 gmc_v8_0_wait_for_idle(adev);
aaa36a97
AD		 168
169 blackout = RREG32(mmMC_SHARED_BLACKOUT_CNTL);
170 if (REG_GET_FIELD(blackout, MC_SHARED_BLACKOUT_CNTL, BLACKOUT_MODE) != 1) {
171 /* Block CPU access */
172 WREG32(mmBIF_FB_EN, 0);
173 /* blackout the MC */
174 blackout = REG_SET_FIELD(blackout,
175 MC_SHARED_BLACKOUT_CNTL, BLACKOUT_MODE, 1);
176 WREG32(mmMC_SHARED_BLACKOUT_CNTL, blackout);
177 }
178 /* wait for the MC to settle */
179 udelay(100);
180}
181
ccd73f24
AD		 182static void gmc_v8_0_mc_resume(struct amdgpu_device *adev,
183 struct amdgpu_mode_mc_save *save)
aaa36a97
AD		 184{
185 u32 tmp;
186
187 /* unblackout the MC */
188 tmp = RREG32(mmMC_SHARED_BLACKOUT_CNTL);
189 tmp = REG_SET_FIELD(tmp, MC_SHARED_BLACKOUT_CNTL, BLACKOUT_MODE, 0);
190 WREG32(mmMC_SHARED_BLACKOUT_CNTL, tmp);
191 /* allow CPU access */
192 tmp = REG_SET_FIELD(0, BIF_FB_EN, FB_READ_EN, 1);
193 tmp = REG_SET_FIELD(tmp, BIF_FB_EN, FB_WRITE_EN, 1);
194 WREG32(mmBIF_FB_EN, tmp);
195
196 if (adev->mode_info.num_crtc)
197 amdgpu_display_resume_mc_access(adev, save);
198}
199
200/**
201 * gmc_v8_0_init_microcode - load ucode images from disk
202 *
203 * @adev: amdgpu_device pointer
204 *
205 * Use the firmware interface to load the ucode images into
206 * the driver (not loaded into hw).
207 * Returns 0 on success, error on failure.
208 */
209static int gmc_v8_0_init_microcode(struct amdgpu_device *adev)
210{
211 const char *chip_name;
212 char fw_name[30];
213 int err;
214
215 DRM_DEBUG("\n");
216
217 switch (adev->asic_type) {
aaa36a97
AD		 218 case CHIP_TONGA:
219 chip_name = "tonga";
220 break;
2cc0c0b5
FC		 221 case CHIP_POLARIS11:
222 chip_name = "polaris11";
c9778572 223 break;
2cc0c0b5
FC		 224 case CHIP_POLARIS10:
225 chip_name = "polaris10";
c9778572 226 break;
127a2628 227 case CHIP_FIJI:
aaa36a97 228 case CHIP_CARRIZO:
aade2f04 229 case CHIP_STONEY:
aaa36a97
AD		 230 return 0;
231 default: BUG();
232 }
233
c65444fe 234 snprintf(fw_name, sizeof(fw_name), "amdgpu/%s_mc.bin", chip_name);
aaa36a97
AD		 235 err = request_firmware(&adev->mc.fw, fw_name, adev->dev);
236 if (err)
237 goto out;
238 err = amdgpu_ucode_validate(adev->mc.fw);
239
240out:
241 if (err) {
242 printk(KERN_ERR
243 "mc: Failed to load firmware \"%s\"\n",
244 fw_name);
245 release_firmware(adev->mc.fw);
246 adev->mc.fw = NULL;
247 }
248 return err;
249}
250
251/**
252 * gmc_v8_0_mc_load_microcode - load MC ucode into the hw
253 *
254 * @adev: amdgpu_device pointer
255 *
256 * Load the GDDR MC ucode into the hw (CIK).
257 * Returns 0 on success, error on failure.
258 */
259static int gmc_v8_0_mc_load_microcode(struct amdgpu_device *adev)
260{
261 const struct mc_firmware_header_v1_0 *hdr;
262 const __le32 *fw_data = NULL;
263 const __le32 *io_mc_regs = NULL;
264 u32 running, blackout = 0;
265 int i, ucode_size, regs_size;
266
267 if (!adev->mc.fw)
268 return -EINVAL;
269
c12d2871
AD		 270 /* Skip MC ucode loading on SR-IOV capable boards.
271 * vbios does this for us in asic_init in that case.
272 */
273 if (adev->virtualization.supports_sr_iov)
274 return 0;
275
aaa36a97
AD		 276 hdr = (const struct mc_firmware_header_v1_0 *)adev->mc.fw->data;
277 amdgpu_ucode_print_mc_hdr(&hdr->header);
278
279 adev->mc.fw_version = le32_to_cpu(hdr->header.ucode_version);
280 regs_size = le32_to_cpu(hdr->io_debug_size_bytes) / (4 * 2);
281 io_mc_regs = (const __le32 *)
282 (adev->mc.fw->data + le32_to_cpu(hdr->io_debug_array_offset_bytes));
283 ucode_size = le32_to_cpu(hdr->header.ucode_size_bytes) / 4;
284 fw_data = (const __le32 *)
285 (adev->mc.fw->data + le32_to_cpu(hdr->header.ucode_array_offset_bytes));
286
287 running = REG_GET_FIELD(RREG32(mmMC_SEQ_SUP_CNTL), MC_SEQ_SUP_CNTL, RUN);
288
289 if (running == 0) {
290 if (running) {
291 blackout = RREG32(mmMC_SHARED_BLACKOUT_CNTL);
292 WREG32(mmMC_SHARED_BLACKOUT_CNTL, blackout | 1);
293 }
294
295 /* reset the engine and set to writable */
296 WREG32(mmMC_SEQ_SUP_CNTL, 0x00000008);
297 WREG32(mmMC_SEQ_SUP_CNTL, 0x00000010);
298
299 /* load mc io regs */
300 for (i = 0; i < regs_size; i++) {
301 WREG32(mmMC_SEQ_IO_DEBUG_INDEX, le32_to_cpup(io_mc_regs++));
302 WREG32(mmMC_SEQ_IO_DEBUG_DATA, le32_to_cpup(io_mc_regs++));
303 }
304 /* load the MC ucode */
305 for (i = 0; i < ucode_size; i++)
306 WREG32(mmMC_SEQ_SUP_PGM, le32_to_cpup(fw_data++));
307
308 /* put the engine back into the active state */
309 WREG32(mmMC_SEQ_SUP_CNTL, 0x00000008);
310 WREG32(mmMC_SEQ_SUP_CNTL, 0x00000004);
311 WREG32(mmMC_SEQ_SUP_CNTL, 0x00000001);
312
313 /* wait for training to complete */
314 for (i = 0; i < adev->usec_timeout; i++) {
315 if (REG_GET_FIELD(RREG32(mmMC_SEQ_TRAIN_WAKEUP_CNTL),
316 MC_SEQ_TRAIN_WAKEUP_CNTL, TRAIN_DONE_D0))
317 break;
318 udelay(1);
319 }
320 for (i = 0; i < adev->usec_timeout; i++) {
321 if (REG_GET_FIELD(RREG32(mmMC_SEQ_TRAIN_WAKEUP_CNTL),
322 MC_SEQ_TRAIN_WAKEUP_CNTL, TRAIN_DONE_D1))
323 break;
324 udelay(1);
325 }
326
327 if (running)
328 WREG32(mmMC_SHARED_BLACKOUT_CNTL, blackout);
329 }
330
331 return 0;
332}
333
334static void gmc_v8_0_vram_gtt_location(struct amdgpu_device *adev,
335 struct amdgpu_mc *mc)
336{
337 if (mc->mc_vram_size > 0xFFC0000000ULL) {
338 /* leave room for at least 1024M GTT */
339 dev_warn(adev->dev, "limiting VRAM\n");
340 mc->real_vram_size = 0xFFC0000000ULL;
341 mc->mc_vram_size = 0xFFC0000000ULL;
342 }
343 amdgpu_vram_location(adev, &adev->mc, 0);
344 adev->mc.gtt_base_align = 0;
345 amdgpu_gtt_location(adev, mc);
346}
347
348/**
349 * gmc_v8_0_mc_program - program the GPU memory controller
350 *
351 * @adev: amdgpu_device pointer
352 *
353 * Set the location of vram, gart, and AGP in the GPU's
354 * physical address space (CIK).
355 */
356static void gmc_v8_0_mc_program(struct amdgpu_device *adev)
357{
358 struct amdgpu_mode_mc_save save;
359 u32 tmp;
360 int i, j;
361
362 /* Initialize HDP */
363 for (i = 0, j = 0; i < 32; i++, j += 0x6) {
364 WREG32((0xb05 + j), 0x00000000);
365 WREG32((0xb06 + j), 0x00000000);
366 WREG32((0xb07 + j), 0x00000000);
367 WREG32((0xb08 + j), 0x00000000);
368 WREG32((0xb09 + j), 0x00000000);
369 }
370 WREG32(mmHDP_REG_COHERENCY_FLUSH_CNTL, 0);
371
372 if (adev->mode_info.num_crtc)
373 amdgpu_display_set_vga_render_state(adev, false);
374
375 gmc_v8_0_mc_stop(adev, &save);
34e3205e 376 if (gmc_v8_0_wait_for_idle((void *)adev)) {
aaa36a97
AD		 377 dev_warn(adev->dev, "Wait for MC idle timedout !\n");
378 }
379 /* Update configuration */
380 WREG32(mmMC_VM_SYSTEM_APERTURE_LOW_ADDR,
381 adev->mc.vram_start >> 12);
382 WREG32(mmMC_VM_SYSTEM_APERTURE_HIGH_ADDR,
383 adev->mc.vram_end >> 12);
384 WREG32(mmMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR,
385 adev->vram_scratch.gpu_addr >> 12);
386 tmp = ((adev->mc.vram_end >> 24) & 0xFFFF) << 16;
387 tmp |= ((adev->mc.vram_start >> 24) & 0xFFFF);
388 WREG32(mmMC_VM_FB_LOCATION, tmp);
389 /* XXX double check these! */
390 WREG32(mmHDP_NONSURFACE_BASE, (adev->mc.vram_start >> 8));
391 WREG32(mmHDP_NONSURFACE_INFO, (2 << 7) | (1 << 30));
392 WREG32(mmHDP_NONSURFACE_SIZE, 0x3FFFFFFF);
393 WREG32(mmMC_VM_AGP_BASE, 0);
394 WREG32(mmMC_VM_AGP_TOP, 0x0FFFFFFF);
395 WREG32(mmMC_VM_AGP_BOT, 0x0FFFFFFF);
34e3205e 396 if (gmc_v8_0_wait_for_idle((void *)adev)) {
aaa36a97
AD		 397 dev_warn(adev->dev, "Wait for MC idle timedout !\n");
398 }
399 gmc_v8_0_mc_resume(adev, &save);
400
401 WREG32(mmBIF_FB_EN, BIF_FB_EN__FB_READ_EN_MASK | BIF_FB_EN__FB_WRITE_EN_MASK);
402
403 tmp = RREG32(mmHDP_MISC_CNTL);
13459bd0 404 tmp = REG_SET_FIELD(tmp, HDP_MISC_CNTL, FLUSH_INVALIDATE_CACHE, 0);
aaa36a97
AD		 405 WREG32(mmHDP_MISC_CNTL, tmp);
406
407 tmp = RREG32(mmHDP_HOST_PATH_CNTL);
408 WREG32(mmHDP_HOST_PATH_CNTL, tmp);
409}
410
411/**
412 * gmc_v8_0_mc_init - initialize the memory controller driver params
413 *
414 * @adev: amdgpu_device pointer
415 *
416 * Look up the amount of vram, vram width, and decide how to place
417 * vram and gart within the GPU's physical address space (CIK).
418 * Returns 0 for success.
419 */
420static int gmc_v8_0_mc_init(struct amdgpu_device *adev)
421{
422 u32 tmp;
423 int chansize, numchan;
424
425 /* Get VRAM informations */
426 tmp = RREG32(mmMC_ARB_RAMCFG);
427 if (REG_GET_FIELD(tmp, MC_ARB_RAMCFG, CHANSIZE)) {
428 chansize = 64;
429 } else {
430 chansize = 32;
431 }
432 tmp = RREG32(mmMC_SHARED_CHMAP);
433 switch (REG_GET_FIELD(tmp, MC_SHARED_CHMAP, NOOFCHAN)) {
434 case 0:
435 default:
436 numchan = 1;
437 break;
438 case 1:
439 numchan = 2;
440 break;
441 case 2:
442 numchan = 4;
443 break;
444 case 3:
445 numchan = 8;
446 break;
447 case 4:
448 numchan = 3;
449 break;
450 case 5:
451 numchan = 6;
452 break;
453 case 6:
454 numchan = 10;
455 break;
456 case 7:
457 numchan = 12;
458 break;
459 case 8:
460 numchan = 16;
461 break;
462 }
463 adev->mc.vram_width = numchan * chansize;
464 /* Could aper size report 0 ? */
465 adev->mc.aper_base = pci_resource_start(adev->pdev, 0);
466 adev->mc.aper_size = pci_resource_len(adev->pdev, 0);
467 /* size in MB on si */
468 adev->mc.mc_vram_size = RREG32(mmCONFIG_MEMSIZE) * 1024ULL * 1024ULL;
469 adev->mc.real_vram_size = RREG32(mmCONFIG_MEMSIZE) * 1024ULL * 1024ULL;
470 adev->mc.visible_vram_size = adev->mc.aper_size;
471
a1493cd5
AD		 472 /* In case the PCI BAR is larger than the actual amount of vram */
473 if (adev->mc.visible_vram_size > adev->mc.real_vram_size)
474 adev->mc.visible_vram_size = adev->mc.real_vram_size;
475
aaa36a97
AD		 476 /* unless the user had overridden it, set the gart
477 * size equal to the 1024 or vram, whichever is larger.
478 */
479 if (amdgpu_gart_size == -1)
480 adev->mc.gtt_size = max((1024ULL << 20), adev->mc.mc_vram_size);
481 else
482 adev->mc.gtt_size = (uint64_t)amdgpu_gart_size << 20;
483
484 gmc_v8_0_vram_gtt_location(adev, &adev->mc);
485
486 return 0;
487}
488
489/*
490 * GART
491 * VMID 0 is the physical GPU addresses as used by the kernel.
492 * VMIDs 1-15 are used for userspace clients and are handled
493 * by the amdgpu vm/hsa code.
494 */
495
496/**
497 * gmc_v8_0_gart_flush_gpu_tlb - gart tlb flush callback
498 *
499 * @adev: amdgpu_device pointer
500 * @vmid: vm instance to flush
501 *
502 * Flush the TLB for the requested page table (CIK).
503 */
504static void gmc_v8_0_gart_flush_gpu_tlb(struct amdgpu_device *adev,
505 uint32_t vmid)
506{
507 /* flush hdp cache */
508 WREG32(mmHDP_MEM_COHERENCY_FLUSH_CNTL, 0);
509
510 /* bits 0-15 are the VM contexts0-15 */
511 WREG32(mmVM_INVALIDATE_REQUEST, 1 << vmid);
512}
513
514/**
515 * gmc_v8_0_gart_set_pte_pde - update the page tables using MMIO
516 *
517 * @adev: amdgpu_device pointer
518 * @cpu_pt_addr: cpu address of the page table
519 * @gpu_page_idx: entry in the page table to update
520 * @addr: dst addr to write into pte/pde
521 * @flags: access flags
522 *
523 * Update the page tables using the CPU.
524 */
525static int gmc_v8_0_gart_set_pte_pde(struct amdgpu_device *adev,
526 void *cpu_pt_addr,
527 uint32_t gpu_page_idx,
528 uint64_t addr,
529 uint32_t flags)
530{
531 void __iomem *ptr = (void *)cpu_pt_addr;
532 uint64_t value;
533
534 /*
535 * PTE format on VI:
536 * 63:40 reserved
537 * 39:12 4k physical page base address
538 * 11:7 fragment
539 * 6 write
540 * 5 read
541 * 4 exe
542 * 3 reserved
543 * 2 snooped
544 * 1 system
545 * 0 valid
546 *
547 * PDE format on VI:
548 * 63:59 block fragment size
549 * 58:40 reserved
550 * 39:1 physical base address of PTE
551 * bits 5:1 must be 0.
552 * 0 valid
553 */
554 value = addr & 0x000000FFFFFFF000ULL;
555 value |= flags;
556 writeq(value, ptr + (gpu_page_idx * 8));
557
558 return 0;
559}
560
d9c13156
CK		 561/**
562 * gmc_v8_0_set_fault_enable_default - update VM fault handling
563 *
564 * @adev: amdgpu_device pointer
565 * @value: true redirects VM faults to the default page
566 */
567static void gmc_v8_0_set_fault_enable_default(struct amdgpu_device *adev,
568 bool value)
569{
570 u32 tmp;
571
572 tmp = RREG32(mmVM_CONTEXT1_CNTL);
573 tmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,
574 RANGE_PROTECTION_FAULT_ENABLE_DEFAULT, value);
575 tmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,
576 DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT, value);
577 tmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,
578 PDE0_PROTECTION_FAULT_ENABLE_DEFAULT, value);
579 tmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,
580 VALID_PROTECTION_FAULT_ENABLE_DEFAULT, value);
581 tmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,
582 READ_PROTECTION_FAULT_ENABLE_DEFAULT, value);
583 tmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,
584 WRITE_PROTECTION_FAULT_ENABLE_DEFAULT, value);
585 tmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL,
586 EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT, value);
587 WREG32(mmVM_CONTEXT1_CNTL, tmp);
588}
589
aaa36a97
AD		 590/**
591 * gmc_v8_0_gart_enable - gart enable
592 *
593 * @adev: amdgpu_device pointer
594 *
595 * This sets up the TLBs, programs the page tables for VMID0,
596 * sets up the hw for VMIDs 1-15 which are allocated on
597 * demand, and sets up the global locations for the LDS, GDS,
598 * and GPUVM for FSA64 clients (CIK).
599 * Returns 0 for success, errors for failure.
600 */
601static int gmc_v8_0_gart_enable(struct amdgpu_device *adev)
602{
603 int r, i;
604 u32 tmp;
605
606 if (adev->gart.robj == NULL) {
607 dev_err(adev->dev, "No VRAM object for PCIE GART.\n");
608 return -EINVAL;
609 }
610 r = amdgpu_gart_table_vram_pin(adev);
611 if (r)
612 return r;
613 /* Setup TLB control */
614 tmp = RREG32(mmMC_VM_MX_L1_TLB_CNTL);
615 tmp = REG_SET_FIELD(tmp, MC_VM_MX_L1_TLB_CNTL, ENABLE_L1_TLB, 1);
616 tmp = REG_SET_FIELD(tmp, MC_VM_MX_L1_TLB_CNTL, ENABLE_L1_FRAGMENT_PROCESSING, 1);
617 tmp = REG_SET_FIELD(tmp, MC_VM_MX_L1_TLB_CNTL, SYSTEM_ACCESS_MODE, 3);
618 tmp = REG_SET_FIELD(tmp, MC_VM_MX_L1_TLB_CNTL, ENABLE_ADVANCED_DRIVER_MODEL, 1);
619 tmp = REG_SET_FIELD(tmp, MC_VM_MX_L1_TLB_CNTL, SYSTEM_APERTURE_UNMAPPED_ACCESS, 0);
620 WREG32(mmMC_VM_MX_L1_TLB_CNTL, tmp);
621 /* Setup L2 cache */
622 tmp = RREG32(mmVM_L2_CNTL);
623 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL, ENABLE_L2_CACHE, 1);
624 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL, ENABLE_L2_FRAGMENT_PROCESSING, 1);
625 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL, ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE, 1);
626 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL, ENABLE_L2_PDE0_CACHE_LRU_UPDATE_BY_WRITE, 1);
627 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL, EFFECTIVE_L2_QUEUE_SIZE, 7);
628 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL, CONTEXT1_IDENTITY_ACCESS_MODE, 1);
a80b3047 629 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL, ENABLE_DEFAULT_PAGE_OUT_TO_SYSTEM_MEMORY, 1);
aaa36a97
AD		 630 WREG32(mmVM_L2_CNTL, tmp);
631 tmp = RREG32(mmVM_L2_CNTL2);
632 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL2, INVALIDATE_ALL_L1_TLBS, 1);
633 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL2, INVALIDATE_L2_CACHE, 1);
634 WREG32(mmVM_L2_CNTL2, tmp);
635 tmp = RREG32(mmVM_L2_CNTL3);
636 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL3, L2_CACHE_BIGK_ASSOCIATIVITY, 1);
637 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL3, BANK_SELECT, 4);
638 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL3, L2_CACHE_BIGK_FRAGMENT_SIZE, 4);
639 WREG32(mmVM_L2_CNTL3, tmp);
640 /* XXX: set to enable PTE/PDE in system memory */
641 tmp = RREG32(mmVM_L2_CNTL4);
642 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL4, VMC_TAP_CONTEXT0_PDE_REQUEST_PHYSICAL, 0);
643 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL4, VMC_TAP_CONTEXT0_PDE_REQUEST_SHARED, 0);
644 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL4, VMC_TAP_CONTEXT0_PDE_REQUEST_SNOOP, 0);
645 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL4, VMC_TAP_CONTEXT0_PTE_REQUEST_PHYSICAL, 0);
646 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL4, VMC_TAP_CONTEXT0_PTE_REQUEST_SHARED, 0);
647 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL4, VMC_TAP_CONTEXT0_PTE_REQUEST_SNOOP, 0);
648 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL4, VMC_TAP_CONTEXT1_PDE_REQUEST_PHYSICAL, 0);
649 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL4, VMC_TAP_CONTEXT1_PDE_REQUEST_SHARED, 0);
650 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL4, VMC_TAP_CONTEXT1_PDE_REQUEST_SNOOP, 0);
651 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL4, VMC_TAP_CONTEXT1_PTE_REQUEST_PHYSICAL, 0);
652 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL4, VMC_TAP_CONTEXT1_PTE_REQUEST_SHARED, 0);
653 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL4, VMC_TAP_CONTEXT1_PTE_REQUEST_SNOOP, 0);
654 WREG32(mmVM_L2_CNTL4, tmp);
655 /* setup context0 */
656 WREG32(mmVM_CONTEXT0_PAGE_TABLE_START_ADDR, adev->mc.gtt_start >> 12);
9c97b5ab 657 WREG32(mmVM_CONTEXT0_PAGE_TABLE_END_ADDR, adev->mc.gtt_end >> 12);
aaa36a97
AD		 658 WREG32(mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR, adev->gart.table_addr >> 12);
659 WREG32(mmVM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR,
660 (u32)(adev->dummy_page.addr >> 12));
661 WREG32(mmVM_CONTEXT0_CNTL2, 0);
662 tmp = RREG32(mmVM_CONTEXT0_CNTL);
663 tmp = REG_SET_FIELD(tmp, VM_CONTEXT0_CNTL, ENABLE_CONTEXT, 1);
664 tmp = REG_SET_FIELD(tmp, VM_CONTEXT0_CNTL, PAGE_TABLE_DEPTH, 0);
665 tmp = REG_SET_FIELD(tmp, VM_CONTEXT0_CNTL, RANGE_PROTECTION_FAULT_ENABLE_DEFAULT, 1);
666 WREG32(mmVM_CONTEXT0_CNTL, tmp);
667
668 WREG32(mmVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR, 0);
669 WREG32(mmVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR, 0);
670 WREG32(mmVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET, 0);
671
672 /* empty context1-15 */
673 /* FIXME start with 4G, once using 2 level pt switch to full
674 * vm size space
675 */
676 /* set vm size, must be a multiple of 4 */
677 WREG32(mmVM_CONTEXT1_PAGE_TABLE_START_ADDR, 0);
25a595e4 678 WREG32(mmVM_CONTEXT1_PAGE_TABLE_END_ADDR, adev->vm_manager.max_pfn - 1);
aaa36a97
AD		 679 for (i = 1; i < 16; i++) {
680 if (i < 8)
681 WREG32(mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR + i,
682 adev->gart.table_addr >> 12);
683 else
684 WREG32(mmVM_CONTEXT8_PAGE_TABLE_BASE_ADDR + i - 8,
685 adev->gart.table_addr >> 12);
686 }
687
688 /* enable context1-15 */
689 WREG32(mmVM_CONTEXT1_PROTECTION_FAULT_DEFAULT_ADDR,
690 (u32)(adev->dummy_page.addr >> 12));
691 WREG32(mmVM_CONTEXT1_CNTL2, 4);
692 tmp = RREG32(mmVM_CONTEXT1_CNTL);
693 tmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL, ENABLE_CONTEXT, 1);
694 tmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL, PAGE_TABLE_DEPTH, 1);
aaa36a97 695 tmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL, RANGE_PROTECTION_FAULT_ENABLE_DEFAULT, 1);
aaa36a97 696 tmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL, DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT, 1);
aaa36a97 697 tmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL, PDE0_PROTECTION_FAULT_ENABLE_DEFAULT, 1);
aaa36a97 698 tmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL, VALID_PROTECTION_FAULT_ENABLE_DEFAULT, 1);
aaa36a97 699 tmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL, READ_PROTECTION_FAULT_ENABLE_DEFAULT, 1);
aaa36a97 700 tmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL, WRITE_PROTECTION_FAULT_ENABLE_DEFAULT, 1);
aaa36a97
AD		 701 tmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL, EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT, 1);
702 tmp = REG_SET_FIELD(tmp, VM_CONTEXT1_CNTL, PAGE_TABLE_BLOCK_SIZE,
703 amdgpu_vm_block_size - 9);
704 WREG32(mmVM_CONTEXT1_CNTL, tmp);
d9c13156
CK		 705 if (amdgpu_vm_fault_stop == AMDGPU_VM_FAULT_STOP_ALWAYS)
706 gmc_v8_0_set_fault_enable_default(adev, false);
707 else
708 gmc_v8_0_set_fault_enable_default(adev, true);
aaa36a97
AD		 709
710 gmc_v8_0_gart_flush_gpu_tlb(adev, 0);
711 DRM_INFO("PCIE GART of %uM enabled (table at 0x%016llX).\n",
712 (unsigned)(adev->mc.gtt_size >> 20),
713 (unsigned long long)adev->gart.table_addr);
714 adev->gart.ready = true;
715 return 0;
716}
717
718static int gmc_v8_0_gart_init(struct amdgpu_device *adev)
719{
720 int r;
721
722 if (adev->gart.robj) {
723 WARN(1, "R600 PCIE GART already initialized\n");
724 return 0;
725 }
726 /* Initialize common gart structure */
727 r = amdgpu_gart_init(adev);
728 if (r)
729 return r;
730 adev->gart.table_size = adev->gart.num_gpu_pages * 8;
731 return amdgpu_gart_table_vram_alloc(adev);
732}
733
734/**
735 * gmc_v8_0_gart_disable - gart disable
736 *
737 * @adev: amdgpu_device pointer
738 *
739 * This disables all VM page table (CIK).
740 */
741static void gmc_v8_0_gart_disable(struct amdgpu_device *adev)
742{
743 u32 tmp;
744
745 /* Disable all tables */
746 WREG32(mmVM_CONTEXT0_CNTL, 0);
747 WREG32(mmVM_CONTEXT1_CNTL, 0);
748 /* Setup TLB control */
749 tmp = RREG32(mmMC_VM_MX_L1_TLB_CNTL);
750 tmp = REG_SET_FIELD(tmp, MC_VM_MX_L1_TLB_CNTL, ENABLE_L1_TLB, 0);
751 tmp = REG_SET_FIELD(tmp, MC_VM_MX_L1_TLB_CNTL, ENABLE_L1_FRAGMENT_PROCESSING, 0);
752 tmp = REG_SET_FIELD(tmp, MC_VM_MX_L1_TLB_CNTL, ENABLE_ADVANCED_DRIVER_MODEL, 0);
753 WREG32(mmMC_VM_MX_L1_TLB_CNTL, tmp);
754 /* Setup L2 cache */
755 tmp = RREG32(mmVM_L2_CNTL);
756 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL, ENABLE_L2_CACHE, 0);
757 WREG32(mmVM_L2_CNTL, tmp);
758 WREG32(mmVM_L2_CNTL2, 0);
759 amdgpu_gart_table_vram_unpin(adev);
760}
761
762/**
763 * gmc_v8_0_gart_fini - vm fini callback
764 *
765 * @adev: amdgpu_device pointer
766 *
767 * Tears down the driver GART/VM setup (CIK).
768 */
769static void gmc_v8_0_gart_fini(struct amdgpu_device *adev)
770{
771 amdgpu_gart_table_vram_free(adev);
772 amdgpu_gart_fini(adev);
773}
774
775/*
776 * vm
777 * VMID 0 is the physical GPU addresses as used by the kernel.
778 * VMIDs 1-15 are used for userspace clients and are handled
779 * by the amdgpu vm/hsa code.
780 */
781/**
782 * gmc_v8_0_vm_init - cik vm init callback
783 *
784 * @adev: amdgpu_device pointer
785 *
786 * Inits cik specific vm parameters (number of VMs, base of vram for
787 * VMIDs 1-15) (CIK).
788 * Returns 0 for success.
789 */
790static int gmc_v8_0_vm_init(struct amdgpu_device *adev)
791{
792 /*
793 * number of VMs
794 * VMID 0 is reserved for System
795 * amdgpu graphics/compute will use VMIDs 1-7
796 * amdkfd will use VMIDs 8-15
797 */
a9a78b32
CK		 798 adev->vm_manager.num_ids = AMDGPU_NUM_OF_VMIDS;
799 amdgpu_vm_manager_init(adev);
aaa36a97
AD		 800
801 /* base offset of vram pages */
2f7d10b3 802 if (adev->flags & AMD_IS_APU) {
aaa36a97
AD		 803 u64 tmp = RREG32(mmMC_VM_FB_OFFSET);
804 tmp <<= 22;
805 adev->vm_manager.vram_base_offset = tmp;
806 } else
807 adev->vm_manager.vram_base_offset = 0;
808
809 return 0;
810}
811
812/**
813 * gmc_v8_0_vm_fini - cik vm fini callback
814 *
815 * @adev: amdgpu_device pointer
816 *
817 * Tear down any asic specific VM setup (CIK).
818 */
819static void gmc_v8_0_vm_fini(struct amdgpu_device *adev)
820{
821}
822
823/**
824 * gmc_v8_0_vm_decode_fault - print human readable fault info
825 *
826 * @adev: amdgpu_device pointer
827 * @status: VM_CONTEXT1_PROTECTION_FAULT_STATUS register value
828 * @addr: VM_CONTEXT1_PROTECTION_FAULT_ADDR register value
829 *
830 * Print human readable fault information (CIK).
831 */
832static void gmc_v8_0_vm_decode_fault(struct amdgpu_device *adev,
833 u32 status, u32 addr, u32 mc_client)
834{
835 u32 mc_id;
836 u32 vmid = REG_GET_FIELD(status, VM_CONTEXT1_PROTECTION_FAULT_STATUS, VMID);
837 u32 protections = REG_GET_FIELD(status, VM_CONTEXT1_PROTECTION_FAULT_STATUS,
838 PROTECTIONS);
839 char block[5] = { mc_client >> 24, (mc_client >> 16) & 0xff,
840 (mc_client >> 8) & 0xff, mc_client & 0xff, 0 };
841
842 mc_id = REG_GET_FIELD(status, VM_CONTEXT1_PROTECTION_FAULT_STATUS,
843 MEMORY_CLIENT_ID);
844
845 printk("VM fault (0x%02x, vmid %d) at page %u, %s from '%s' (0x%08x) (%d)\n",
846 protections, vmid, addr,
847 REG_GET_FIELD(status, VM_CONTEXT1_PROTECTION_FAULT_STATUS,
848 MEMORY_CLIENT_RW) ?
849 "write" : "read", block, mc_client, mc_id);
850}
851
81c59f54
KW		 852static int gmc_v8_0_convert_vram_type(int mc_seq_vram_type)
853{
854 switch (mc_seq_vram_type) {
855 case MC_SEQ_MISC0__MT__GDDR1:
856 return AMDGPU_VRAM_TYPE_GDDR1;
857 case MC_SEQ_MISC0__MT__DDR2:
858 return AMDGPU_VRAM_TYPE_DDR2;
859 case MC_SEQ_MISC0__MT__GDDR3:
860 return AMDGPU_VRAM_TYPE_GDDR3;
861 case MC_SEQ_MISC0__MT__GDDR4:
862 return AMDGPU_VRAM_TYPE_GDDR4;
863 case MC_SEQ_MISC0__MT__GDDR5:
864 return AMDGPU_VRAM_TYPE_GDDR5;
865 case MC_SEQ_MISC0__MT__HBM:
866 return AMDGPU_VRAM_TYPE_HBM;
867 case MC_SEQ_MISC0__MT__DDR3:
868 return AMDGPU_VRAM_TYPE_DDR3;
869 default:
870 return AMDGPU_VRAM_TYPE_UNKNOWN;
871 }
872}
873
5fc3aeeb 874static int gmc_v8_0_early_init(void *handle)
aaa36a97 875{
5fc3aeeb 876 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
877
aaa36a97
AD		 878 gmc_v8_0_set_gart_funcs(adev);
879 gmc_v8_0_set_irq_funcs(adev);
880
aaa36a97
AD		 881 return 0;
882}
883
140b519f
CK		 884static int gmc_v8_0_late_init(void *handle)
885{
886 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
887
afc45421
FC		 888 if (amdgpu_vm_fault_stop != AMDGPU_VM_FAULT_STOP_ALWAYS)
889 return amdgpu_irq_get(adev, &adev->mc.vm_fault, 0);
890 else
891 return 0;
140b519f
CK		 892}
893
b634de4f
AD		 894#define mmMC_SEQ_MISC0_FIJI 0xA71
895
5fc3aeeb 896static int gmc_v8_0_sw_init(void *handle)
aaa36a97
AD		 897{
898 int r;
899 int dma_bits;
5fc3aeeb 900 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
aaa36a97 901
d1518a1d
AD		 902 if (adev->flags & AMD_IS_APU) {
903 adev->mc.vram_type = AMDGPU_VRAM_TYPE_UNKNOWN;
904 } else {
b634de4f
AD		 905 u32 tmp;
906
907 if (adev->asic_type == CHIP_FIJI)
908 tmp = RREG32(mmMC_SEQ_MISC0_FIJI);
909 else
910 tmp = RREG32(mmMC_SEQ_MISC0);
d1518a1d
AD		 911 tmp &= MC_SEQ_MISC0__MT__MASK;
912 adev->mc.vram_type = gmc_v8_0_convert_vram_type(tmp);
913 }
914
aaa36a97
AD		 915 r = amdgpu_irq_add_id(adev, 146, &adev->mc.vm_fault);
916 if (r)
917 return r;
918
919 r = amdgpu_irq_add_id(adev, 147, &adev->mc.vm_fault);
920 if (r)
921 return r;
922
923 /* Adjust VM size here.
924 * Currently set to 4GB ((1 << 20) 4k pages).
925 * Max GPUVM size for cayman and SI is 40 bits.
926 */
927 adev->vm_manager.max_pfn = amdgpu_vm_size << 18;
928
929 /* Set the internal MC address mask
930 * This is the max address of the GPU's
931 * internal address space.
932 */
933 adev->mc.mc_mask = 0xffffffffffULL; /* 40 bit MC */
934
935 /* set DMA mask + need_dma32 flags.
936 * PCIE - can handle 40-bits.
937 * IGP - can handle 40-bits
938 * PCI - dma32 for legacy pci gart, 40 bits on newer asics
939 */
940 adev->need_dma32 = false;
941 dma_bits = adev->need_dma32 ? 32 : 40;
942 r = pci_set_dma_mask(adev->pdev, DMA_BIT_MASK(dma_bits));
943 if (r) {
944 adev->need_dma32 = true;
945 dma_bits = 32;
946 printk(KERN_WARNING "amdgpu: No suitable DMA available.\n");
947 }
948 r = pci_set_consistent_dma_mask(adev->pdev, DMA_BIT_MASK(dma_bits));
949 if (r) {
950 pci_set_consistent_dma_mask(adev->pdev, DMA_BIT_MASK(32));
951 printk(KERN_WARNING "amdgpu: No coherent DMA available.\n");
952 }
953
954 r = gmc_v8_0_init_microcode(adev);
955 if (r) {
956 DRM_ERROR("Failed to load mc firmware!\n");
957 return r;
958 }
959
960 r = gmc_v8_0_mc_init(adev);
961 if (r)
962 return r;
963
964 /* Memory manager */
965 r = amdgpu_bo_init(adev);
966 if (r)
967 return r;
968
969 r = gmc_v8_0_gart_init(adev);
970 if (r)
971 return r;
972
973 if (!adev->vm_manager.enabled) {
974 r = gmc_v8_0_vm_init(adev);
975 if (r) {
976 dev_err(adev->dev, "vm manager initialization failed (%d).\n", r);
977 return r;
978 }
979 adev->vm_manager.enabled = true;
980 }
981
982 return r;
983}
984
5fc3aeeb 985static int gmc_v8_0_sw_fini(void *handle)
aaa36a97 986{
5fc3aeeb 987 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
aaa36a97
AD		 988
989 if (adev->vm_manager.enabled) {
ea89f8c9 990 amdgpu_vm_manager_fini(adev);
aaa36a97
AD		 991 gmc_v8_0_vm_fini(adev);
992 adev->vm_manager.enabled = false;
993 }
994 gmc_v8_0_gart_fini(adev);
418aa0c2 995 amdgpu_gem_force_release(adev);
aaa36a97
AD		 996 amdgpu_bo_fini(adev);
997
998 return 0;
999}
1000
5fc3aeeb 1001static int gmc_v8_0_hw_init(void *handle)
aaa36a97
AD		 1002{
1003 int r;
5fc3aeeb 1004 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
aaa36a97
AD		 1005
1006 gmc_v8_0_init_golden_registers(adev);
1007
1008 gmc_v8_0_mc_program(adev);
1009
8878d854 1010 if (adev->asic_type == CHIP_TONGA) {
aaa36a97
AD		 1011 r = gmc_v8_0_mc_load_microcode(adev);
1012 if (r) {
1013 DRM_ERROR("Failed to load MC firmware!\n");
1014 return r;
1015 }
1016 }
1017
1018 r = gmc_v8_0_gart_enable(adev);
1019 if (r)
1020 return r;
1021
1022 return r;
1023}
1024
5fc3aeeb 1025static int gmc_v8_0_hw_fini(void *handle)
aaa36a97 1026{
5fc3aeeb 1027 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
1028
140b519f 1029 amdgpu_irq_put(adev, &adev->mc.vm_fault, 0);
aaa36a97
AD		 1030 gmc_v8_0_gart_disable(adev);
1031
1032 return 0;
1033}
1034
5fc3aeeb 1035static int gmc_v8_0_suspend(void *handle)
aaa36a97 1036{
5fc3aeeb 1037 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
aaa36a97
AD		 1038
1039 if (adev->vm_manager.enabled) {
aaa36a97
AD		 1040 gmc_v8_0_vm_fini(adev);
1041 adev->vm_manager.enabled = false;
1042 }
1043 gmc_v8_0_hw_fini(adev);
1044
1045 return 0;
1046}
1047
5fc3aeeb 1048static int gmc_v8_0_resume(void *handle)
aaa36a97
AD		 1049{
1050 int r;
5fc3aeeb 1051 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
aaa36a97
AD		 1052
1053 r = gmc_v8_0_hw_init(adev);
1054 if (r)
1055 return r;
1056
1057 if (!adev->vm_manager.enabled) {
1058 r = gmc_v8_0_vm_init(adev);
1059 if (r) {
1060 dev_err(adev->dev, "vm manager initialization failed (%d).\n", r);
1061 return r;
1062 }
1063 adev->vm_manager.enabled = true;
1064 }
1065
1066 return r;
1067}
1068
5fc3aeeb 1069static bool gmc_v8_0_is_idle(void *handle)
aaa36a97 1070{
5fc3aeeb 1071 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
aaa36a97
AD		 1072 u32 tmp = RREG32(mmSRBM_STATUS);
1073
1074 if (tmp & (SRBM_STATUS__MCB_BUSY_MASK | SRBM_STATUS__MCB_NON_DISPLAY_BUSY_MASK |
1075 SRBM_STATUS__MCC_BUSY_MASK | SRBM_STATUS__MCD_BUSY_MASK | SRBM_STATUS__VMC_BUSY_MASK))
1076 return false;
1077
1078 return true;
1079}
1080
5fc3aeeb 1081static int gmc_v8_0_wait_for_idle(void *handle)
aaa36a97
AD		 1082{
1083 unsigned i;
1084 u32 tmp;
5fc3aeeb 1085 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
aaa36a97
AD		 1086
1087 for (i = 0; i < adev->usec_timeout; i++) {
1088 /* read MC_STATUS */
1089 tmp = RREG32(mmSRBM_STATUS) & (SRBM_STATUS__MCB_BUSY_MASK |
1090 SRBM_STATUS__MCB_NON_DISPLAY_BUSY_MASK |
1091 SRBM_STATUS__MCC_BUSY_MASK |
1092 SRBM_STATUS__MCD_BUSY_MASK |
1093 SRBM_STATUS__VMC_BUSY_MASK |
1094 SRBM_STATUS__VMC1_BUSY_MASK);
1095 if (!tmp)
1096 return 0;
1097 udelay(1);
1098 }
1099 return -ETIMEDOUT;
1100
1101}
1102
5fc3aeeb 1103static int gmc_v8_0_soft_reset(void *handle)
aaa36a97
AD		 1104{
1105 struct amdgpu_mode_mc_save save;
1106 u32 srbm_soft_reset = 0;
5fc3aeeb 1107 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
aaa36a97
AD		 1108 u32 tmp = RREG32(mmSRBM_STATUS);
1109
1110 if (tmp & SRBM_STATUS__VMC_BUSY_MASK)
1111 srbm_soft_reset = REG_SET_FIELD(srbm_soft_reset,
1112 SRBM_SOFT_RESET, SOFT_RESET_VMC, 1);
1113
1114 if (tmp & (SRBM_STATUS__MCB_BUSY_MASK | SRBM_STATUS__MCB_NON_DISPLAY_BUSY_MASK |
1115 SRBM_STATUS__MCC_BUSY_MASK | SRBM_STATUS__MCD_BUSY_MASK)) {
2f7d10b3 1116 if (!(adev->flags & AMD_IS_APU))
aaa36a97
AD		 1117 srbm_soft_reset = REG_SET_FIELD(srbm_soft_reset,
1118 SRBM_SOFT_RESET, SOFT_RESET_MC, 1);
1119 }
1120
1121 if (srbm_soft_reset) {
aaa36a97 1122 gmc_v8_0_mc_stop(adev, &save);
34e3205e 1123 if (gmc_v8_0_wait_for_idle((void *)adev)) {
aaa36a97
AD		 1124 dev_warn(adev->dev, "Wait for GMC idle timed out !\n");
1125 }
1126
1127
1128 tmp = RREG32(mmSRBM_SOFT_RESET);
1129 tmp |= srbm_soft_reset;
1130 dev_info(adev->dev, "SRBM_SOFT_RESET=0x%08X\n", tmp);
1131 WREG32(mmSRBM_SOFT_RESET, tmp);
1132 tmp = RREG32(mmSRBM_SOFT_RESET);
1133
1134 udelay(50);
1135
1136 tmp &= ~srbm_soft_reset;
1137 WREG32(mmSRBM_SOFT_RESET, tmp);
1138 tmp = RREG32(mmSRBM_SOFT_RESET);
1139
1140 /* Wait a little for things to settle down */
1141 udelay(50);
1142
1143 gmc_v8_0_mc_resume(adev, &save);
1144 udelay(50);
aaa36a97
AD		 1145 }
1146
1147 return 0;
1148}
1149
1150static int gmc_v8_0_vm_fault_interrupt_state(struct amdgpu_device *adev,
1151 struct amdgpu_irq_src *src,
1152 unsigned type,
1153 enum amdgpu_interrupt_state state)
1154{
1155 u32 tmp;
1156 u32 bits = (VM_CONTEXT1_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK |
1157 VM_CONTEXT1_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK |
1158 VM_CONTEXT1_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK |
1159 VM_CONTEXT1_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK |
1160 VM_CONTEXT1_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK |
1161 VM_CONTEXT1_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK |
1162 VM_CONTEXT1_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK);
1163
1164 switch (state) {
1165 case AMDGPU_IRQ_STATE_DISABLE:
1166 /* system context */
1167 tmp = RREG32(mmVM_CONTEXT0_CNTL);
1168 tmp &= ~bits;
1169 WREG32(mmVM_CONTEXT0_CNTL, tmp);
1170 /* VMs */
1171 tmp = RREG32(mmVM_CONTEXT1_CNTL);
1172 tmp &= ~bits;
1173 WREG32(mmVM_CONTEXT1_CNTL, tmp);
1174 break;
1175 case AMDGPU_IRQ_STATE_ENABLE:
1176 /* system context */
1177 tmp = RREG32(mmVM_CONTEXT0_CNTL);
1178 tmp |= bits;
1179 WREG32(mmVM_CONTEXT0_CNTL, tmp);
1180 /* VMs */
1181 tmp = RREG32(mmVM_CONTEXT1_CNTL);
1182 tmp |= bits;
1183 WREG32(mmVM_CONTEXT1_CNTL, tmp);
1184 break;
1185 default:
1186 break;
1187 }
1188
1189 return 0;
1190}
1191
1192static int gmc_v8_0_process_interrupt(struct amdgpu_device *adev,
1193 struct amdgpu_irq_src *source,
1194 struct amdgpu_iv_entry *entry)
1195{
1196 u32 addr, status, mc_client;
1197
1198 addr = RREG32(mmVM_CONTEXT1_PROTECTION_FAULT_ADDR);
1199 status = RREG32(mmVM_CONTEXT1_PROTECTION_FAULT_STATUS);
1200 mc_client = RREG32(mmVM_CONTEXT1_PROTECTION_FAULT_MCCLIENT);
ce0c6bcd
CK		 1201 /* reset addr and status */
1202 WREG32_P(mmVM_CONTEXT1_CNTL2, 1, ~1);
1203
1204 if (!addr && !status)
1205 return 0;
1206
d9c13156
CK		 1207 if (amdgpu_vm_fault_stop == AMDGPU_VM_FAULT_STOP_FIRST)
1208 gmc_v8_0_set_fault_enable_default(adev, false);
1209
aaa36a97
AD		 1210 dev_err(adev->dev, "GPU fault detected: %d 0x%08x\n",
1211 entry->src_id, entry->src_data);
1212 dev_err(adev->dev, " VM_CONTEXT1_PROTECTION_FAULT_ADDR 0x%08X\n",
1213 addr);
1214 dev_err(adev->dev, " VM_CONTEXT1_PROTECTION_FAULT_STATUS 0x%08X\n",
1215 status);
1216 gmc_v8_0_vm_decode_fault(adev, status, addr, mc_client);
aaa36a97
AD		 1217
1218 return 0;
1219}
1220
a0d69786 1221static void fiji_update_mc_medium_grain_clock_gating(struct amdgpu_device *adev,
3fde56b8 1222 bool enable)
a0d69786
EH		 1223{
1224 uint32_t data;
1225
3fde56b8 1226 if (enable && (adev->cg_flags & AMD_CG_SUPPORT_MC_MGCG)) {
a0d69786
EH		 1227 data = RREG32(mmMC_HUB_MISC_HUB_CG);
1228 data |= MC_HUB_MISC_HUB_CG__ENABLE_MASK;
1229 WREG32(mmMC_HUB_MISC_HUB_CG, data);
1230
1231 data = RREG32(mmMC_HUB_MISC_SIP_CG);
1232 data |= MC_HUB_MISC_SIP_CG__ENABLE_MASK;
1233 WREG32(mmMC_HUB_MISC_SIP_CG, data);
1234
1235 data = RREG32(mmMC_HUB_MISC_VM_CG);
1236 data |= MC_HUB_MISC_VM_CG__ENABLE_MASK;
1237 WREG32(mmMC_HUB_MISC_VM_CG, data);
1238
1239 data = RREG32(mmMC_XPB_CLK_GAT);
1240 data |= MC_XPB_CLK_GAT__ENABLE_MASK;
1241 WREG32(mmMC_XPB_CLK_GAT, data);
1242
1243 data = RREG32(mmATC_MISC_CG);
1244 data |= ATC_MISC_CG__ENABLE_MASK;
1245 WREG32(mmATC_MISC_CG, data);
1246
1247 data = RREG32(mmMC_CITF_MISC_WR_CG);
1248 data |= MC_CITF_MISC_WR_CG__ENABLE_MASK;
1249 WREG32(mmMC_CITF_MISC_WR_CG, data);
1250
1251 data = RREG32(mmMC_CITF_MISC_RD_CG);
1252 data |= MC_CITF_MISC_RD_CG__ENABLE_MASK;
1253 WREG32(mmMC_CITF_MISC_RD_CG, data);
1254
1255 data = RREG32(mmMC_CITF_MISC_VM_CG);
1256 data |= MC_CITF_MISC_VM_CG__ENABLE_MASK;
1257 WREG32(mmMC_CITF_MISC_VM_CG, data);
1258
1259 data = RREG32(mmVM_L2_CG);
1260 data |= VM_L2_CG__ENABLE_MASK;
1261 WREG32(mmVM_L2_CG, data);
1262 } else {
1263 data = RREG32(mmMC_HUB_MISC_HUB_CG);
1264 data &= ~MC_HUB_MISC_HUB_CG__ENABLE_MASK;
1265 WREG32(mmMC_HUB_MISC_HUB_CG, data);
1266
1267 data = RREG32(mmMC_HUB_MISC_SIP_CG);
1268 data &= ~MC_HUB_MISC_SIP_CG__ENABLE_MASK;
1269 WREG32(mmMC_HUB_MISC_SIP_CG, data);
1270
1271 data = RREG32(mmMC_HUB_MISC_VM_CG);
1272 data &= ~MC_HUB_MISC_VM_CG__ENABLE_MASK;
1273 WREG32(mmMC_HUB_MISC_VM_CG, data);
1274
1275 data = RREG32(mmMC_XPB_CLK_GAT);
1276 data &= ~MC_XPB_CLK_GAT__ENABLE_MASK;
1277 WREG32(mmMC_XPB_CLK_GAT, data);
1278
1279 data = RREG32(mmATC_MISC_CG);
1280 data &= ~ATC_MISC_CG__ENABLE_MASK;
1281 WREG32(mmATC_MISC_CG, data);
1282
1283 data = RREG32(mmMC_CITF_MISC_WR_CG);
1284 data &= ~MC_CITF_MISC_WR_CG__ENABLE_MASK;
1285 WREG32(mmMC_CITF_MISC_WR_CG, data);
1286
1287 data = RREG32(mmMC_CITF_MISC_RD_CG);
1288 data &= ~MC_CITF_MISC_RD_CG__ENABLE_MASK;
1289 WREG32(mmMC_CITF_MISC_RD_CG, data);
1290
1291 data = RREG32(mmMC_CITF_MISC_VM_CG);
1292 data &= ~MC_CITF_MISC_VM_CG__ENABLE_MASK;
1293 WREG32(mmMC_CITF_MISC_VM_CG, data);
1294
1295 data = RREG32(mmVM_L2_CG);
1296 data &= ~VM_L2_CG__ENABLE_MASK;
1297 WREG32(mmVM_L2_CG, data);
1298 }
1299}
1300
1301static void fiji_update_mc_light_sleep(struct amdgpu_device *adev,
3fde56b8 1302 bool enable)
a0d69786
EH		 1303{
1304 uint32_t data;
1305
3fde56b8 1306 if (enable && (adev->cg_flags & AMD_CG_SUPPORT_MC_LS)) {
a0d69786
EH		 1307 data = RREG32(mmMC_HUB_MISC_HUB_CG);
1308 data |= MC_HUB_MISC_HUB_CG__MEM_LS_ENABLE_MASK;
1309 WREG32(mmMC_HUB_MISC_HUB_CG, data);
1310
1311 data = RREG32(mmMC_HUB_MISC_SIP_CG);
1312 data |= MC_HUB_MISC_SIP_CG__MEM_LS_ENABLE_MASK;
1313 WREG32(mmMC_HUB_MISC_SIP_CG, data);
1314
1315 data = RREG32(mmMC_HUB_MISC_VM_CG);
1316 data |= MC_HUB_MISC_VM_CG__MEM_LS_ENABLE_MASK;
1317 WREG32(mmMC_HUB_MISC_VM_CG, data);
1318
1319 data = RREG32(mmMC_XPB_CLK_GAT);
1320 data |= MC_XPB_CLK_GAT__MEM_LS_ENABLE_MASK;
1321 WREG32(mmMC_XPB_CLK_GAT, data);
1322
1323 data = RREG32(mmATC_MISC_CG);
1324 data |= ATC_MISC_CG__MEM_LS_ENABLE_MASK;
1325 WREG32(mmATC_MISC_CG, data);
1326
1327 data = RREG32(mmMC_CITF_MISC_WR_CG);
1328 data |= MC_CITF_MISC_WR_CG__MEM_LS_ENABLE_MASK;
1329 WREG32(mmMC_CITF_MISC_WR_CG, data);
1330
1331 data = RREG32(mmMC_CITF_MISC_RD_CG);
1332 data |= MC_CITF_MISC_RD_CG__MEM_LS_ENABLE_MASK;
1333 WREG32(mmMC_CITF_MISC_RD_CG, data);
1334
1335 data = RREG32(mmMC_CITF_MISC_VM_CG);
1336 data |= MC_CITF_MISC_VM_CG__MEM_LS_ENABLE_MASK;
1337 WREG32(mmMC_CITF_MISC_VM_CG, data);
1338
1339 data = RREG32(mmVM_L2_CG);
1340 data |= VM_L2_CG__MEM_LS_ENABLE_MASK;
1341 WREG32(mmVM_L2_CG, data);
1342 } else {
1343 data = RREG32(mmMC_HUB_MISC_HUB_CG);
1344 data &= ~MC_HUB_MISC_HUB_CG__MEM_LS_ENABLE_MASK;
1345 WREG32(mmMC_HUB_MISC_HUB_CG, data);
1346
1347 data = RREG32(mmMC_HUB_MISC_SIP_CG);
1348 data &= ~MC_HUB_MISC_SIP_CG__MEM_LS_ENABLE_MASK;
1349 WREG32(mmMC_HUB_MISC_SIP_CG, data);
1350
1351 data = RREG32(mmMC_HUB_MISC_VM_CG);
1352 data &= ~MC_HUB_MISC_VM_CG__MEM_LS_ENABLE_MASK;
1353 WREG32(mmMC_HUB_MISC_VM_CG, data);
1354
1355 data = RREG32(mmMC_XPB_CLK_GAT);
1356 data &= ~MC_XPB_CLK_GAT__MEM_LS_ENABLE_MASK;
1357 WREG32(mmMC_XPB_CLK_GAT, data);
1358
1359 data = RREG32(mmATC_MISC_CG);
1360 data &= ~ATC_MISC_CG__MEM_LS_ENABLE_MASK;
1361 WREG32(mmATC_MISC_CG, data);
1362
1363 data = RREG32(mmMC_CITF_MISC_WR_CG);
1364 data &= ~MC_CITF_MISC_WR_CG__MEM_LS_ENABLE_MASK;
1365 WREG32(mmMC_CITF_MISC_WR_CG, data);
1366
1367 data = RREG32(mmMC_CITF_MISC_RD_CG);
1368 data &= ~MC_CITF_MISC_RD_CG__MEM_LS_ENABLE_MASK;
1369 WREG32(mmMC_CITF_MISC_RD_CG, data);
1370
1371 data = RREG32(mmMC_CITF_MISC_VM_CG);
1372 data &= ~MC_CITF_MISC_VM_CG__MEM_LS_ENABLE_MASK;
1373 WREG32(mmMC_CITF_MISC_VM_CG, data);
1374
1375 data = RREG32(mmVM_L2_CG);
1376 data &= ~VM_L2_CG__MEM_LS_ENABLE_MASK;
1377 WREG32(mmVM_L2_CG, data);
1378 }
1379}
1380
5fc3aeeb 1381static int gmc_v8_0_set_clockgating_state(void *handle,
1382 enum amd_clockgating_state state)
aaa36a97 1383{
a0d69786
EH		 1384 struct amdgpu_device *adev = (struct amdgpu_device *)handle;
1385
1386 switch (adev->asic_type) {
1387 case CHIP_FIJI:
1388 fiji_update_mc_medium_grain_clock_gating(adev,
1389 state == AMD_CG_STATE_GATE ? true : false);
1390 fiji_update_mc_light_sleep(adev,
1391 state == AMD_CG_STATE_GATE ? true : false);
1392 break;
1393 default:
1394 break;
1395 }
aaa36a97
AD		 1396 return 0;
1397}
1398
5fc3aeeb 1399static int gmc_v8_0_set_powergating_state(void *handle,
1400 enum amd_powergating_state state)
aaa36a97
AD		 1401{
1402 return 0;
1403}
1404
5fc3aeeb 1405const struct amd_ip_funcs gmc_v8_0_ip_funcs = {
88a907d6 1406 .name = "gmc_v8_0",
aaa36a97 1407 .early_init = gmc_v8_0_early_init,
140b519f 1408 .late_init = gmc_v8_0_late_init,
aaa36a97
AD		 1409 .sw_init = gmc_v8_0_sw_init,
1410 .sw_fini = gmc_v8_0_sw_fini,
1411 .hw_init = gmc_v8_0_hw_init,
1412 .hw_fini = gmc_v8_0_hw_fini,
1413 .suspend = gmc_v8_0_suspend,
1414 .resume = gmc_v8_0_resume,
1415 .is_idle = gmc_v8_0_is_idle,
1416 .wait_for_idle = gmc_v8_0_wait_for_idle,
1417 .soft_reset = gmc_v8_0_soft_reset,
aaa36a97
AD		 1418 .set_clockgating_state = gmc_v8_0_set_clockgating_state,
1419 .set_powergating_state = gmc_v8_0_set_powergating_state,
1420};
1421
1422static const struct amdgpu_gart_funcs gmc_v8_0_gart_funcs = {
1423 .flush_gpu_tlb = gmc_v8_0_gart_flush_gpu_tlb,
1424 .set_pte_pde = gmc_v8_0_gart_set_pte_pde,
1425};
1426
1427static const struct amdgpu_irq_src_funcs gmc_v8_0_irq_funcs = {
1428 .set = gmc_v8_0_vm_fault_interrupt_state,
1429 .process = gmc_v8_0_process_interrupt,
1430};
1431
1432static void gmc_v8_0_set_gart_funcs(struct amdgpu_device *adev)
1433{
1434 if (adev->gart.gart_funcs == NULL)
1435 adev->gart.gart_funcs = &gmc_v8_0_gart_funcs;
1436}
1437
1438static void gmc_v8_0_set_irq_funcs(struct amdgpu_device *adev)
1439{
1440 adev->mc.vm_fault.num_types = 1;
1441 adev->mc.vm_fault.funcs = &gmc_v8_0_irq_funcs;
1442}
ubuntu-bionic-kernel mirror