]> git.proxmox.com Git - mirror_ubuntu-artful-kernel.git/blame - drivers/gpu/drm/drm_edid.c
drm/edid: s/drm_gtf_modes_for_range/drm_dmt_modes_for_range/
[mirror_ubuntu-artful-kernel.git] / drivers / gpu / drm / drm_edid.c
CommitLineData
f453ba04
DA
1/*
2 * Copyright (c) 2006 Luc Verhaegen (quirks list)
3 * Copyright (c) 2007-2008 Intel Corporation
4 * Jesse Barnes <jesse.barnes@intel.com>
61e57a8d 5 * Copyright 2010 Red Hat, Inc.
f453ba04
DA
6 *
7 * DDC probing routines (drm_ddc_read & drm_do_probe_ddc_edid) originally from
8 * FB layer.
9 * Copyright (C) 2006 Dennis Munsie <dmunsie@cecropia.com>
10 *
11 * Permission is hereby granted, free of charge, to any person obtaining a
12 * copy of this software and associated documentation files (the "Software"),
13 * to deal in the Software without restriction, including without limitation
14 * the rights to use, copy, modify, merge, publish, distribute, sub license,
15 * and/or sell copies of the Software, and to permit persons to whom the
16 * Software is furnished to do so, subject to the following conditions:
17 *
18 * The above copyright notice and this permission notice (including the
19 * next paragraph) shall be included in all copies or substantial portions
20 * of the Software.
21 *
22 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
23 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
24 * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
25 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
26 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
27 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
28 * DEALINGS IN THE SOFTWARE.
29 */
30#include <linux/kernel.h>
5a0e3ad6 31#include <linux/slab.h>
f453ba04 32#include <linux/i2c.h>
2d1a8a48 33#include <linux/export.h>
f453ba04
DA
34#include "drmP.h"
35#include "drm_edid.h"
38fcbb67 36#include "drm_edid_modes.h"
f453ba04 37
13931579
AJ
38#define version_greater(edid, maj, min) \
39 (((edid)->version > (maj)) || \
40 ((edid)->version == (maj) && (edid)->revision > (min)))
f453ba04 41
d1ff6409
AJ
42#define EDID_EST_TIMINGS 16
43#define EDID_STD_TIMINGS 8
44#define EDID_DETAILED_TIMINGS 4
f453ba04
DA
45
46/*
47 * EDID blocks out in the wild have a variety of bugs, try to collect
48 * them here (note that userspace may work around broken monitors first,
49 * but fixes should make their way here so that the kernel "just works"
50 * on as many displays as possible).
51 */
52
53/* First detailed mode wrong, use largest 60Hz mode */
54#define EDID_QUIRK_PREFER_LARGE_60 (1 << 0)
55/* Reported 135MHz pixel clock is too high, needs adjustment */
56#define EDID_QUIRK_135_CLOCK_TOO_HIGH (1 << 1)
57/* Prefer the largest mode at 75 Hz */
58#define EDID_QUIRK_PREFER_LARGE_75 (1 << 2)
59/* Detail timing is in cm not mm */
60#define EDID_QUIRK_DETAILED_IN_CM (1 << 3)
61/* Detailed timing descriptors have bogus size values, so just take the
62 * maximum size and use that.
63 */
64#define EDID_QUIRK_DETAILED_USE_MAXIMUM_SIZE (1 << 4)
65/* Monitor forgot to set the first detailed is preferred bit. */
66#define EDID_QUIRK_FIRST_DETAILED_PREFERRED (1 << 5)
67/* use +hsync +vsync for detailed mode */
68#define EDID_QUIRK_DETAILED_SYNC_PP (1 << 6)
3c537889 69
13931579
AJ
70struct detailed_mode_closure {
71 struct drm_connector *connector;
72 struct edid *edid;
73 bool preferred;
74 u32 quirks;
75 int modes;
76};
f453ba04 77
5c61259e
ZY
78#define LEVEL_DMT 0
79#define LEVEL_GTF 1
7a374350
AJ
80#define LEVEL_GTF2 2
81#define LEVEL_CVT 3
5c61259e 82
f453ba04
DA
83static struct edid_quirk {
84 char *vendor;
85 int product_id;
86 u32 quirks;
87} edid_quirk_list[] = {
88 /* Acer AL1706 */
89 { "ACR", 44358, EDID_QUIRK_PREFER_LARGE_60 },
90 /* Acer F51 */
91 { "API", 0x7602, EDID_QUIRK_PREFER_LARGE_60 },
92 /* Unknown Acer */
93 { "ACR", 2423, EDID_QUIRK_FIRST_DETAILED_PREFERRED },
94
95 /* Belinea 10 15 55 */
96 { "MAX", 1516, EDID_QUIRK_PREFER_LARGE_60 },
97 { "MAX", 0x77e, EDID_QUIRK_PREFER_LARGE_60 },
98
99 /* Envision Peripherals, Inc. EN-7100e */
100 { "EPI", 59264, EDID_QUIRK_135_CLOCK_TOO_HIGH },
ba1163de
AJ
101 /* Envision EN2028 */
102 { "EPI", 8232, EDID_QUIRK_PREFER_LARGE_60 },
f453ba04
DA
103
104 /* Funai Electronics PM36B */
105 { "FCM", 13600, EDID_QUIRK_PREFER_LARGE_75 |
106 EDID_QUIRK_DETAILED_IN_CM },
107
108 /* LG Philips LCD LP154W01-A5 */
109 { "LPL", 0, EDID_QUIRK_DETAILED_USE_MAXIMUM_SIZE },
110 { "LPL", 0x2a00, EDID_QUIRK_DETAILED_USE_MAXIMUM_SIZE },
111
112 /* Philips 107p5 CRT */
113 { "PHL", 57364, EDID_QUIRK_FIRST_DETAILED_PREFERRED },
114
115 /* Proview AY765C */
116 { "PTS", 765, EDID_QUIRK_FIRST_DETAILED_PREFERRED },
117
118 /* Samsung SyncMaster 205BW. Note: irony */
119 { "SAM", 541, EDID_QUIRK_DETAILED_SYNC_PP },
120 /* Samsung SyncMaster 22[5-6]BW */
121 { "SAM", 596, EDID_QUIRK_PREFER_LARGE_60 },
122 { "SAM", 638, EDID_QUIRK_PREFER_LARGE_60 },
123};
124
61e57a8d 125/*** DDC fetch and block validation ***/
f453ba04 126
083ae056
AJ
127static const u8 edid_header[] = {
128 0x00, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0x00
129};
f453ba04 130
051963d4
TR
131 /*
132 * Sanity check the header of the base EDID block. Return 8 if the header
133 * is perfect, down to 0 if it's totally wrong.
134 */
135int drm_edid_header_is_valid(const u8 *raw_edid)
136{
137 int i, score = 0;
138
139 for (i = 0; i < sizeof(edid_header); i++)
140 if (raw_edid[i] == edid_header[i])
141 score++;
142
143 return score;
144}
145EXPORT_SYMBOL(drm_edid_header_is_valid);
146
147
61e57a8d
AJ
148/*
149 * Sanity check the EDID block (base or extension). Return 0 if the block
150 * doesn't check out, or 1 if it's valid.
f453ba04 151 */
da0df92b 152bool drm_edid_block_valid(u8 *raw_edid)
f453ba04 153{
61e57a8d 154 int i;
f453ba04 155 u8 csum = 0;
61e57a8d 156 struct edid *edid = (struct edid *)raw_edid;
f453ba04 157
61e57a8d 158 if (raw_edid[0] == 0x00) {
051963d4 159 int score = drm_edid_header_is_valid(raw_edid);
61e57a8d
AJ
160 if (score == 8) ;
161 else if (score >= 6) {
162 DRM_DEBUG("Fixing EDID header, your hardware may be failing\n");
163 memcpy(raw_edid, edid_header, sizeof(edid_header));
164 } else {
165 goto bad;
166 }
167 }
f453ba04
DA
168
169 for (i = 0; i < EDID_LENGTH; i++)
170 csum += raw_edid[i];
171 if (csum) {
172 DRM_ERROR("EDID checksum is invalid, remainder is %d\n", csum);
4a638b4e
AJ
173
174 /* allow CEA to slide through, switches mangle this */
175 if (raw_edid[0] != 0x02)
176 goto bad;
f453ba04
DA
177 }
178
61e57a8d
AJ
179 /* per-block-type checks */
180 switch (raw_edid[0]) {
181 case 0: /* base */
182 if (edid->version != 1) {
183 DRM_ERROR("EDID has major version %d, instead of 1\n", edid->version);
184 goto bad;
185 }
862b89c0 186
61e57a8d
AJ
187 if (edid->revision > 4)
188 DRM_DEBUG("EDID minor > 4, assuming backward compatibility\n");
189 break;
862b89c0 190
61e57a8d
AJ
191 default:
192 break;
193 }
47ee4ccf 194
f453ba04
DA
195 return 1;
196
197bad:
198 if (raw_edid) {
f49dadb8 199 printk(KERN_ERR "Raw EDID:\n");
0aff47f2
TV
200 print_hex_dump(KERN_ERR, " \t", DUMP_PREFIX_NONE, 16, 1,
201 raw_edid, EDID_LENGTH, false);
f453ba04
DA
202 }
203 return 0;
204}
da0df92b 205EXPORT_SYMBOL(drm_edid_block_valid);
61e57a8d
AJ
206
207/**
208 * drm_edid_is_valid - sanity check EDID data
209 * @edid: EDID data
210 *
211 * Sanity-check an entire EDID record (including extensions)
212 */
213bool drm_edid_is_valid(struct edid *edid)
214{
215 int i;
216 u8 *raw = (u8 *)edid;
217
218 if (!edid)
219 return false;
220
221 for (i = 0; i <= edid->extensions; i++)
222 if (!drm_edid_block_valid(raw + i * EDID_LENGTH))
223 return false;
224
225 return true;
226}
3c537889 227EXPORT_SYMBOL(drm_edid_is_valid);
f453ba04 228
61e57a8d
AJ
229#define DDC_SEGMENT_ADDR 0x30
230/**
231 * Get EDID information via I2C.
232 *
233 * \param adapter : i2c device adaptor
234 * \param buf : EDID data buffer to be filled
235 * \param len : EDID data buffer length
236 * \return 0 on success or -1 on failure.
237 *
238 * Try to fetch EDID information by calling i2c driver function.
239 */
240static int
241drm_do_probe_ddc_edid(struct i2c_adapter *adapter, unsigned char *buf,
242 int block, int len)
243{
244 unsigned char start = block * EDID_LENGTH;
4819d2e4
CW
245 int ret, retries = 5;
246
247 /* The core i2c driver will automatically retry the transfer if the
248 * adapter reports EAGAIN. However, we find that bit-banging transfers
249 * are susceptible to errors under a heavily loaded machine and
250 * generate spurious NAKs and timeouts. Retrying the transfer
251 * of the individual block a few times seems to overcome this.
252 */
253 do {
254 struct i2c_msg msgs[] = {
255 {
256 .addr = DDC_ADDR,
257 .flags = 0,
258 .len = 1,
259 .buf = &start,
260 }, {
261 .addr = DDC_ADDR,
262 .flags = I2C_M_RD,
263 .len = len,
264 .buf = buf,
265 }
266 };
267 ret = i2c_transfer(adapter, msgs, 2);
9292f37e
ED
268 if (ret == -ENXIO) {
269 DRM_DEBUG_KMS("drm: skipping non-existent adapter %s\n",
270 adapter->name);
271 break;
272 }
4819d2e4
CW
273 } while (ret != 2 && --retries);
274
275 return ret == 2 ? 0 : -1;
61e57a8d
AJ
276}
277
4a9a8b71
DA
278static bool drm_edid_is_zero(u8 *in_edid, int length)
279{
280 int i;
281 u32 *raw_edid = (u32 *)in_edid;
282
283 for (i = 0; i < length / 4; i++)
284 if (*(raw_edid + i) != 0)
285 return false;
286 return true;
287}
288
61e57a8d
AJ
289static u8 *
290drm_do_get_edid(struct drm_connector *connector, struct i2c_adapter *adapter)
291{
0ea75e23 292 int i, j = 0, valid_extensions = 0;
61e57a8d
AJ
293 u8 *block, *new;
294
295 if ((block = kmalloc(EDID_LENGTH, GFP_KERNEL)) == NULL)
296 return NULL;
297
298 /* base block fetch */
299 for (i = 0; i < 4; i++) {
300 if (drm_do_probe_ddc_edid(adapter, block, 0, EDID_LENGTH))
301 goto out;
302 if (drm_edid_block_valid(block))
303 break;
4a9a8b71
DA
304 if (i == 0 && drm_edid_is_zero(block, EDID_LENGTH)) {
305 connector->null_edid_counter++;
306 goto carp;
307 }
61e57a8d
AJ
308 }
309 if (i == 4)
310 goto carp;
311
312 /* if there's no extensions, we're done */
313 if (block[0x7e] == 0)
314 return block;
315
316 new = krealloc(block, (block[0x7e] + 1) * EDID_LENGTH, GFP_KERNEL);
317 if (!new)
318 goto out;
319 block = new;
320
321 for (j = 1; j <= block[0x7e]; j++) {
322 for (i = 0; i < 4; i++) {
0ea75e23
ST
323 if (drm_do_probe_ddc_edid(adapter,
324 block + (valid_extensions + 1) * EDID_LENGTH,
325 j, EDID_LENGTH))
61e57a8d 326 goto out;
0ea75e23
ST
327 if (drm_edid_block_valid(block + (valid_extensions + 1) * EDID_LENGTH)) {
328 valid_extensions++;
61e57a8d 329 break;
0ea75e23 330 }
61e57a8d
AJ
331 }
332 if (i == 4)
0ea75e23
ST
333 dev_warn(connector->dev->dev,
334 "%s: Ignoring invalid EDID block %d.\n",
335 drm_get_connector_name(connector), j);
336 }
337
338 if (valid_extensions != block[0x7e]) {
339 block[EDID_LENGTH-1] += block[0x7e] - valid_extensions;
340 block[0x7e] = valid_extensions;
341 new = krealloc(block, (valid_extensions + 1) * EDID_LENGTH, GFP_KERNEL);
342 if (!new)
343 goto out;
344 block = new;
61e57a8d
AJ
345 }
346
347 return block;
348
349carp:
dcdb1674 350 dev_warn(connector->dev->dev, "%s: EDID block %d invalid.\n",
61e57a8d
AJ
351 drm_get_connector_name(connector), j);
352
353out:
354 kfree(block);
355 return NULL;
356}
357
358/**
359 * Probe DDC presence.
360 *
361 * \param adapter : i2c device adaptor
362 * \return 1 on success
363 */
364static bool
365drm_probe_ddc(struct i2c_adapter *adapter)
366{
367 unsigned char out;
368
369 return (drm_do_probe_ddc_edid(adapter, &out, 0, 1) == 0);
370}
371
372/**
373 * drm_get_edid - get EDID data, if available
374 * @connector: connector we're probing
375 * @adapter: i2c adapter to use for DDC
376 *
377 * Poke the given i2c channel to grab EDID data if possible. If found,
378 * attach it to the connector.
379 *
380 * Return edid data or NULL if we couldn't find any.
381 */
382struct edid *drm_get_edid(struct drm_connector *connector,
383 struct i2c_adapter *adapter)
384{
385 struct edid *edid = NULL;
386
387 if (drm_probe_ddc(adapter))
388 edid = (struct edid *)drm_do_get_edid(connector, adapter);
389
390 connector->display_info.raw_edid = (char *)edid;
391
392 return edid;
393
394}
395EXPORT_SYMBOL(drm_get_edid);
396
397/*** EDID parsing ***/
398
f453ba04
DA
399/**
400 * edid_vendor - match a string against EDID's obfuscated vendor field
401 * @edid: EDID to match
402 * @vendor: vendor string
403 *
404 * Returns true if @vendor is in @edid, false otherwise
405 */
406static bool edid_vendor(struct edid *edid, char *vendor)
407{
408 char edid_vendor[3];
409
410 edid_vendor[0] = ((edid->mfg_id[0] & 0x7c) >> 2) + '@';
411 edid_vendor[1] = (((edid->mfg_id[0] & 0x3) << 3) |
412 ((edid->mfg_id[1] & 0xe0) >> 5)) + '@';
16456c87 413 edid_vendor[2] = (edid->mfg_id[1] & 0x1f) + '@';
f453ba04
DA
414
415 return !strncmp(edid_vendor, vendor, 3);
416}
417
418/**
419 * edid_get_quirks - return quirk flags for a given EDID
420 * @edid: EDID to process
421 *
422 * This tells subsequent routines what fixes they need to apply.
423 */
424static u32 edid_get_quirks(struct edid *edid)
425{
426 struct edid_quirk *quirk;
427 int i;
428
429 for (i = 0; i < ARRAY_SIZE(edid_quirk_list); i++) {
430 quirk = &edid_quirk_list[i];
431
432 if (edid_vendor(edid, quirk->vendor) &&
433 (EDID_PRODUCT_ID(edid) == quirk->product_id))
434 return quirk->quirks;
435 }
436
437 return 0;
438}
439
440#define MODE_SIZE(m) ((m)->hdisplay * (m)->vdisplay)
441#define MODE_REFRESH_DIFF(m,r) (abs((m)->vrefresh - target_refresh))
442
f453ba04
DA
443/**
444 * edid_fixup_preferred - set preferred modes based on quirk list
445 * @connector: has mode list to fix up
446 * @quirks: quirks list
447 *
448 * Walk the mode list for @connector, clearing the preferred status
449 * on existing modes and setting it anew for the right mode ala @quirks.
450 */
451static void edid_fixup_preferred(struct drm_connector *connector,
452 u32 quirks)
453{
454 struct drm_display_mode *t, *cur_mode, *preferred_mode;
f890607b 455 int target_refresh = 0;
f453ba04
DA
456
457 if (list_empty(&connector->probed_modes))
458 return;
459
460 if (quirks & EDID_QUIRK_PREFER_LARGE_60)
461 target_refresh = 60;
462 if (quirks & EDID_QUIRK_PREFER_LARGE_75)
463 target_refresh = 75;
464
465 preferred_mode = list_first_entry(&connector->probed_modes,
466 struct drm_display_mode, head);
467
468 list_for_each_entry_safe(cur_mode, t, &connector->probed_modes, head) {
469 cur_mode->type &= ~DRM_MODE_TYPE_PREFERRED;
470
471 if (cur_mode == preferred_mode)
472 continue;
473
474 /* Largest mode is preferred */
475 if (MODE_SIZE(cur_mode) > MODE_SIZE(preferred_mode))
476 preferred_mode = cur_mode;
477
478 /* At a given size, try to get closest to target refresh */
479 if ((MODE_SIZE(cur_mode) == MODE_SIZE(preferred_mode)) &&
480 MODE_REFRESH_DIFF(cur_mode, target_refresh) <
481 MODE_REFRESH_DIFF(preferred_mode, target_refresh)) {
482 preferred_mode = cur_mode;
483 }
484 }
485
486 preferred_mode->type |= DRM_MODE_TYPE_PREFERRED;
487}
488
f6e252ba
AJ
489static bool
490mode_is_rb(const struct drm_display_mode *mode)
491{
492 return (mode->htotal - mode->hdisplay == 160) &&
493 (mode->hsync_end - mode->hdisplay == 80) &&
494 (mode->hsync_end - mode->hsync_start == 32) &&
495 (mode->vsync_start - mode->vdisplay == 3);
496}
497
33c7531d
AJ
498/*
499 * drm_mode_find_dmt - Create a copy of a mode if present in DMT
500 * @dev: Device to duplicate against
501 * @hsize: Mode width
502 * @vsize: Mode height
503 * @fresh: Mode refresh rate
f6e252ba 504 * @rb: Mode reduced-blanking-ness
33c7531d
AJ
505 *
506 * Walk the DMT mode list looking for a match for the given parameters.
507 * Return a newly allocated copy of the mode, or NULL if not found.
508 */
1d42bbc8 509struct drm_display_mode *drm_mode_find_dmt(struct drm_device *dev,
f6e252ba
AJ
510 int hsize, int vsize, int fresh,
511 bool rb)
559ee21d 512{
07a5e632 513 int i;
559ee21d 514
07a5e632 515 for (i = 0; i < drm_num_dmt_modes; i++) {
b1f559ec 516 const struct drm_display_mode *ptr = &drm_dmt_modes[i];
f8b46a05
AJ
517 if (hsize != ptr->hdisplay)
518 continue;
519 if (vsize != ptr->vdisplay)
520 continue;
521 if (fresh != drm_mode_vrefresh(ptr))
522 continue;
f6e252ba
AJ
523 if (rb != mode_is_rb(ptr))
524 continue;
f8b46a05
AJ
525
526 return drm_mode_duplicate(dev, ptr);
559ee21d 527 }
f8b46a05
AJ
528
529 return NULL;
559ee21d 530}
1d42bbc8 531EXPORT_SYMBOL(drm_mode_find_dmt);
23425cae 532
d1ff6409
AJ
533typedef void detailed_cb(struct detailed_timing *timing, void *closure);
534
4d76a221
AJ
535static void
536cea_for_each_detailed_block(u8 *ext, detailed_cb *cb, void *closure)
537{
538 int i, n = 0;
4966b2a9 539 u8 d = ext[0x02];
4d76a221
AJ
540 u8 *det_base = ext + d;
541
4966b2a9 542 n = (127 - d) / 18;
4d76a221
AJ
543 for (i = 0; i < n; i++)
544 cb((struct detailed_timing *)(det_base + 18 * i), closure);
545}
546
cbba98f8
AJ
547static void
548vtb_for_each_detailed_block(u8 *ext, detailed_cb *cb, void *closure)
549{
550 unsigned int i, n = min((int)ext[0x02], 6);
551 u8 *det_base = ext + 5;
552
553 if (ext[0x01] != 1)
554 return; /* unknown version */
555
556 for (i = 0; i < n; i++)
557 cb((struct detailed_timing *)(det_base + 18 * i), closure);
558}
559
d1ff6409
AJ
560static void
561drm_for_each_detailed_block(u8 *raw_edid, detailed_cb *cb, void *closure)
562{
563 int i;
564 struct edid *edid = (struct edid *)raw_edid;
565
566 if (edid == NULL)
567 return;
568
569 for (i = 0; i < EDID_DETAILED_TIMINGS; i++)
570 cb(&(edid->detailed_timings[i]), closure);
571
4d76a221
AJ
572 for (i = 1; i <= raw_edid[0x7e]; i++) {
573 u8 *ext = raw_edid + (i * EDID_LENGTH);
574 switch (*ext) {
575 case CEA_EXT:
576 cea_for_each_detailed_block(ext, cb, closure);
577 break;
cbba98f8
AJ
578 case VTB_EXT:
579 vtb_for_each_detailed_block(ext, cb, closure);
580 break;
4d76a221
AJ
581 default:
582 break;
583 }
584 }
d1ff6409
AJ
585}
586
587static void
588is_rb(struct detailed_timing *t, void *data)
589{
590 u8 *r = (u8 *)t;
591 if (r[3] == EDID_DETAIL_MONITOR_RANGE)
592 if (r[15] & 0x10)
593 *(bool *)data = true;
594}
595
596/* EDID 1.4 defines this explicitly. For EDID 1.3, we guess, badly. */
597static bool
598drm_monitor_supports_rb(struct edid *edid)
599{
600 if (edid->revision >= 4) {
601 bool ret;
602 drm_for_each_detailed_block((u8 *)edid, is_rb, &ret);
603 return ret;
604 }
605
606 return ((edid->input & DRM_EDID_INPUT_DIGITAL) != 0);
607}
608
7a374350
AJ
609static void
610find_gtf2(struct detailed_timing *t, void *data)
611{
612 u8 *r = (u8 *)t;
613 if (r[3] == EDID_DETAIL_MONITOR_RANGE && r[10] == 0x02)
614 *(u8 **)data = r;
615}
616
617/* Secondary GTF curve kicks in above some break frequency */
618static int
619drm_gtf2_hbreak(struct edid *edid)
620{
621 u8 *r = NULL;
622 drm_for_each_detailed_block((u8 *)edid, find_gtf2, &r);
623 return r ? (r[12] * 2) : 0;
624}
625
626static int
627drm_gtf2_2c(struct edid *edid)
628{
629 u8 *r = NULL;
630 drm_for_each_detailed_block((u8 *)edid, find_gtf2, &r);
631 return r ? r[13] : 0;
632}
633
634static int
635drm_gtf2_m(struct edid *edid)
636{
637 u8 *r = NULL;
638 drm_for_each_detailed_block((u8 *)edid, find_gtf2, &r);
639 return r ? (r[15] << 8) + r[14] : 0;
640}
641
642static int
643drm_gtf2_k(struct edid *edid)
644{
645 u8 *r = NULL;
646 drm_for_each_detailed_block((u8 *)edid, find_gtf2, &r);
647 return r ? r[16] : 0;
648}
649
650static int
651drm_gtf2_2j(struct edid *edid)
652{
653 u8 *r = NULL;
654 drm_for_each_detailed_block((u8 *)edid, find_gtf2, &r);
655 return r ? r[17] : 0;
656}
657
658/**
659 * standard_timing_level - get std. timing level(CVT/GTF/DMT)
660 * @edid: EDID block to scan
661 */
662static int standard_timing_level(struct edid *edid)
663{
664 if (edid->revision >= 2) {
665 if (edid->revision >= 4 && (edid->features & DRM_EDID_FEATURE_DEFAULT_GTF))
666 return LEVEL_CVT;
667 if (drm_gtf2_hbreak(edid))
668 return LEVEL_GTF2;
669 return LEVEL_GTF;
670 }
671 return LEVEL_DMT;
672}
673
23425cae
AJ
674/*
675 * 0 is reserved. The spec says 0x01 fill for unused timings. Some old
676 * monitors fill with ascii space (0x20) instead.
677 */
678static int
679bad_std_timing(u8 a, u8 b)
680{
681 return (a == 0x00 && b == 0x00) ||
682 (a == 0x01 && b == 0x01) ||
683 (a == 0x20 && b == 0x20);
684}
685
f453ba04
DA
686/**
687 * drm_mode_std - convert standard mode info (width, height, refresh) into mode
688 * @t: standard timing params
5c61259e 689 * @timing_level: standard timing level
f453ba04
DA
690 *
691 * Take the standard timing params (in this case width, aspect, and refresh)
5c61259e 692 * and convert them into a real mode using CVT/GTF/DMT.
f453ba04 693 */
7ca6adb3 694static struct drm_display_mode *
7a374350
AJ
695drm_mode_std(struct drm_connector *connector, struct edid *edid,
696 struct std_timing *t, int revision)
f453ba04 697{
7ca6adb3
AJ
698 struct drm_device *dev = connector->dev;
699 struct drm_display_mode *m, *mode = NULL;
5c61259e
ZY
700 int hsize, vsize;
701 int vrefresh_rate;
0454beab
MD
702 unsigned aspect_ratio = (t->vfreq_aspect & EDID_TIMING_ASPECT_MASK)
703 >> EDID_TIMING_ASPECT_SHIFT;
5c61259e
ZY
704 unsigned vfreq = (t->vfreq_aspect & EDID_TIMING_VFREQ_MASK)
705 >> EDID_TIMING_VFREQ_SHIFT;
7a374350 706 int timing_level = standard_timing_level(edid);
5c61259e 707
23425cae
AJ
708 if (bad_std_timing(t->hsize, t->vfreq_aspect))
709 return NULL;
710
5c61259e
ZY
711 /* According to the EDID spec, the hdisplay = hsize * 8 + 248 */
712 hsize = t->hsize * 8 + 248;
713 /* vrefresh_rate = vfreq + 60 */
714 vrefresh_rate = vfreq + 60;
715 /* the vdisplay is calculated based on the aspect ratio */
f066a17d
AJ
716 if (aspect_ratio == 0) {
717 if (revision < 3)
718 vsize = hsize;
719 else
720 vsize = (hsize * 10) / 16;
721 } else if (aspect_ratio == 1)
f453ba04 722 vsize = (hsize * 3) / 4;
0454beab 723 else if (aspect_ratio == 2)
f453ba04
DA
724 vsize = (hsize * 4) / 5;
725 else
726 vsize = (hsize * 9) / 16;
a0910c8e
AJ
727
728 /* HDTV hack, part 1 */
729 if (vrefresh_rate == 60 &&
730 ((hsize == 1360 && vsize == 765) ||
731 (hsize == 1368 && vsize == 769))) {
732 hsize = 1366;
733 vsize = 768;
734 }
735
7ca6adb3
AJ
736 /*
737 * If this connector already has a mode for this size and refresh
738 * rate (because it came from detailed or CVT info), use that
739 * instead. This way we don't have to guess at interlace or
740 * reduced blanking.
741 */
522032da 742 list_for_each_entry(m, &connector->probed_modes, head)
7ca6adb3
AJ
743 if (m->hdisplay == hsize && m->vdisplay == vsize &&
744 drm_mode_vrefresh(m) == vrefresh_rate)
745 return NULL;
746
a0910c8e
AJ
747 /* HDTV hack, part 2 */
748 if (hsize == 1366 && vsize == 768 && vrefresh_rate == 60) {
749 mode = drm_cvt_mode(dev, 1366, 768, vrefresh_rate, 0, 0,
d50ba256 750 false);
559ee21d 751 mode->hdisplay = 1366;
a4967de6
AJ
752 mode->hsync_start = mode->hsync_start - 1;
753 mode->hsync_end = mode->hsync_end - 1;
559ee21d
ZY
754 return mode;
755 }
a0910c8e 756
559ee21d 757 /* check whether it can be found in default mode table */
f6e252ba
AJ
758 if (drm_monitor_supports_rb(edid)) {
759 mode = drm_mode_find_dmt(dev, hsize, vsize, vrefresh_rate,
760 true);
761 if (mode)
762 return mode;
763 }
764 mode = drm_mode_find_dmt(dev, hsize, vsize, vrefresh_rate, false);
559ee21d
ZY
765 if (mode)
766 return mode;
767
f6e252ba 768 /* okay, generate it */
5c61259e
ZY
769 switch (timing_level) {
770 case LEVEL_DMT:
5c61259e
ZY
771 break;
772 case LEVEL_GTF:
773 mode = drm_gtf_mode(dev, hsize, vsize, vrefresh_rate, 0, 0);
774 break;
7a374350
AJ
775 case LEVEL_GTF2:
776 /*
777 * This is potentially wrong if there's ever a monitor with
778 * more than one ranges section, each claiming a different
779 * secondary GTF curve. Please don't do that.
780 */
781 mode = drm_gtf_mode(dev, hsize, vsize, vrefresh_rate, 0, 0);
782 if (drm_mode_hsync(mode) > drm_gtf2_hbreak(edid)) {
aefd330e 783 drm_mode_destroy(dev, mode);
7a374350
AJ
784 mode = drm_gtf_mode_complex(dev, hsize, vsize,
785 vrefresh_rate, 0, 0,
786 drm_gtf2_m(edid),
787 drm_gtf2_2c(edid),
788 drm_gtf2_k(edid),
789 drm_gtf2_2j(edid));
790 }
791 break;
5c61259e 792 case LEVEL_CVT:
d50ba256
DA
793 mode = drm_cvt_mode(dev, hsize, vsize, vrefresh_rate, 0, 0,
794 false);
5c61259e
ZY
795 break;
796 }
f453ba04
DA
797 return mode;
798}
799
b58db2c6
AJ
800/*
801 * EDID is delightfully ambiguous about how interlaced modes are to be
802 * encoded. Our internal representation is of frame height, but some
803 * HDTV detailed timings are encoded as field height.
804 *
805 * The format list here is from CEA, in frame size. Technically we
806 * should be checking refresh rate too. Whatever.
807 */
808static void
809drm_mode_do_interlace_quirk(struct drm_display_mode *mode,
810 struct detailed_pixel_timing *pt)
811{
812 int i;
813 static const struct {
814 int w, h;
815 } cea_interlaced[] = {
816 { 1920, 1080 },
817 { 720, 480 },
818 { 1440, 480 },
819 { 2880, 480 },
820 { 720, 576 },
821 { 1440, 576 },
822 { 2880, 576 },
823 };
b58db2c6
AJ
824
825 if (!(pt->misc & DRM_EDID_PT_INTERLACED))
826 return;
827
3c581411 828 for (i = 0; i < ARRAY_SIZE(cea_interlaced); i++) {
b58db2c6
AJ
829 if ((mode->hdisplay == cea_interlaced[i].w) &&
830 (mode->vdisplay == cea_interlaced[i].h / 2)) {
831 mode->vdisplay *= 2;
832 mode->vsync_start *= 2;
833 mode->vsync_end *= 2;
834 mode->vtotal *= 2;
835 mode->vtotal |= 1;
836 }
837 }
838
839 mode->flags |= DRM_MODE_FLAG_INTERLACE;
840}
841
f453ba04
DA
842/**
843 * drm_mode_detailed - create a new mode from an EDID detailed timing section
844 * @dev: DRM device (needed to create new mode)
845 * @edid: EDID block
846 * @timing: EDID detailed timing info
847 * @quirks: quirks to apply
848 *
849 * An EDID detailed timing block contains enough info for us to create and
850 * return a new struct drm_display_mode.
851 */
852static struct drm_display_mode *drm_mode_detailed(struct drm_device *dev,
853 struct edid *edid,
854 struct detailed_timing *timing,
855 u32 quirks)
856{
857 struct drm_display_mode *mode;
858 struct detailed_pixel_timing *pt = &timing->data.pixel_data;
0454beab
MD
859 unsigned hactive = (pt->hactive_hblank_hi & 0xf0) << 4 | pt->hactive_lo;
860 unsigned vactive = (pt->vactive_vblank_hi & 0xf0) << 4 | pt->vactive_lo;
861 unsigned hblank = (pt->hactive_hblank_hi & 0xf) << 8 | pt->hblank_lo;
862 unsigned vblank = (pt->vactive_vblank_hi & 0xf) << 8 | pt->vblank_lo;
e14cbee4
MD
863 unsigned hsync_offset = (pt->hsync_vsync_offset_pulse_width_hi & 0xc0) << 2 | pt->hsync_offset_lo;
864 unsigned hsync_pulse_width = (pt->hsync_vsync_offset_pulse_width_hi & 0x30) << 4 | pt->hsync_pulse_width_lo;
865 unsigned vsync_offset = (pt->hsync_vsync_offset_pulse_width_hi & 0xc) >> 2 | pt->vsync_offset_pulse_width_lo >> 4;
866 unsigned vsync_pulse_width = (pt->hsync_vsync_offset_pulse_width_hi & 0x3) << 4 | (pt->vsync_offset_pulse_width_lo & 0xf);
f453ba04 867
fc438966 868 /* ignore tiny modes */
0454beab 869 if (hactive < 64 || vactive < 64)
fc438966
AJ
870 return NULL;
871
0454beab 872 if (pt->misc & DRM_EDID_PT_STEREO) {
f453ba04
DA
873 printk(KERN_WARNING "stereo mode not supported\n");
874 return NULL;
875 }
0454beab 876 if (!(pt->misc & DRM_EDID_PT_SEPARATE_SYNC)) {
79b7dcb2 877 printk(KERN_WARNING "composite sync not supported\n");
f453ba04
DA
878 }
879
fcb45611
ZY
880 /* it is incorrect if hsync/vsync width is zero */
881 if (!hsync_pulse_width || !vsync_pulse_width) {
882 DRM_DEBUG_KMS("Incorrect Detailed timing. "
883 "Wrong Hsync/Vsync pulse width\n");
884 return NULL;
885 }
f453ba04
DA
886 mode = drm_mode_create(dev);
887 if (!mode)
888 return NULL;
889
890 mode->type = DRM_MODE_TYPE_DRIVER;
891
892 if (quirks & EDID_QUIRK_135_CLOCK_TOO_HIGH)
0454beab
MD
893 timing->pixel_clock = cpu_to_le16(1088);
894
895 mode->clock = le16_to_cpu(timing->pixel_clock) * 10;
896
897 mode->hdisplay = hactive;
898 mode->hsync_start = mode->hdisplay + hsync_offset;
899 mode->hsync_end = mode->hsync_start + hsync_pulse_width;
900 mode->htotal = mode->hdisplay + hblank;
901
902 mode->vdisplay = vactive;
903 mode->vsync_start = mode->vdisplay + vsync_offset;
904 mode->vsync_end = mode->vsync_start + vsync_pulse_width;
905 mode->vtotal = mode->vdisplay + vblank;
f453ba04 906
7064fef5
JB
907 /* Some EDIDs have bogus h/vtotal values */
908 if (mode->hsync_end > mode->htotal)
909 mode->htotal = mode->hsync_end + 1;
910 if (mode->vsync_end > mode->vtotal)
911 mode->vtotal = mode->vsync_end + 1;
912
b58db2c6 913 drm_mode_do_interlace_quirk(mode, pt);
f453ba04 914
171fdd89
AJ
915 drm_mode_set_name(mode);
916
f453ba04 917 if (quirks & EDID_QUIRK_DETAILED_SYNC_PP) {
0454beab 918 pt->misc |= DRM_EDID_PT_HSYNC_POSITIVE | DRM_EDID_PT_VSYNC_POSITIVE;
f453ba04
DA
919 }
920
0454beab
MD
921 mode->flags |= (pt->misc & DRM_EDID_PT_HSYNC_POSITIVE) ?
922 DRM_MODE_FLAG_PHSYNC : DRM_MODE_FLAG_NHSYNC;
923 mode->flags |= (pt->misc & DRM_EDID_PT_VSYNC_POSITIVE) ?
924 DRM_MODE_FLAG_PVSYNC : DRM_MODE_FLAG_NVSYNC;
f453ba04 925
e14cbee4
MD
926 mode->width_mm = pt->width_mm_lo | (pt->width_height_mm_hi & 0xf0) << 4;
927 mode->height_mm = pt->height_mm_lo | (pt->width_height_mm_hi & 0xf) << 8;
f453ba04
DA
928
929 if (quirks & EDID_QUIRK_DETAILED_IN_CM) {
930 mode->width_mm *= 10;
931 mode->height_mm *= 10;
932 }
933
934 if (quirks & EDID_QUIRK_DETAILED_USE_MAXIMUM_SIZE) {
935 mode->width_mm = edid->width_cm * 10;
936 mode->height_mm = edid->height_cm * 10;
937 }
938
939 return mode;
940}
941
b17e52ef 942static bool
b1f559ec
CW
943mode_in_hsync_range(const struct drm_display_mode *mode,
944 struct edid *edid, u8 *t)
b17e52ef
AJ
945{
946 int hsync, hmin, hmax;
947
948 hmin = t[7];
949 if (edid->revision >= 4)
950 hmin += ((t[4] & 0x04) ? 255 : 0);
951 hmax = t[8];
952 if (edid->revision >= 4)
953 hmax += ((t[4] & 0x08) ? 255 : 0);
07a5e632 954 hsync = drm_mode_hsync(mode);
07a5e632 955
b17e52ef
AJ
956 return (hsync <= hmax && hsync >= hmin);
957}
958
959static bool
b1f559ec
CW
960mode_in_vsync_range(const struct drm_display_mode *mode,
961 struct edid *edid, u8 *t)
b17e52ef
AJ
962{
963 int vsync, vmin, vmax;
964
965 vmin = t[5];
966 if (edid->revision >= 4)
967 vmin += ((t[4] & 0x01) ? 255 : 0);
968 vmax = t[6];
969 if (edid->revision >= 4)
970 vmax += ((t[4] & 0x02) ? 255 : 0);
971 vsync = drm_mode_vrefresh(mode);
972
973 return (vsync <= vmax && vsync >= vmin);
974}
975
976static u32
977range_pixel_clock(struct edid *edid, u8 *t)
978{
979 /* unspecified */
980 if (t[9] == 0 || t[9] == 255)
981 return 0;
982
983 /* 1.4 with CVT support gives us real precision, yay */
984 if (edid->revision >= 4 && t[10] == 0x04)
985 return (t[9] * 10000) - ((t[12] >> 2) * 250);
986
987 /* 1.3 is pathetic, so fuzz up a bit */
988 return t[9] * 10000 + 5001;
989}
990
b17e52ef 991static bool
b1f559ec 992mode_in_range(const struct drm_display_mode *mode, struct edid *edid,
b17e52ef
AJ
993 struct detailed_timing *timing)
994{
995 u32 max_clock;
996 u8 *t = (u8 *)timing;
997
998 if (!mode_in_hsync_range(mode, edid, t))
07a5e632
AJ
999 return false;
1000
b17e52ef 1001 if (!mode_in_vsync_range(mode, edid, t))
07a5e632
AJ
1002 return false;
1003
b17e52ef 1004 if ((max_clock = range_pixel_clock(edid, t)))
07a5e632
AJ
1005 if (mode->clock > max_clock)
1006 return false;
b17e52ef
AJ
1007
1008 /* 1.4 max horizontal check */
1009 if (edid->revision >= 4 && t[10] == 0x04)
1010 if (t[13] && mode->hdisplay > 8 * (t[13] + (256 * (t[12]&0x3))))
1011 return false;
1012
1013 if (mode_is_rb(mode) && !drm_monitor_supports_rb(edid))
1014 return false;
07a5e632
AJ
1015
1016 return true;
1017}
1018
b17e52ef 1019static int
cd4cd3de 1020drm_dmt_modes_for_range(struct drm_connector *connector, struct edid *edid,
b17e52ef 1021 struct detailed_timing *timing)
07a5e632
AJ
1022{
1023 int i, modes = 0;
1024 struct drm_display_mode *newmode;
1025 struct drm_device *dev = connector->dev;
1026
1027 for (i = 0; i < drm_num_dmt_modes; i++) {
b17e52ef 1028 if (mode_in_range(drm_dmt_modes + i, edid, timing)) {
07a5e632
AJ
1029 newmode = drm_mode_duplicate(dev, &drm_dmt_modes[i]);
1030 if (newmode) {
1031 drm_mode_probed_add(connector, newmode);
1032 modes++;
1033 }
1034 }
1035 }
1036
1037 return modes;
1038}
1039
13931579
AJ
1040static void
1041do_inferred_modes(struct detailed_timing *timing, void *c)
9340d8cf 1042{
13931579
AJ
1043 struct detailed_mode_closure *closure = c;
1044 struct detailed_non_pixel *data = &timing->data.other_data;
1045 int gtf = (closure->edid->features & DRM_EDID_FEATURE_DEFAULT_GTF);
9340d8cf 1046
13931579 1047 if (gtf && data->type == EDID_DETAIL_MONITOR_RANGE)
cd4cd3de 1048 closure->modes += drm_dmt_modes_for_range(closure->connector,
13931579
AJ
1049 closure->edid,
1050 timing);
1051}
69da3015 1052
13931579
AJ
1053static int
1054add_inferred_modes(struct drm_connector *connector, struct edid *edid)
1055{
1056 struct detailed_mode_closure closure = {
1057 connector, edid, 0, 0, 0
1058 };
9340d8cf 1059
13931579
AJ
1060 if (version_greater(edid, 1, 0))
1061 drm_for_each_detailed_block((u8 *)edid, do_inferred_modes,
1062 &closure);
9340d8cf 1063
13931579 1064 return closure.modes;
9340d8cf
AJ
1065}
1066
2255be14
AJ
1067static int
1068drm_est3_modes(struct drm_connector *connector, struct detailed_timing *timing)
1069{
1070 int i, j, m, modes = 0;
1071 struct drm_display_mode *mode;
1072 u8 *est = ((u8 *)timing) + 5;
1073
1074 for (i = 0; i < 6; i++) {
1075 for (j = 7; j > 0; j--) {
1076 m = (i * 8) + (7 - j);
3c581411 1077 if (m >= ARRAY_SIZE(est3_modes))
2255be14
AJ
1078 break;
1079 if (est[i] & (1 << j)) {
1d42bbc8
DA
1080 mode = drm_mode_find_dmt(connector->dev,
1081 est3_modes[m].w,
1082 est3_modes[m].h,
f6e252ba
AJ
1083 est3_modes[m].r,
1084 est3_modes[m].rb);
2255be14
AJ
1085 if (mode) {
1086 drm_mode_probed_add(connector, mode);
1087 modes++;
1088 }
1089 }
1090 }
1091 }
1092
1093 return modes;
1094}
1095
13931579
AJ
1096static void
1097do_established_modes(struct detailed_timing *timing, void *c)
9cf00977 1098{
13931579 1099 struct detailed_mode_closure *closure = c;
9cf00977 1100 struct detailed_non_pixel *data = &timing->data.other_data;
9cf00977 1101
13931579
AJ
1102 if (data->type == EDID_DETAIL_EST_TIMINGS)
1103 closure->modes += drm_est3_modes(closure->connector, timing);
1104}
9cf00977 1105
13931579
AJ
1106/**
1107 * add_established_modes - get est. modes from EDID and add them
1108 * @edid: EDID block to scan
1109 *
1110 * Each EDID block contains a bitmap of the supported "established modes" list
1111 * (defined above). Tease them out and add them to the global modes list.
1112 */
1113static int
1114add_established_modes(struct drm_connector *connector, struct edid *edid)
1115{
1116 struct drm_device *dev = connector->dev;
1117 unsigned long est_bits = edid->established_timings.t1 |
1118 (edid->established_timings.t2 << 8) |
1119 ((edid->established_timings.mfg_rsvd & 0x80) << 9);
1120 int i, modes = 0;
1121 struct detailed_mode_closure closure = {
1122 connector, edid, 0, 0, 0
1123 };
9cf00977 1124
13931579
AJ
1125 for (i = 0; i <= EDID_EST_TIMINGS; i++) {
1126 if (est_bits & (1<<i)) {
1127 struct drm_display_mode *newmode;
1128 newmode = drm_mode_duplicate(dev, &edid_est_modes[i]);
1129 if (newmode) {
1130 drm_mode_probed_add(connector, newmode);
1131 modes++;
1132 }
1133 }
9cf00977
AJ
1134 }
1135
13931579
AJ
1136 if (version_greater(edid, 1, 0))
1137 drm_for_each_detailed_block((u8 *)edid,
1138 do_established_modes, &closure);
1139
1140 return modes + closure.modes;
1141}
1142
1143static void
1144do_standard_modes(struct detailed_timing *timing, void *c)
1145{
1146 struct detailed_mode_closure *closure = c;
1147 struct detailed_non_pixel *data = &timing->data.other_data;
1148 struct drm_connector *connector = closure->connector;
1149 struct edid *edid = closure->edid;
1150
1151 if (data->type == EDID_DETAIL_STD_MODES) {
1152 int i;
9cf00977
AJ
1153 for (i = 0; i < 6; i++) {
1154 struct std_timing *std;
1155 struct drm_display_mode *newmode;
1156
1157 std = &data->data.timings[i];
7a374350
AJ
1158 newmode = drm_mode_std(connector, edid, std,
1159 edid->revision);
9cf00977
AJ
1160 if (newmode) {
1161 drm_mode_probed_add(connector, newmode);
13931579 1162 closure->modes++;
9cf00977
AJ
1163 }
1164 }
9cf00977 1165 }
9cf00977
AJ
1166}
1167
f453ba04 1168/**
13931579 1169 * add_standard_modes - get std. modes from EDID and add them
f453ba04 1170 * @edid: EDID block to scan
f453ba04 1171 *
13931579
AJ
1172 * Standard modes can be calculated using the appropriate standard (DMT,
1173 * GTF or CVT. Grab them from @edid and add them to the list.
f453ba04 1174 */
13931579
AJ
1175static int
1176add_standard_modes(struct drm_connector *connector, struct edid *edid)
f453ba04 1177{
9cf00977 1178 int i, modes = 0;
13931579
AJ
1179 struct detailed_mode_closure closure = {
1180 connector, edid, 0, 0, 0
1181 };
1182
1183 for (i = 0; i < EDID_STD_TIMINGS; i++) {
1184 struct drm_display_mode *newmode;
1185
1186 newmode = drm_mode_std(connector, edid,
1187 &edid->standard_timings[i],
1188 edid->revision);
1189 if (newmode) {
1190 drm_mode_probed_add(connector, newmode);
1191 modes++;
1192 }
1193 }
1194
1195 if (version_greater(edid, 1, 0))
1196 drm_for_each_detailed_block((u8 *)edid, do_standard_modes,
1197 &closure);
1198
1199 /* XXX should also look for standard codes in VTB blocks */
1200
1201 return modes + closure.modes;
1202}
f453ba04 1203
13931579
AJ
1204static int drm_cvt_modes(struct drm_connector *connector,
1205 struct detailed_timing *timing)
1206{
1207 int i, j, modes = 0;
1208 struct drm_display_mode *newmode;
1209 struct drm_device *dev = connector->dev;
1210 struct cvt_timing *cvt;
1211 const int rates[] = { 60, 85, 75, 60, 50 };
1212 const u8 empty[3] = { 0, 0, 0 };
a327f6b8 1213
13931579
AJ
1214 for (i = 0; i < 4; i++) {
1215 int uninitialized_var(width), height;
1216 cvt = &(timing->data.other_data.data.cvt[i]);
f453ba04 1217
13931579 1218 if (!memcmp(cvt->code, empty, 3))
9cf00977 1219 continue;
f453ba04 1220
13931579
AJ
1221 height = (cvt->code[0] + ((cvt->code[1] & 0xf0) << 4) + 1) * 2;
1222 switch (cvt->code[1] & 0x0c) {
1223 case 0x00:
1224 width = height * 4 / 3;
1225 break;
1226 case 0x04:
1227 width = height * 16 / 9;
1228 break;
1229 case 0x08:
1230 width = height * 16 / 10;
1231 break;
1232 case 0x0c:
1233 width = height * 15 / 9;
1234 break;
1235 }
1236
1237 for (j = 1; j < 5; j++) {
1238 if (cvt->code[2] & (1 << j)) {
1239 newmode = drm_cvt_mode(dev, width, height,
1240 rates[j], j == 0,
1241 false, false);
1242 if (newmode) {
1243 drm_mode_probed_add(connector, newmode);
1244 modes++;
1245 }
1246 }
1247 }
f453ba04
DA
1248 }
1249
1250 return modes;
1251}
9cf00977 1252
13931579
AJ
1253static void
1254do_cvt_mode(struct detailed_timing *timing, void *c)
882f0219 1255{
13931579
AJ
1256 struct detailed_mode_closure *closure = c;
1257 struct detailed_non_pixel *data = &timing->data.other_data;
882f0219 1258
13931579
AJ
1259 if (data->type == EDID_DETAIL_CVT_3BYTE)
1260 closure->modes += drm_cvt_modes(closure->connector, timing);
1261}
882f0219 1262
13931579
AJ
1263static int
1264add_cvt_modes(struct drm_connector *connector, struct edid *edid)
1265{
1266 struct detailed_mode_closure closure = {
1267 connector, edid, 0, 0, 0
1268 };
882f0219 1269
13931579
AJ
1270 if (version_greater(edid, 1, 2))
1271 drm_for_each_detailed_block((u8 *)edid, do_cvt_mode, &closure);
882f0219 1272
13931579 1273 /* XXX should also look for CVT codes in VTB blocks */
882f0219 1274
13931579
AJ
1275 return closure.modes;
1276}
1277
1278static void
1279do_detailed_mode(struct detailed_timing *timing, void *c)
1280{
1281 struct detailed_mode_closure *closure = c;
1282 struct drm_display_mode *newmode;
1283
1284 if (timing->pixel_clock) {
1285 newmode = drm_mode_detailed(closure->connector->dev,
1286 closure->edid, timing,
1287 closure->quirks);
1288 if (!newmode)
1289 return;
1290
1291 if (closure->preferred)
1292 newmode->type |= DRM_MODE_TYPE_PREFERRED;
1293
1294 drm_mode_probed_add(closure->connector, newmode);
1295 closure->modes++;
1296 closure->preferred = 0;
882f0219 1297 }
13931579 1298}
882f0219 1299
13931579
AJ
1300/*
1301 * add_detailed_modes - Add modes from detailed timings
1302 * @connector: attached connector
1303 * @edid: EDID block to scan
1304 * @quirks: quirks to apply
1305 */
1306static int
1307add_detailed_modes(struct drm_connector *connector, struct edid *edid,
1308 u32 quirks)
1309{
1310 struct detailed_mode_closure closure = {
1311 connector,
1312 edid,
1313 1,
1314 quirks,
1315 0
1316 };
1317
1318 if (closure.preferred && !version_greater(edid, 1, 3))
1319 closure.preferred =
1320 (edid->features & DRM_EDID_FEATURE_PREFERRED_TIMING);
1321
1322 drm_for_each_detailed_block((u8 *)edid, do_detailed_mode, &closure);
1323
1324 return closure.modes;
882f0219 1325}
f453ba04 1326
f23c20c8 1327#define HDMI_IDENTIFIER 0x000C03
8fe9790d 1328#define AUDIO_BLOCK 0x01
54ac76f8 1329#define VIDEO_BLOCK 0x02
f23c20c8 1330#define VENDOR_BLOCK 0x03
76adaa34 1331#define SPEAKER_BLOCK 0x04
8fe9790d 1332#define EDID_BASIC_AUDIO (1 << 6)
a988bc72
LPC
1333#define EDID_CEA_YCRCB444 (1 << 5)
1334#define EDID_CEA_YCRCB422 (1 << 4)
8fe9790d 1335
f23c20c8 1336/**
8fe9790d 1337 * Search EDID for CEA extension block.
f23c20c8 1338 */
eccaca28 1339u8 *drm_find_cea_extension(struct edid *edid)
f23c20c8 1340{
8fe9790d
ZW
1341 u8 *edid_ext = NULL;
1342 int i;
f23c20c8
ML
1343
1344 /* No EDID or EDID extensions */
1345 if (edid == NULL || edid->extensions == 0)
8fe9790d 1346 return NULL;
f23c20c8 1347
f23c20c8 1348 /* Find CEA extension */
7466f4cc 1349 for (i = 0; i < edid->extensions; i++) {
8fe9790d
ZW
1350 edid_ext = (u8 *)edid + EDID_LENGTH * (i + 1);
1351 if (edid_ext[0] == CEA_EXT)
f23c20c8
ML
1352 break;
1353 }
1354
7466f4cc 1355 if (i == edid->extensions)
8fe9790d
ZW
1356 return NULL;
1357
1358 return edid_ext;
1359}
eccaca28 1360EXPORT_SYMBOL(drm_find_cea_extension);
8fe9790d 1361
54ac76f8
CS
1362static int
1363do_cea_modes (struct drm_connector *connector, u8 *db, u8 len)
1364{
1365 struct drm_device *dev = connector->dev;
1366 u8 * mode, cea_mode;
1367 int modes = 0;
1368
1369 for (mode = db; mode < db + len; mode++) {
1370 cea_mode = (*mode & 127) - 1; /* CEA modes are numbered 1..127 */
1371 if (cea_mode < drm_num_cea_modes) {
1372 struct drm_display_mode *newmode;
1373 newmode = drm_mode_duplicate(dev,
1374 &edid_cea_modes[cea_mode]);
1375 if (newmode) {
1376 drm_mode_probed_add(connector, newmode);
1377 modes++;
1378 }
1379 }
1380 }
1381
1382 return modes;
1383}
1384
1385static int
1386add_cea_modes(struct drm_connector *connector, struct edid *edid)
1387{
1388 u8 * cea = drm_find_cea_extension(edid);
1389 u8 * db, dbl;
1390 int modes = 0;
1391
1392 if (cea && cea[1] >= 3) {
1393 for (db = cea + 4; db < cea + cea[2]; db += dbl + 1) {
1394 dbl = db[0] & 0x1f;
1395 if (((db[0] & 0xe0) >> 5) == VIDEO_BLOCK)
1396 modes += do_cea_modes (connector, db+1, dbl);
1397 }
1398 }
1399
1400 return modes;
1401}
1402
76adaa34
WF
1403static void
1404parse_hdmi_vsdb(struct drm_connector *connector, uint8_t *db)
1405{
1406 connector->eld[5] |= (db[6] >> 7) << 1; /* Supports_AI */
1407
1408 connector->dvi_dual = db[6] & 1;
1409 connector->max_tmds_clock = db[7] * 5;
1410
1411 connector->latency_present[0] = db[8] >> 7;
1412 connector->latency_present[1] = (db[8] >> 6) & 1;
1413 connector->video_latency[0] = db[9];
1414 connector->audio_latency[0] = db[10];
1415 connector->video_latency[1] = db[11];
1416 connector->audio_latency[1] = db[12];
1417
1418 DRM_LOG_KMS("HDMI: DVI dual %d, "
1419 "max TMDS clock %d, "
1420 "latency present %d %d, "
1421 "video latency %d %d, "
1422 "audio latency %d %d\n",
1423 connector->dvi_dual,
1424 connector->max_tmds_clock,
1425 (int) connector->latency_present[0],
1426 (int) connector->latency_present[1],
1427 connector->video_latency[0],
1428 connector->video_latency[1],
1429 connector->audio_latency[0],
1430 connector->audio_latency[1]);
1431}
1432
1433static void
1434monitor_name(struct detailed_timing *t, void *data)
1435{
1436 if (t->data.other_data.type == EDID_DETAIL_MONITOR_NAME)
1437 *(u8 **)data = t->data.other_data.data.str.str;
1438}
1439
1440/**
1441 * drm_edid_to_eld - build ELD from EDID
1442 * @connector: connector corresponding to the HDMI/DP sink
1443 * @edid: EDID to parse
1444 *
1445 * Fill the ELD (EDID-Like Data) buffer for passing to the audio driver.
1446 * Some ELD fields are left to the graphics driver caller:
1447 * - Conn_Type
1448 * - HDCP
1449 * - Port_ID
1450 */
1451void drm_edid_to_eld(struct drm_connector *connector, struct edid *edid)
1452{
1453 uint8_t *eld = connector->eld;
1454 u8 *cea;
1455 u8 *name;
1456 u8 *db;
1457 int sad_count = 0;
1458 int mnl;
1459 int dbl;
1460
1461 memset(eld, 0, sizeof(connector->eld));
1462
1463 cea = drm_find_cea_extension(edid);
1464 if (!cea) {
1465 DRM_DEBUG_KMS("ELD: no CEA Extension found\n");
1466 return;
1467 }
1468
1469 name = NULL;
1470 drm_for_each_detailed_block((u8 *)edid, monitor_name, &name);
1471 for (mnl = 0; name && mnl < 13; mnl++) {
1472 if (name[mnl] == 0x0a)
1473 break;
1474 eld[20 + mnl] = name[mnl];
1475 }
1476 eld[4] = (cea[1] << 5) | mnl;
1477 DRM_DEBUG_KMS("ELD monitor %s\n", eld + 20);
1478
1479 eld[0] = 2 << 3; /* ELD version: 2 */
1480
1481 eld[16] = edid->mfg_id[0];
1482 eld[17] = edid->mfg_id[1];
1483 eld[18] = edid->prod_code[0];
1484 eld[19] = edid->prod_code[1];
1485
a0ab734d
CS
1486 if (cea[1] >= 3)
1487 for (db = cea + 4; db < cea + cea[2]; db += dbl + 1) {
1488 dbl = db[0] & 0x1f;
1489
1490 switch ((db[0] & 0xe0) >> 5) {
1491 case AUDIO_BLOCK:
1492 /* Audio Data Block, contains SADs */
1493 sad_count = dbl / 3;
1494 memcpy(eld + 20 + mnl, &db[1], dbl);
1495 break;
1496 case SPEAKER_BLOCK:
1497 /* Speaker Allocation Data Block */
1498 eld[7] = db[1];
1499 break;
1500 case VENDOR_BLOCK:
1501 /* HDMI Vendor-Specific Data Block */
1502 if (db[1] == 0x03 && db[2] == 0x0c && db[3] == 0)
1503 parse_hdmi_vsdb(connector, db);
1504 break;
1505 default:
1506 break;
1507 }
76adaa34 1508 }
76adaa34
WF
1509 eld[5] |= sad_count << 4;
1510 eld[2] = (20 + mnl + sad_count * 3 + 3) / 4;
1511
1512 DRM_DEBUG_KMS("ELD size %d, SAD count %d\n", (int)eld[2], sad_count);
1513}
1514EXPORT_SYMBOL(drm_edid_to_eld);
1515
1516/**
1517 * drm_av_sync_delay - HDMI/DP sink audio-video sync delay in millisecond
1518 * @connector: connector associated with the HDMI/DP sink
1519 * @mode: the display mode
1520 */
1521int drm_av_sync_delay(struct drm_connector *connector,
1522 struct drm_display_mode *mode)
1523{
1524 int i = !!(mode->flags & DRM_MODE_FLAG_INTERLACE);
1525 int a, v;
1526
1527 if (!connector->latency_present[0])
1528 return 0;
1529 if (!connector->latency_present[1])
1530 i = 0;
1531
1532 a = connector->audio_latency[i];
1533 v = connector->video_latency[i];
1534
1535 /*
1536 * HDMI/DP sink doesn't support audio or video?
1537 */
1538 if (a == 255 || v == 255)
1539 return 0;
1540
1541 /*
1542 * Convert raw EDID values to millisecond.
1543 * Treat unknown latency as 0ms.
1544 */
1545 if (a)
1546 a = min(2 * (a - 1), 500);
1547 if (v)
1548 v = min(2 * (v - 1), 500);
1549
1550 return max(v - a, 0);
1551}
1552EXPORT_SYMBOL(drm_av_sync_delay);
1553
1554/**
1555 * drm_select_eld - select one ELD from multiple HDMI/DP sinks
1556 * @encoder: the encoder just changed display mode
1557 * @mode: the adjusted display mode
1558 *
1559 * It's possible for one encoder to be associated with multiple HDMI/DP sinks.
1560 * The policy is now hard coded to simply use the first HDMI/DP sink's ELD.
1561 */
1562struct drm_connector *drm_select_eld(struct drm_encoder *encoder,
1563 struct drm_display_mode *mode)
1564{
1565 struct drm_connector *connector;
1566 struct drm_device *dev = encoder->dev;
1567
1568 list_for_each_entry(connector, &dev->mode_config.connector_list, head)
1569 if (connector->encoder == encoder && connector->eld[0])
1570 return connector;
1571
1572 return NULL;
1573}
1574EXPORT_SYMBOL(drm_select_eld);
1575
8fe9790d
ZW
1576/**
1577 * drm_detect_hdmi_monitor - detect whether monitor is hdmi.
1578 * @edid: monitor EDID information
1579 *
1580 * Parse the CEA extension according to CEA-861-B.
1581 * Return true if HDMI, false if not or unknown.
1582 */
1583bool drm_detect_hdmi_monitor(struct edid *edid)
1584{
1585 u8 *edid_ext;
1586 int i, hdmi_id;
1587 int start_offset, end_offset;
1588 bool is_hdmi = false;
1589
1590 edid_ext = drm_find_cea_extension(edid);
1591 if (!edid_ext)
f23c20c8
ML
1592 goto end;
1593
1594 /* Data block offset in CEA extension block */
1595 start_offset = 4;
1596 end_offset = edid_ext[2];
1597
1598 /*
1599 * Because HDMI identifier is in Vendor Specific Block,
1600 * search it from all data blocks of CEA extension.
1601 */
1602 for (i = start_offset; i < end_offset;
1603 /* Increased by data block len */
1604 i += ((edid_ext[i] & 0x1f) + 1)) {
1605 /* Find vendor specific block */
1606 if ((edid_ext[i] >> 5) == VENDOR_BLOCK) {
1607 hdmi_id = edid_ext[i + 1] | (edid_ext[i + 2] << 8) |
1608 edid_ext[i + 3] << 16;
1609 /* Find HDMI identifier */
1610 if (hdmi_id == HDMI_IDENTIFIER)
1611 is_hdmi = true;
1612 break;
1613 }
1614 }
1615
1616end:
1617 return is_hdmi;
1618}
1619EXPORT_SYMBOL(drm_detect_hdmi_monitor);
1620
8fe9790d
ZW
1621/**
1622 * drm_detect_monitor_audio - check monitor audio capability
1623 *
1624 * Monitor should have CEA extension block.
1625 * If monitor has 'basic audio', but no CEA audio blocks, it's 'basic
1626 * audio' only. If there is any audio extension block and supported
1627 * audio format, assume at least 'basic audio' support, even if 'basic
1628 * audio' is not defined in EDID.
1629 *
1630 */
1631bool drm_detect_monitor_audio(struct edid *edid)
1632{
1633 u8 *edid_ext;
1634 int i, j;
1635 bool has_audio = false;
1636 int start_offset, end_offset;
1637
1638 edid_ext = drm_find_cea_extension(edid);
1639 if (!edid_ext)
1640 goto end;
1641
1642 has_audio = ((edid_ext[3] & EDID_BASIC_AUDIO) != 0);
1643
1644 if (has_audio) {
1645 DRM_DEBUG_KMS("Monitor has basic audio support\n");
1646 goto end;
1647 }
1648
1649 /* Data block offset in CEA extension block */
1650 start_offset = 4;
1651 end_offset = edid_ext[2];
1652
1653 for (i = start_offset; i < end_offset;
1654 i += ((edid_ext[i] & 0x1f) + 1)) {
1655 if ((edid_ext[i] >> 5) == AUDIO_BLOCK) {
1656 has_audio = true;
1657 for (j = 1; j < (edid_ext[i] & 0x1f); j += 3)
1658 DRM_DEBUG_KMS("CEA audio format %d\n",
1659 (edid_ext[i + j] >> 3) & 0xf);
1660 goto end;
1661 }
1662 }
1663end:
1664 return has_audio;
1665}
1666EXPORT_SYMBOL(drm_detect_monitor_audio);
1667
3b11228b
JB
1668/**
1669 * drm_add_display_info - pull display info out if present
1670 * @edid: EDID data
1671 * @info: display info (attached to connector)
1672 *
1673 * Grab any available display info and stuff it into the drm_display_info
1674 * structure that's part of the connector. Useful for tracking bpp and
1675 * color spaces.
1676 */
1677static void drm_add_display_info(struct edid *edid,
1678 struct drm_display_info *info)
1679{
ebec9a7b
JB
1680 u8 *edid_ext;
1681
3b11228b
JB
1682 info->width_mm = edid->width_cm * 10;
1683 info->height_mm = edid->height_cm * 10;
1684
1685 /* driver figures it out in this case */
1686 info->bpc = 0;
da05a5a7 1687 info->color_formats = 0;
3b11228b 1688
a988bc72 1689 if (edid->revision < 3)
3b11228b
JB
1690 return;
1691
1692 if (!(edid->input & DRM_EDID_INPUT_DIGITAL))
1693 return;
1694
a988bc72
LPC
1695 /* Get data from CEA blocks if present */
1696 edid_ext = drm_find_cea_extension(edid);
1697 if (edid_ext) {
1698 info->cea_rev = edid_ext[1];
1699
1700 /* The existence of a CEA block should imply RGB support */
1701 info->color_formats = DRM_COLOR_FORMAT_RGB444;
1702 if (edid_ext[3] & EDID_CEA_YCRCB444)
1703 info->color_formats |= DRM_COLOR_FORMAT_YCRCB444;
1704 if (edid_ext[3] & EDID_CEA_YCRCB422)
1705 info->color_formats |= DRM_COLOR_FORMAT_YCRCB422;
1706 }
1707
1708 /* Only defined for 1.4 with digital displays */
1709 if (edid->revision < 4)
1710 return;
1711
3b11228b
JB
1712 switch (edid->input & DRM_EDID_DIGITAL_DEPTH_MASK) {
1713 case DRM_EDID_DIGITAL_DEPTH_6:
1714 info->bpc = 6;
1715 break;
1716 case DRM_EDID_DIGITAL_DEPTH_8:
1717 info->bpc = 8;
1718 break;
1719 case DRM_EDID_DIGITAL_DEPTH_10:
1720 info->bpc = 10;
1721 break;
1722 case DRM_EDID_DIGITAL_DEPTH_12:
1723 info->bpc = 12;
1724 break;
1725 case DRM_EDID_DIGITAL_DEPTH_14:
1726 info->bpc = 14;
1727 break;
1728 case DRM_EDID_DIGITAL_DEPTH_16:
1729 info->bpc = 16;
1730 break;
1731 case DRM_EDID_DIGITAL_DEPTH_UNDEF:
1732 default:
1733 info->bpc = 0;
1734 break;
1735 }
da05a5a7 1736
a988bc72 1737 info->color_formats |= DRM_COLOR_FORMAT_RGB444;
ee58808d
LPC
1738 if (edid->features & DRM_EDID_FEATURE_RGB_YCRCB444)
1739 info->color_formats |= DRM_COLOR_FORMAT_YCRCB444;
1740 if (edid->features & DRM_EDID_FEATURE_RGB_YCRCB422)
1741 info->color_formats |= DRM_COLOR_FORMAT_YCRCB422;
3b11228b
JB
1742}
1743
f453ba04
DA
1744/**
1745 * drm_add_edid_modes - add modes from EDID data, if available
1746 * @connector: connector we're probing
1747 * @edid: edid data
1748 *
1749 * Add the specified modes to the connector's mode list.
1750 *
1751 * Return number of modes added or 0 if we couldn't find any.
1752 */
1753int drm_add_edid_modes(struct drm_connector *connector, struct edid *edid)
1754{
1755 int num_modes = 0;
1756 u32 quirks;
1757
1758 if (edid == NULL) {
1759 return 0;
1760 }
3c537889 1761 if (!drm_edid_is_valid(edid)) {
dcdb1674 1762 dev_warn(connector->dev->dev, "%s: EDID invalid.\n",
f453ba04
DA
1763 drm_get_connector_name(connector));
1764 return 0;
1765 }
1766
1767 quirks = edid_get_quirks(edid);
1768
c867df70
AJ
1769 /*
1770 * EDID spec says modes should be preferred in this order:
1771 * - preferred detailed mode
1772 * - other detailed modes from base block
1773 * - detailed modes from extension blocks
1774 * - CVT 3-byte code modes
1775 * - standard timing codes
1776 * - established timing codes
1777 * - modes inferred from GTF or CVT range information
1778 *
13931579 1779 * We get this pretty much right.
c867df70
AJ
1780 *
1781 * XXX order for additional mode types in extension blocks?
1782 */
13931579
AJ
1783 num_modes += add_detailed_modes(connector, edid, quirks);
1784 num_modes += add_cvt_modes(connector, edid);
c867df70
AJ
1785 num_modes += add_standard_modes(connector, edid);
1786 num_modes += add_established_modes(connector, edid);
13931579 1787 num_modes += add_inferred_modes(connector, edid);
54ac76f8 1788 num_modes += add_cea_modes(connector, edid);
f453ba04
DA
1789
1790 if (quirks & (EDID_QUIRK_PREFER_LARGE_60 | EDID_QUIRK_PREFER_LARGE_75))
1791 edid_fixup_preferred(connector, quirks);
1792
3b11228b 1793 drm_add_display_info(edid, &connector->display_info);
f453ba04
DA
1794
1795 return num_modes;
1796}
1797EXPORT_SYMBOL(drm_add_edid_modes);
f0fda0a4
ZY
1798
1799/**
1800 * drm_add_modes_noedid - add modes for the connectors without EDID
1801 * @connector: connector we're probing
1802 * @hdisplay: the horizontal display limit
1803 * @vdisplay: the vertical display limit
1804 *
1805 * Add the specified modes to the connector's mode list. Only when the
1806 * hdisplay/vdisplay is not beyond the given limit, it will be added.
1807 *
1808 * Return number of modes added or 0 if we couldn't find any.
1809 */
1810int drm_add_modes_noedid(struct drm_connector *connector,
1811 int hdisplay, int vdisplay)
1812{
1813 int i, count, num_modes = 0;
b1f559ec 1814 struct drm_display_mode *mode;
f0fda0a4
ZY
1815 struct drm_device *dev = connector->dev;
1816
1817 count = sizeof(drm_dmt_modes) / sizeof(struct drm_display_mode);
1818 if (hdisplay < 0)
1819 hdisplay = 0;
1820 if (vdisplay < 0)
1821 vdisplay = 0;
1822
1823 for (i = 0; i < count; i++) {
b1f559ec 1824 const struct drm_display_mode *ptr = &drm_dmt_modes[i];
f0fda0a4
ZY
1825 if (hdisplay && vdisplay) {
1826 /*
1827 * Only when two are valid, they will be used to check
1828 * whether the mode should be added to the mode list of
1829 * the connector.
1830 */
1831 if (ptr->hdisplay > hdisplay ||
1832 ptr->vdisplay > vdisplay)
1833 continue;
1834 }
f985dedb
AJ
1835 if (drm_mode_vrefresh(ptr) > 61)
1836 continue;
f0fda0a4
ZY
1837 mode = drm_mode_duplicate(dev, ptr);
1838 if (mode) {
1839 drm_mode_probed_add(connector, mode);
1840 num_modes++;
1841 }
1842 }
1843 return num_modes;
1844}
1845EXPORT_SYMBOL(drm_add_modes_noedid);