]>
Commit | Line | Data |
---|---|---|
2017263e BG |
1 | /* |
2 | * Copyright © 2008 Intel Corporation | |
3 | * | |
4 | * Permission is hereby granted, free of charge, to any person obtaining a | |
5 | * copy of this software and associated documentation files (the "Software"), | |
6 | * to deal in the Software without restriction, including without limitation | |
7 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
8 | * and/or sell copies of the Software, and to permit persons to whom the | |
9 | * Software is furnished to do so, subject to the following conditions: | |
10 | * | |
11 | * The above copyright notice and this permission notice (including the next | |
12 | * paragraph) shall be included in all copies or substantial portions of the | |
13 | * Software. | |
14 | * | |
15 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
16 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
17 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
18 | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER | |
19 | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING | |
20 | * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS | |
21 | * IN THE SOFTWARE. | |
22 | * | |
23 | * Authors: | |
24 | * Eric Anholt <eric@anholt.net> | |
25 | * Keith Packard <keithp@keithp.com> | |
26 | * | |
27 | */ | |
28 | ||
29 | #include <linux/seq_file.h> | |
b2c88f5b | 30 | #include <linux/circ_buf.h> |
926321d5 | 31 | #include <linux/ctype.h> |
f3cd474b | 32 | #include <linux/debugfs.h> |
5a0e3ad6 | 33 | #include <linux/slab.h> |
2d1a8a48 | 34 | #include <linux/export.h> |
6d2b8885 | 35 | #include <linux/list_sort.h> |
ec013e7f | 36 | #include <asm/msr-index.h> |
760285e7 | 37 | #include <drm/drmP.h> |
4e5359cd | 38 | #include "intel_drv.h" |
e5c65260 | 39 | #include "intel_ringbuffer.h" |
760285e7 | 40 | #include <drm/i915_drm.h> |
2017263e BG |
41 | #include "i915_drv.h" |
42 | ||
f13d3f73 | 43 | enum { |
69dc4987 | 44 | ACTIVE_LIST, |
f13d3f73 | 45 | INACTIVE_LIST, |
d21d5975 | 46 | PINNED_LIST, |
f13d3f73 | 47 | }; |
2017263e | 48 | |
70d39fe4 CW |
49 | static const char *yesno(int v) |
50 | { | |
51 | return v ? "yes" : "no"; | |
52 | } | |
53 | ||
497666d8 DL |
54 | /* As the drm_debugfs_init() routines are called before dev->dev_private is |
55 | * allocated we need to hook into the minor for release. */ | |
56 | static int | |
57 | drm_add_fake_info_node(struct drm_minor *minor, | |
58 | struct dentry *ent, | |
59 | const void *key) | |
60 | { | |
61 | struct drm_info_node *node; | |
62 | ||
63 | node = kmalloc(sizeof(*node), GFP_KERNEL); | |
64 | if (node == NULL) { | |
65 | debugfs_remove(ent); | |
66 | return -ENOMEM; | |
67 | } | |
68 | ||
69 | node->minor = minor; | |
70 | node->dent = ent; | |
71 | node->info_ent = (void *) key; | |
72 | ||
73 | mutex_lock(&minor->debugfs_lock); | |
74 | list_add(&node->list, &minor->debugfs_list); | |
75 | mutex_unlock(&minor->debugfs_lock); | |
76 | ||
77 | return 0; | |
78 | } | |
79 | ||
70d39fe4 CW |
80 | static int i915_capabilities(struct seq_file *m, void *data) |
81 | { | |
9f25d007 | 82 | struct drm_info_node *node = m->private; |
70d39fe4 CW |
83 | struct drm_device *dev = node->minor->dev; |
84 | const struct intel_device_info *info = INTEL_INFO(dev); | |
85 | ||
86 | seq_printf(m, "gen: %d\n", info->gen); | |
03d00ac5 | 87 | seq_printf(m, "pch: %d\n", INTEL_PCH_TYPE(dev)); |
79fc46df DL |
88 | #define PRINT_FLAG(x) seq_printf(m, #x ": %s\n", yesno(info->x)) |
89 | #define SEP_SEMICOLON ; | |
90 | DEV_INFO_FOR_EACH_FLAG(PRINT_FLAG, SEP_SEMICOLON); | |
91 | #undef PRINT_FLAG | |
92 | #undef SEP_SEMICOLON | |
70d39fe4 CW |
93 | |
94 | return 0; | |
95 | } | |
2017263e | 96 | |
05394f39 | 97 | static const char *get_pin_flag(struct drm_i915_gem_object *obj) |
a6172a80 | 98 | { |
baaa5cfb | 99 | if (obj->pin_display) |
a6172a80 CW |
100 | return "p"; |
101 | else | |
102 | return " "; | |
103 | } | |
104 | ||
05394f39 | 105 | static const char *get_tiling_flag(struct drm_i915_gem_object *obj) |
a6172a80 | 106 | { |
0206e353 AJ |
107 | switch (obj->tiling_mode) { |
108 | default: | |
109 | case I915_TILING_NONE: return " "; | |
110 | case I915_TILING_X: return "X"; | |
111 | case I915_TILING_Y: return "Y"; | |
112 | } | |
a6172a80 CW |
113 | } |
114 | ||
1d693bcc BW |
115 | static inline const char *get_global_flag(struct drm_i915_gem_object *obj) |
116 | { | |
aff43766 | 117 | return i915_gem_obj_to_ggtt(obj) ? "g" : " "; |
1d693bcc BW |
118 | } |
119 | ||
37811fcc CW |
120 | static void |
121 | describe_obj(struct seq_file *m, struct drm_i915_gem_object *obj) | |
122 | { | |
b4716185 CW |
123 | struct drm_i915_private *dev_priv = to_i915(obj->base.dev); |
124 | struct intel_engine_cs *ring; | |
1d693bcc | 125 | struct i915_vma *vma; |
d7f46fc4 | 126 | int pin_count = 0; |
b4716185 | 127 | int i; |
d7f46fc4 | 128 | |
b4716185 | 129 | seq_printf(m, "%pK: %s%s%s%s %8zdKiB %02x %02x [ ", |
37811fcc | 130 | &obj->base, |
481a3d43 | 131 | obj->active ? "*" : " ", |
37811fcc CW |
132 | get_pin_flag(obj), |
133 | get_tiling_flag(obj), | |
1d693bcc | 134 | get_global_flag(obj), |
a05a5862 | 135 | obj->base.size / 1024, |
37811fcc | 136 | obj->base.read_domains, |
b4716185 CW |
137 | obj->base.write_domain); |
138 | for_each_ring(ring, dev_priv, i) | |
139 | seq_printf(m, "%x ", | |
140 | i915_gem_request_get_seqno(obj->last_read_req[i])); | |
141 | seq_printf(m, "] %x %x%s%s%s", | |
97b2a6a1 JH |
142 | i915_gem_request_get_seqno(obj->last_write_req), |
143 | i915_gem_request_get_seqno(obj->last_fenced_req), | |
0a4cd7c8 | 144 | i915_cache_level_str(to_i915(obj->base.dev), obj->cache_level), |
37811fcc CW |
145 | obj->dirty ? " dirty" : "", |
146 | obj->madv == I915_MADV_DONTNEED ? " purgeable" : ""); | |
147 | if (obj->base.name) | |
148 | seq_printf(m, " (name: %d)", obj->base.name); | |
ba0635ff | 149 | list_for_each_entry(vma, &obj->vma_list, vma_link) { |
d7f46fc4 BW |
150 | if (vma->pin_count > 0) |
151 | pin_count++; | |
ba0635ff DC |
152 | } |
153 | seq_printf(m, " (pinned x %d)", pin_count); | |
cc98b413 CW |
154 | if (obj->pin_display) |
155 | seq_printf(m, " (display)"); | |
37811fcc CW |
156 | if (obj->fence_reg != I915_FENCE_REG_NONE) |
157 | seq_printf(m, " (fence: %d)", obj->fence_reg); | |
1d693bcc | 158 | list_for_each_entry(vma, &obj->vma_list, vma_link) { |
8d2fdc3f TU |
159 | seq_printf(m, " (%sgtt offset: %08llx, size: %08llx", |
160 | i915_is_ggtt(vma->vm) ? "g" : "pp", | |
161 | vma->node.start, vma->node.size); | |
162 | if (i915_is_ggtt(vma->vm)) | |
163 | seq_printf(m, ", type: %u)", vma->ggtt_view.type); | |
1d693bcc | 164 | else |
8d2fdc3f | 165 | seq_puts(m, ")"); |
1d693bcc | 166 | } |
c1ad11fc | 167 | if (obj->stolen) |
440fd528 | 168 | seq_printf(m, " (stolen: %08llx)", obj->stolen->start); |
30154650 | 169 | if (obj->pin_display || obj->fault_mappable) { |
6299f992 | 170 | char s[3], *t = s; |
30154650 | 171 | if (obj->pin_display) |
6299f992 CW |
172 | *t++ = 'p'; |
173 | if (obj->fault_mappable) | |
174 | *t++ = 'f'; | |
175 | *t = '\0'; | |
176 | seq_printf(m, " (%s mappable)", s); | |
177 | } | |
b4716185 | 178 | if (obj->last_write_req != NULL) |
41c52415 | 179 | seq_printf(m, " (%s)", |
b4716185 | 180 | i915_gem_request_get_ring(obj->last_write_req)->name); |
d5a81ef1 DV |
181 | if (obj->frontbuffer_bits) |
182 | seq_printf(m, " (frontbuffer: 0x%03x)", obj->frontbuffer_bits); | |
37811fcc CW |
183 | } |
184 | ||
273497e5 | 185 | static void describe_ctx(struct seq_file *m, struct intel_context *ctx) |
3ccfd19d | 186 | { |
ea0c76f8 | 187 | seq_putc(m, ctx->legacy_hw_ctx.initialized ? 'I' : 'i'); |
3ccfd19d BW |
188 | seq_putc(m, ctx->remap_slice ? 'R' : 'r'); |
189 | seq_putc(m, ' '); | |
190 | } | |
191 | ||
433e12f7 | 192 | static int i915_gem_object_list_info(struct seq_file *m, void *data) |
2017263e | 193 | { |
9f25d007 | 194 | struct drm_info_node *node = m->private; |
433e12f7 BG |
195 | uintptr_t list = (uintptr_t) node->info_ent->data; |
196 | struct list_head *head; | |
2017263e | 197 | struct drm_device *dev = node->minor->dev; |
5cef07e1 BW |
198 | struct drm_i915_private *dev_priv = dev->dev_private; |
199 | struct i915_address_space *vm = &dev_priv->gtt.base; | |
ca191b13 | 200 | struct i915_vma *vma; |
c44ef60e | 201 | u64 total_obj_size, total_gtt_size; |
8f2480fb | 202 | int count, ret; |
de227ef0 CW |
203 | |
204 | ret = mutex_lock_interruptible(&dev->struct_mutex); | |
205 | if (ret) | |
206 | return ret; | |
2017263e | 207 | |
ca191b13 | 208 | /* FIXME: the user of this interface might want more than just GGTT */ |
433e12f7 BG |
209 | switch (list) { |
210 | case ACTIVE_LIST: | |
267f0c90 | 211 | seq_puts(m, "Active:\n"); |
5cef07e1 | 212 | head = &vm->active_list; |
433e12f7 BG |
213 | break; |
214 | case INACTIVE_LIST: | |
267f0c90 | 215 | seq_puts(m, "Inactive:\n"); |
5cef07e1 | 216 | head = &vm->inactive_list; |
433e12f7 | 217 | break; |
433e12f7 | 218 | default: |
de227ef0 CW |
219 | mutex_unlock(&dev->struct_mutex); |
220 | return -EINVAL; | |
2017263e | 221 | } |
2017263e | 222 | |
8f2480fb | 223 | total_obj_size = total_gtt_size = count = 0; |
ca191b13 BW |
224 | list_for_each_entry(vma, head, mm_list) { |
225 | seq_printf(m, " "); | |
226 | describe_obj(m, vma->obj); | |
227 | seq_printf(m, "\n"); | |
228 | total_obj_size += vma->obj->base.size; | |
229 | total_gtt_size += vma->node.size; | |
8f2480fb | 230 | count++; |
2017263e | 231 | } |
de227ef0 | 232 | mutex_unlock(&dev->struct_mutex); |
5e118f41 | 233 | |
c44ef60e | 234 | seq_printf(m, "Total %d objects, %llu bytes, %llu GTT size\n", |
8f2480fb | 235 | count, total_obj_size, total_gtt_size); |
2017263e BG |
236 | return 0; |
237 | } | |
238 | ||
6d2b8885 CW |
239 | static int obj_rank_by_stolen(void *priv, |
240 | struct list_head *A, struct list_head *B) | |
241 | { | |
242 | struct drm_i915_gem_object *a = | |
b25cb2f8 | 243 | container_of(A, struct drm_i915_gem_object, obj_exec_link); |
6d2b8885 | 244 | struct drm_i915_gem_object *b = |
b25cb2f8 | 245 | container_of(B, struct drm_i915_gem_object, obj_exec_link); |
6d2b8885 CW |
246 | |
247 | return a->stolen->start - b->stolen->start; | |
248 | } | |
249 | ||
250 | static int i915_gem_stolen_list_info(struct seq_file *m, void *data) | |
251 | { | |
9f25d007 | 252 | struct drm_info_node *node = m->private; |
6d2b8885 CW |
253 | struct drm_device *dev = node->minor->dev; |
254 | struct drm_i915_private *dev_priv = dev->dev_private; | |
255 | struct drm_i915_gem_object *obj; | |
c44ef60e | 256 | u64 total_obj_size, total_gtt_size; |
6d2b8885 CW |
257 | LIST_HEAD(stolen); |
258 | int count, ret; | |
259 | ||
260 | ret = mutex_lock_interruptible(&dev->struct_mutex); | |
261 | if (ret) | |
262 | return ret; | |
263 | ||
264 | total_obj_size = total_gtt_size = count = 0; | |
265 | list_for_each_entry(obj, &dev_priv->mm.bound_list, global_list) { | |
266 | if (obj->stolen == NULL) | |
267 | continue; | |
268 | ||
b25cb2f8 | 269 | list_add(&obj->obj_exec_link, &stolen); |
6d2b8885 CW |
270 | |
271 | total_obj_size += obj->base.size; | |
272 | total_gtt_size += i915_gem_obj_ggtt_size(obj); | |
273 | count++; | |
274 | } | |
275 | list_for_each_entry(obj, &dev_priv->mm.unbound_list, global_list) { | |
276 | if (obj->stolen == NULL) | |
277 | continue; | |
278 | ||
b25cb2f8 | 279 | list_add(&obj->obj_exec_link, &stolen); |
6d2b8885 CW |
280 | |
281 | total_obj_size += obj->base.size; | |
282 | count++; | |
283 | } | |
284 | list_sort(NULL, &stolen, obj_rank_by_stolen); | |
285 | seq_puts(m, "Stolen:\n"); | |
286 | while (!list_empty(&stolen)) { | |
b25cb2f8 | 287 | obj = list_first_entry(&stolen, typeof(*obj), obj_exec_link); |
6d2b8885 CW |
288 | seq_puts(m, " "); |
289 | describe_obj(m, obj); | |
290 | seq_putc(m, '\n'); | |
b25cb2f8 | 291 | list_del_init(&obj->obj_exec_link); |
6d2b8885 CW |
292 | } |
293 | mutex_unlock(&dev->struct_mutex); | |
294 | ||
c44ef60e | 295 | seq_printf(m, "Total %d objects, %llu bytes, %llu GTT size\n", |
6d2b8885 CW |
296 | count, total_obj_size, total_gtt_size); |
297 | return 0; | |
298 | } | |
299 | ||
6299f992 CW |
300 | #define count_objects(list, member) do { \ |
301 | list_for_each_entry(obj, list, member) { \ | |
f343c5f6 | 302 | size += i915_gem_obj_ggtt_size(obj); \ |
6299f992 CW |
303 | ++count; \ |
304 | if (obj->map_and_fenceable) { \ | |
f343c5f6 | 305 | mappable_size += i915_gem_obj_ggtt_size(obj); \ |
6299f992 CW |
306 | ++mappable_count; \ |
307 | } \ | |
308 | } \ | |
0206e353 | 309 | } while (0) |
6299f992 | 310 | |
2db8e9d6 | 311 | struct file_stats { |
6313c204 | 312 | struct drm_i915_file_private *file_priv; |
c44ef60e MK |
313 | unsigned long count; |
314 | u64 total, unbound; | |
315 | u64 global, shared; | |
316 | u64 active, inactive; | |
2db8e9d6 CW |
317 | }; |
318 | ||
319 | static int per_file_stats(int id, void *ptr, void *data) | |
320 | { | |
321 | struct drm_i915_gem_object *obj = ptr; | |
322 | struct file_stats *stats = data; | |
6313c204 | 323 | struct i915_vma *vma; |
2db8e9d6 CW |
324 | |
325 | stats->count++; | |
326 | stats->total += obj->base.size; | |
327 | ||
c67a17e9 CW |
328 | if (obj->base.name || obj->base.dma_buf) |
329 | stats->shared += obj->base.size; | |
330 | ||
6313c204 CW |
331 | if (USES_FULL_PPGTT(obj->base.dev)) { |
332 | list_for_each_entry(vma, &obj->vma_list, vma_link) { | |
333 | struct i915_hw_ppgtt *ppgtt; | |
334 | ||
335 | if (!drm_mm_node_allocated(&vma->node)) | |
336 | continue; | |
337 | ||
338 | if (i915_is_ggtt(vma->vm)) { | |
339 | stats->global += obj->base.size; | |
340 | continue; | |
341 | } | |
342 | ||
343 | ppgtt = container_of(vma->vm, struct i915_hw_ppgtt, base); | |
4d884705 | 344 | if (ppgtt->file_priv != stats->file_priv) |
6313c204 CW |
345 | continue; |
346 | ||
41c52415 | 347 | if (obj->active) /* XXX per-vma statistic */ |
6313c204 CW |
348 | stats->active += obj->base.size; |
349 | else | |
350 | stats->inactive += obj->base.size; | |
351 | ||
352 | return 0; | |
353 | } | |
2db8e9d6 | 354 | } else { |
6313c204 CW |
355 | if (i915_gem_obj_ggtt_bound(obj)) { |
356 | stats->global += obj->base.size; | |
41c52415 | 357 | if (obj->active) |
6313c204 CW |
358 | stats->active += obj->base.size; |
359 | else | |
360 | stats->inactive += obj->base.size; | |
361 | return 0; | |
362 | } | |
2db8e9d6 CW |
363 | } |
364 | ||
6313c204 CW |
365 | if (!list_empty(&obj->global_list)) |
366 | stats->unbound += obj->base.size; | |
367 | ||
2db8e9d6 CW |
368 | return 0; |
369 | } | |
370 | ||
b0da1b79 CW |
371 | #define print_file_stats(m, name, stats) do { \ |
372 | if (stats.count) \ | |
c44ef60e | 373 | seq_printf(m, "%s: %lu objects, %llu bytes (%llu active, %llu inactive, %llu global, %llu shared, %llu unbound)\n", \ |
b0da1b79 CW |
374 | name, \ |
375 | stats.count, \ | |
376 | stats.total, \ | |
377 | stats.active, \ | |
378 | stats.inactive, \ | |
379 | stats.global, \ | |
380 | stats.shared, \ | |
381 | stats.unbound); \ | |
382 | } while (0) | |
493018dc BV |
383 | |
384 | static void print_batch_pool_stats(struct seq_file *m, | |
385 | struct drm_i915_private *dev_priv) | |
386 | { | |
387 | struct drm_i915_gem_object *obj; | |
388 | struct file_stats stats; | |
06fbca71 | 389 | struct intel_engine_cs *ring; |
8d9d5744 | 390 | int i, j; |
493018dc BV |
391 | |
392 | memset(&stats, 0, sizeof(stats)); | |
393 | ||
06fbca71 | 394 | for_each_ring(ring, dev_priv, i) { |
8d9d5744 CW |
395 | for (j = 0; j < ARRAY_SIZE(ring->batch_pool.cache_list); j++) { |
396 | list_for_each_entry(obj, | |
397 | &ring->batch_pool.cache_list[j], | |
398 | batch_pool_link) | |
399 | per_file_stats(0, obj, &stats); | |
400 | } | |
06fbca71 | 401 | } |
493018dc | 402 | |
b0da1b79 | 403 | print_file_stats(m, "[k]batch pool", stats); |
493018dc BV |
404 | } |
405 | ||
ca191b13 BW |
406 | #define count_vmas(list, member) do { \ |
407 | list_for_each_entry(vma, list, member) { \ | |
408 | size += i915_gem_obj_ggtt_size(vma->obj); \ | |
409 | ++count; \ | |
410 | if (vma->obj->map_and_fenceable) { \ | |
411 | mappable_size += i915_gem_obj_ggtt_size(vma->obj); \ | |
412 | ++mappable_count; \ | |
413 | } \ | |
414 | } \ | |
415 | } while (0) | |
416 | ||
417 | static int i915_gem_object_info(struct seq_file *m, void* data) | |
73aa808f | 418 | { |
9f25d007 | 419 | struct drm_info_node *node = m->private; |
73aa808f CW |
420 | struct drm_device *dev = node->minor->dev; |
421 | struct drm_i915_private *dev_priv = dev->dev_private; | |
b7abb714 | 422 | u32 count, mappable_count, purgeable_count; |
c44ef60e | 423 | u64 size, mappable_size, purgeable_size; |
6299f992 | 424 | struct drm_i915_gem_object *obj; |
5cef07e1 | 425 | struct i915_address_space *vm = &dev_priv->gtt.base; |
2db8e9d6 | 426 | struct drm_file *file; |
ca191b13 | 427 | struct i915_vma *vma; |
73aa808f CW |
428 | int ret; |
429 | ||
430 | ret = mutex_lock_interruptible(&dev->struct_mutex); | |
431 | if (ret) | |
432 | return ret; | |
433 | ||
6299f992 CW |
434 | seq_printf(m, "%u objects, %zu bytes\n", |
435 | dev_priv->mm.object_count, | |
436 | dev_priv->mm.object_memory); | |
437 | ||
438 | size = count = mappable_size = mappable_count = 0; | |
35c20a60 | 439 | count_objects(&dev_priv->mm.bound_list, global_list); |
c44ef60e | 440 | seq_printf(m, "%u [%u] objects, %llu [%llu] bytes in gtt\n", |
6299f992 CW |
441 | count, mappable_count, size, mappable_size); |
442 | ||
443 | size = count = mappable_size = mappable_count = 0; | |
ca191b13 | 444 | count_vmas(&vm->active_list, mm_list); |
c44ef60e | 445 | seq_printf(m, " %u [%u] active objects, %llu [%llu] bytes\n", |
6299f992 CW |
446 | count, mappable_count, size, mappable_size); |
447 | ||
6299f992 | 448 | size = count = mappable_size = mappable_count = 0; |
ca191b13 | 449 | count_vmas(&vm->inactive_list, mm_list); |
c44ef60e | 450 | seq_printf(m, " %u [%u] inactive objects, %llu [%llu] bytes\n", |
6299f992 CW |
451 | count, mappable_count, size, mappable_size); |
452 | ||
b7abb714 | 453 | size = count = purgeable_size = purgeable_count = 0; |
35c20a60 | 454 | list_for_each_entry(obj, &dev_priv->mm.unbound_list, global_list) { |
6c085a72 | 455 | size += obj->base.size, ++count; |
b7abb714 CW |
456 | if (obj->madv == I915_MADV_DONTNEED) |
457 | purgeable_size += obj->base.size, ++purgeable_count; | |
458 | } | |
c44ef60e | 459 | seq_printf(m, "%u unbound objects, %llu bytes\n", count, size); |
6c085a72 | 460 | |
6299f992 | 461 | size = count = mappable_size = mappable_count = 0; |
35c20a60 | 462 | list_for_each_entry(obj, &dev_priv->mm.bound_list, global_list) { |
6299f992 | 463 | if (obj->fault_mappable) { |
f343c5f6 | 464 | size += i915_gem_obj_ggtt_size(obj); |
6299f992 CW |
465 | ++count; |
466 | } | |
30154650 | 467 | if (obj->pin_display) { |
f343c5f6 | 468 | mappable_size += i915_gem_obj_ggtt_size(obj); |
6299f992 CW |
469 | ++mappable_count; |
470 | } | |
b7abb714 CW |
471 | if (obj->madv == I915_MADV_DONTNEED) { |
472 | purgeable_size += obj->base.size; | |
473 | ++purgeable_count; | |
474 | } | |
6299f992 | 475 | } |
c44ef60e | 476 | seq_printf(m, "%u purgeable objects, %llu bytes\n", |
b7abb714 | 477 | purgeable_count, purgeable_size); |
c44ef60e | 478 | seq_printf(m, "%u pinned mappable objects, %llu bytes\n", |
6299f992 | 479 | mappable_count, mappable_size); |
c44ef60e | 480 | seq_printf(m, "%u fault mappable objects, %llu bytes\n", |
6299f992 CW |
481 | count, size); |
482 | ||
c44ef60e | 483 | seq_printf(m, "%llu [%llu] gtt total\n", |
853ba5d2 | 484 | dev_priv->gtt.base.total, |
c44ef60e | 485 | (u64)dev_priv->gtt.mappable_end - dev_priv->gtt.base.start); |
73aa808f | 486 | |
493018dc BV |
487 | seq_putc(m, '\n'); |
488 | print_batch_pool_stats(m, dev_priv); | |
2db8e9d6 CW |
489 | list_for_each_entry_reverse(file, &dev->filelist, lhead) { |
490 | struct file_stats stats; | |
3ec2f427 | 491 | struct task_struct *task; |
2db8e9d6 CW |
492 | |
493 | memset(&stats, 0, sizeof(stats)); | |
6313c204 | 494 | stats.file_priv = file->driver_priv; |
5b5ffff0 | 495 | spin_lock(&file->table_lock); |
2db8e9d6 | 496 | idr_for_each(&file->object_idr, per_file_stats, &stats); |
5b5ffff0 | 497 | spin_unlock(&file->table_lock); |
3ec2f427 TH |
498 | /* |
499 | * Although we have a valid reference on file->pid, that does | |
500 | * not guarantee that the task_struct who called get_pid() is | |
501 | * still alive (e.g. get_pid(current) => fork() => exit()). | |
502 | * Therefore, we need to protect this ->comm access using RCU. | |
503 | */ | |
504 | rcu_read_lock(); | |
505 | task = pid_task(file->pid, PIDTYPE_PID); | |
493018dc | 506 | print_file_stats(m, task ? task->comm : "<unknown>", stats); |
3ec2f427 | 507 | rcu_read_unlock(); |
2db8e9d6 CW |
508 | } |
509 | ||
73aa808f CW |
510 | mutex_unlock(&dev->struct_mutex); |
511 | ||
512 | return 0; | |
513 | } | |
514 | ||
aee56cff | 515 | static int i915_gem_gtt_info(struct seq_file *m, void *data) |
08c18323 | 516 | { |
9f25d007 | 517 | struct drm_info_node *node = m->private; |
08c18323 | 518 | struct drm_device *dev = node->minor->dev; |
1b50247a | 519 | uintptr_t list = (uintptr_t) node->info_ent->data; |
08c18323 CW |
520 | struct drm_i915_private *dev_priv = dev->dev_private; |
521 | struct drm_i915_gem_object *obj; | |
c44ef60e | 522 | u64 total_obj_size, total_gtt_size; |
08c18323 CW |
523 | int count, ret; |
524 | ||
525 | ret = mutex_lock_interruptible(&dev->struct_mutex); | |
526 | if (ret) | |
527 | return ret; | |
528 | ||
529 | total_obj_size = total_gtt_size = count = 0; | |
35c20a60 | 530 | list_for_each_entry(obj, &dev_priv->mm.bound_list, global_list) { |
d7f46fc4 | 531 | if (list == PINNED_LIST && !i915_gem_obj_is_pinned(obj)) |
1b50247a CW |
532 | continue; |
533 | ||
267f0c90 | 534 | seq_puts(m, " "); |
08c18323 | 535 | describe_obj(m, obj); |
267f0c90 | 536 | seq_putc(m, '\n'); |
08c18323 | 537 | total_obj_size += obj->base.size; |
f343c5f6 | 538 | total_gtt_size += i915_gem_obj_ggtt_size(obj); |
08c18323 CW |
539 | count++; |
540 | } | |
541 | ||
542 | mutex_unlock(&dev->struct_mutex); | |
543 | ||
c44ef60e | 544 | seq_printf(m, "Total %d objects, %llu bytes, %llu GTT size\n", |
08c18323 CW |
545 | count, total_obj_size, total_gtt_size); |
546 | ||
547 | return 0; | |
548 | } | |
549 | ||
4e5359cd SF |
550 | static int i915_gem_pageflip_info(struct seq_file *m, void *data) |
551 | { | |
9f25d007 | 552 | struct drm_info_node *node = m->private; |
4e5359cd | 553 | struct drm_device *dev = node->minor->dev; |
d6bbafa1 | 554 | struct drm_i915_private *dev_priv = dev->dev_private; |
4e5359cd | 555 | struct intel_crtc *crtc; |
8a270ebf DV |
556 | int ret; |
557 | ||
558 | ret = mutex_lock_interruptible(&dev->struct_mutex); | |
559 | if (ret) | |
560 | return ret; | |
4e5359cd | 561 | |
d3fcc808 | 562 | for_each_intel_crtc(dev, crtc) { |
9db4a9c7 JB |
563 | const char pipe = pipe_name(crtc->pipe); |
564 | const char plane = plane_name(crtc->plane); | |
4e5359cd SF |
565 | struct intel_unpin_work *work; |
566 | ||
5e2d7afc | 567 | spin_lock_irq(&dev->event_lock); |
4e5359cd SF |
568 | work = crtc->unpin_work; |
569 | if (work == NULL) { | |
9db4a9c7 | 570 | seq_printf(m, "No flip due on pipe %c (plane %c)\n", |
4e5359cd SF |
571 | pipe, plane); |
572 | } else { | |
d6bbafa1 CW |
573 | u32 addr; |
574 | ||
e7d841ca | 575 | if (atomic_read(&work->pending) < INTEL_FLIP_COMPLETE) { |
9db4a9c7 | 576 | seq_printf(m, "Flip queued on pipe %c (plane %c)\n", |
4e5359cd SF |
577 | pipe, plane); |
578 | } else { | |
9db4a9c7 | 579 | seq_printf(m, "Flip pending (waiting for vsync) on pipe %c (plane %c)\n", |
4e5359cd SF |
580 | pipe, plane); |
581 | } | |
3a8a946e DV |
582 | if (work->flip_queued_req) { |
583 | struct intel_engine_cs *ring = | |
584 | i915_gem_request_get_ring(work->flip_queued_req); | |
585 | ||
20e28fba | 586 | seq_printf(m, "Flip queued on %s at seqno %x, next seqno %x [current breadcrumb %x], completed? %d\n", |
3a8a946e | 587 | ring->name, |
f06cc1b9 | 588 | i915_gem_request_get_seqno(work->flip_queued_req), |
d6bbafa1 | 589 | dev_priv->next_seqno, |
3a8a946e | 590 | ring->get_seqno(ring, true), |
1b5a433a | 591 | i915_gem_request_completed(work->flip_queued_req, true)); |
d6bbafa1 CW |
592 | } else |
593 | seq_printf(m, "Flip not associated with any ring\n"); | |
594 | seq_printf(m, "Flip queued on frame %d, (was ready on frame %d), now %d\n", | |
595 | work->flip_queued_vblank, | |
596 | work->flip_ready_vblank, | |
1e3feefd | 597 | drm_crtc_vblank_count(&crtc->base)); |
4e5359cd | 598 | if (work->enable_stall_check) |
267f0c90 | 599 | seq_puts(m, "Stall check enabled, "); |
4e5359cd | 600 | else |
267f0c90 | 601 | seq_puts(m, "Stall check waiting for page flip ioctl, "); |
e7d841ca | 602 | seq_printf(m, "%d prepares\n", atomic_read(&work->pending)); |
4e5359cd | 603 | |
d6bbafa1 CW |
604 | if (INTEL_INFO(dev)->gen >= 4) |
605 | addr = I915_HI_DISPBASE(I915_READ(DSPSURF(crtc->plane))); | |
606 | else | |
607 | addr = I915_READ(DSPADDR(crtc->plane)); | |
608 | seq_printf(m, "Current scanout address 0x%08x\n", addr); | |
609 | ||
4e5359cd | 610 | if (work->pending_flip_obj) { |
d6bbafa1 CW |
611 | seq_printf(m, "New framebuffer address 0x%08lx\n", (long)work->gtt_offset); |
612 | seq_printf(m, "MMIO update completed? %d\n", addr == work->gtt_offset); | |
4e5359cd SF |
613 | } |
614 | } | |
5e2d7afc | 615 | spin_unlock_irq(&dev->event_lock); |
4e5359cd SF |
616 | } |
617 | ||
8a270ebf DV |
618 | mutex_unlock(&dev->struct_mutex); |
619 | ||
4e5359cd SF |
620 | return 0; |
621 | } | |
622 | ||
493018dc BV |
623 | static int i915_gem_batch_pool_info(struct seq_file *m, void *data) |
624 | { | |
625 | struct drm_info_node *node = m->private; | |
626 | struct drm_device *dev = node->minor->dev; | |
627 | struct drm_i915_private *dev_priv = dev->dev_private; | |
628 | struct drm_i915_gem_object *obj; | |
06fbca71 | 629 | struct intel_engine_cs *ring; |
8d9d5744 CW |
630 | int total = 0; |
631 | int ret, i, j; | |
493018dc BV |
632 | |
633 | ret = mutex_lock_interruptible(&dev->struct_mutex); | |
634 | if (ret) | |
635 | return ret; | |
636 | ||
06fbca71 | 637 | for_each_ring(ring, dev_priv, i) { |
8d9d5744 CW |
638 | for (j = 0; j < ARRAY_SIZE(ring->batch_pool.cache_list); j++) { |
639 | int count; | |
640 | ||
641 | count = 0; | |
642 | list_for_each_entry(obj, | |
643 | &ring->batch_pool.cache_list[j], | |
644 | batch_pool_link) | |
645 | count++; | |
646 | seq_printf(m, "%s cache[%d]: %d objects\n", | |
647 | ring->name, j, count); | |
648 | ||
649 | list_for_each_entry(obj, | |
650 | &ring->batch_pool.cache_list[j], | |
651 | batch_pool_link) { | |
652 | seq_puts(m, " "); | |
653 | describe_obj(m, obj); | |
654 | seq_putc(m, '\n'); | |
655 | } | |
656 | ||
657 | total += count; | |
06fbca71 | 658 | } |
493018dc BV |
659 | } |
660 | ||
8d9d5744 | 661 | seq_printf(m, "total: %d\n", total); |
493018dc BV |
662 | |
663 | mutex_unlock(&dev->struct_mutex); | |
664 | ||
665 | return 0; | |
666 | } | |
667 | ||
2017263e BG |
668 | static int i915_gem_request_info(struct seq_file *m, void *data) |
669 | { | |
9f25d007 | 670 | struct drm_info_node *node = m->private; |
2017263e | 671 | struct drm_device *dev = node->minor->dev; |
e277a1f8 | 672 | struct drm_i915_private *dev_priv = dev->dev_private; |
a4872ba6 | 673 | struct intel_engine_cs *ring; |
eed29a5b | 674 | struct drm_i915_gem_request *req; |
2d1070b2 | 675 | int ret, any, i; |
de227ef0 CW |
676 | |
677 | ret = mutex_lock_interruptible(&dev->struct_mutex); | |
678 | if (ret) | |
679 | return ret; | |
2017263e | 680 | |
2d1070b2 | 681 | any = 0; |
a2c7f6fd | 682 | for_each_ring(ring, dev_priv, i) { |
2d1070b2 CW |
683 | int count; |
684 | ||
685 | count = 0; | |
eed29a5b | 686 | list_for_each_entry(req, &ring->request_list, list) |
2d1070b2 CW |
687 | count++; |
688 | if (count == 0) | |
a2c7f6fd CW |
689 | continue; |
690 | ||
2d1070b2 | 691 | seq_printf(m, "%s requests: %d\n", ring->name, count); |
eed29a5b | 692 | list_for_each_entry(req, &ring->request_list, list) { |
2d1070b2 CW |
693 | struct task_struct *task; |
694 | ||
695 | rcu_read_lock(); | |
696 | task = NULL; | |
eed29a5b DV |
697 | if (req->pid) |
698 | task = pid_task(req->pid, PIDTYPE_PID); | |
2d1070b2 | 699 | seq_printf(m, " %x @ %d: %s [%d]\n", |
eed29a5b DV |
700 | req->seqno, |
701 | (int) (jiffies - req->emitted_jiffies), | |
2d1070b2 CW |
702 | task ? task->comm : "<unknown>", |
703 | task ? task->pid : -1); | |
704 | rcu_read_unlock(); | |
c2c347a9 | 705 | } |
2d1070b2 CW |
706 | |
707 | any++; | |
2017263e | 708 | } |
de227ef0 CW |
709 | mutex_unlock(&dev->struct_mutex); |
710 | ||
2d1070b2 | 711 | if (any == 0) |
267f0c90 | 712 | seq_puts(m, "No requests\n"); |
c2c347a9 | 713 | |
2017263e BG |
714 | return 0; |
715 | } | |
716 | ||
b2223497 | 717 | static void i915_ring_seqno_info(struct seq_file *m, |
a4872ba6 | 718 | struct intel_engine_cs *ring) |
b2223497 CW |
719 | { |
720 | if (ring->get_seqno) { | |
20e28fba | 721 | seq_printf(m, "Current sequence (%s): %x\n", |
b2eadbc8 | 722 | ring->name, ring->get_seqno(ring, false)); |
b2223497 CW |
723 | } |
724 | } | |
725 | ||
2017263e BG |
726 | static int i915_gem_seqno_info(struct seq_file *m, void *data) |
727 | { | |
9f25d007 | 728 | struct drm_info_node *node = m->private; |
2017263e | 729 | struct drm_device *dev = node->minor->dev; |
e277a1f8 | 730 | struct drm_i915_private *dev_priv = dev->dev_private; |
a4872ba6 | 731 | struct intel_engine_cs *ring; |
1ec14ad3 | 732 | int ret, i; |
de227ef0 CW |
733 | |
734 | ret = mutex_lock_interruptible(&dev->struct_mutex); | |
735 | if (ret) | |
736 | return ret; | |
c8c8fb33 | 737 | intel_runtime_pm_get(dev_priv); |
2017263e | 738 | |
a2c7f6fd CW |
739 | for_each_ring(ring, dev_priv, i) |
740 | i915_ring_seqno_info(m, ring); | |
de227ef0 | 741 | |
c8c8fb33 | 742 | intel_runtime_pm_put(dev_priv); |
de227ef0 CW |
743 | mutex_unlock(&dev->struct_mutex); |
744 | ||
2017263e BG |
745 | return 0; |
746 | } | |
747 | ||
748 | ||
749 | static int i915_interrupt_info(struct seq_file *m, void *data) | |
750 | { | |
9f25d007 | 751 | struct drm_info_node *node = m->private; |
2017263e | 752 | struct drm_device *dev = node->minor->dev; |
e277a1f8 | 753 | struct drm_i915_private *dev_priv = dev->dev_private; |
a4872ba6 | 754 | struct intel_engine_cs *ring; |
9db4a9c7 | 755 | int ret, i, pipe; |
de227ef0 CW |
756 | |
757 | ret = mutex_lock_interruptible(&dev->struct_mutex); | |
758 | if (ret) | |
759 | return ret; | |
c8c8fb33 | 760 | intel_runtime_pm_get(dev_priv); |
2017263e | 761 | |
74e1ca8c | 762 | if (IS_CHERRYVIEW(dev)) { |
74e1ca8c VS |
763 | seq_printf(m, "Master Interrupt Control:\t%08x\n", |
764 | I915_READ(GEN8_MASTER_IRQ)); | |
765 | ||
766 | seq_printf(m, "Display IER:\t%08x\n", | |
767 | I915_READ(VLV_IER)); | |
768 | seq_printf(m, "Display IIR:\t%08x\n", | |
769 | I915_READ(VLV_IIR)); | |
770 | seq_printf(m, "Display IIR_RW:\t%08x\n", | |
771 | I915_READ(VLV_IIR_RW)); | |
772 | seq_printf(m, "Display IMR:\t%08x\n", | |
773 | I915_READ(VLV_IMR)); | |
055e393f | 774 | for_each_pipe(dev_priv, pipe) |
74e1ca8c VS |
775 | seq_printf(m, "Pipe %c stat:\t%08x\n", |
776 | pipe_name(pipe), | |
777 | I915_READ(PIPESTAT(pipe))); | |
778 | ||
779 | seq_printf(m, "Port hotplug:\t%08x\n", | |
780 | I915_READ(PORT_HOTPLUG_EN)); | |
781 | seq_printf(m, "DPFLIPSTAT:\t%08x\n", | |
782 | I915_READ(VLV_DPFLIPSTAT)); | |
783 | seq_printf(m, "DPINVGTT:\t%08x\n", | |
784 | I915_READ(DPINVGTT)); | |
785 | ||
786 | for (i = 0; i < 4; i++) { | |
787 | seq_printf(m, "GT Interrupt IMR %d:\t%08x\n", | |
788 | i, I915_READ(GEN8_GT_IMR(i))); | |
789 | seq_printf(m, "GT Interrupt IIR %d:\t%08x\n", | |
790 | i, I915_READ(GEN8_GT_IIR(i))); | |
791 | seq_printf(m, "GT Interrupt IER %d:\t%08x\n", | |
792 | i, I915_READ(GEN8_GT_IER(i))); | |
793 | } | |
794 | ||
795 | seq_printf(m, "PCU interrupt mask:\t%08x\n", | |
796 | I915_READ(GEN8_PCU_IMR)); | |
797 | seq_printf(m, "PCU interrupt identity:\t%08x\n", | |
798 | I915_READ(GEN8_PCU_IIR)); | |
799 | seq_printf(m, "PCU interrupt enable:\t%08x\n", | |
800 | I915_READ(GEN8_PCU_IER)); | |
801 | } else if (INTEL_INFO(dev)->gen >= 8) { | |
a123f157 BW |
802 | seq_printf(m, "Master Interrupt Control:\t%08x\n", |
803 | I915_READ(GEN8_MASTER_IRQ)); | |
804 | ||
805 | for (i = 0; i < 4; i++) { | |
806 | seq_printf(m, "GT Interrupt IMR %d:\t%08x\n", | |
807 | i, I915_READ(GEN8_GT_IMR(i))); | |
808 | seq_printf(m, "GT Interrupt IIR %d:\t%08x\n", | |
809 | i, I915_READ(GEN8_GT_IIR(i))); | |
810 | seq_printf(m, "GT Interrupt IER %d:\t%08x\n", | |
811 | i, I915_READ(GEN8_GT_IER(i))); | |
812 | } | |
813 | ||
055e393f | 814 | for_each_pipe(dev_priv, pipe) { |
f458ebbc | 815 | if (!intel_display_power_is_enabled(dev_priv, |
22c59960 PZ |
816 | POWER_DOMAIN_PIPE(pipe))) { |
817 | seq_printf(m, "Pipe %c power disabled\n", | |
818 | pipe_name(pipe)); | |
819 | continue; | |
820 | } | |
a123f157 | 821 | seq_printf(m, "Pipe %c IMR:\t%08x\n", |
07d27e20 DL |
822 | pipe_name(pipe), |
823 | I915_READ(GEN8_DE_PIPE_IMR(pipe))); | |
a123f157 | 824 | seq_printf(m, "Pipe %c IIR:\t%08x\n", |
07d27e20 DL |
825 | pipe_name(pipe), |
826 | I915_READ(GEN8_DE_PIPE_IIR(pipe))); | |
a123f157 | 827 | seq_printf(m, "Pipe %c IER:\t%08x\n", |
07d27e20 DL |
828 | pipe_name(pipe), |
829 | I915_READ(GEN8_DE_PIPE_IER(pipe))); | |
a123f157 BW |
830 | } |
831 | ||
832 | seq_printf(m, "Display Engine port interrupt mask:\t%08x\n", | |
833 | I915_READ(GEN8_DE_PORT_IMR)); | |
834 | seq_printf(m, "Display Engine port interrupt identity:\t%08x\n", | |
835 | I915_READ(GEN8_DE_PORT_IIR)); | |
836 | seq_printf(m, "Display Engine port interrupt enable:\t%08x\n", | |
837 | I915_READ(GEN8_DE_PORT_IER)); | |
838 | ||
839 | seq_printf(m, "Display Engine misc interrupt mask:\t%08x\n", | |
840 | I915_READ(GEN8_DE_MISC_IMR)); | |
841 | seq_printf(m, "Display Engine misc interrupt identity:\t%08x\n", | |
842 | I915_READ(GEN8_DE_MISC_IIR)); | |
843 | seq_printf(m, "Display Engine misc interrupt enable:\t%08x\n", | |
844 | I915_READ(GEN8_DE_MISC_IER)); | |
845 | ||
846 | seq_printf(m, "PCU interrupt mask:\t%08x\n", | |
847 | I915_READ(GEN8_PCU_IMR)); | |
848 | seq_printf(m, "PCU interrupt identity:\t%08x\n", | |
849 | I915_READ(GEN8_PCU_IIR)); | |
850 | seq_printf(m, "PCU interrupt enable:\t%08x\n", | |
851 | I915_READ(GEN8_PCU_IER)); | |
852 | } else if (IS_VALLEYVIEW(dev)) { | |
7e231dbe JB |
853 | seq_printf(m, "Display IER:\t%08x\n", |
854 | I915_READ(VLV_IER)); | |
855 | seq_printf(m, "Display IIR:\t%08x\n", | |
856 | I915_READ(VLV_IIR)); | |
857 | seq_printf(m, "Display IIR_RW:\t%08x\n", | |
858 | I915_READ(VLV_IIR_RW)); | |
859 | seq_printf(m, "Display IMR:\t%08x\n", | |
860 | I915_READ(VLV_IMR)); | |
055e393f | 861 | for_each_pipe(dev_priv, pipe) |
7e231dbe JB |
862 | seq_printf(m, "Pipe %c stat:\t%08x\n", |
863 | pipe_name(pipe), | |
864 | I915_READ(PIPESTAT(pipe))); | |
865 | ||
866 | seq_printf(m, "Master IER:\t%08x\n", | |
867 | I915_READ(VLV_MASTER_IER)); | |
868 | ||
869 | seq_printf(m, "Render IER:\t%08x\n", | |
870 | I915_READ(GTIER)); | |
871 | seq_printf(m, "Render IIR:\t%08x\n", | |
872 | I915_READ(GTIIR)); | |
873 | seq_printf(m, "Render IMR:\t%08x\n", | |
874 | I915_READ(GTIMR)); | |
875 | ||
876 | seq_printf(m, "PM IER:\t\t%08x\n", | |
877 | I915_READ(GEN6_PMIER)); | |
878 | seq_printf(m, "PM IIR:\t\t%08x\n", | |
879 | I915_READ(GEN6_PMIIR)); | |
880 | seq_printf(m, "PM IMR:\t\t%08x\n", | |
881 | I915_READ(GEN6_PMIMR)); | |
882 | ||
883 | seq_printf(m, "Port hotplug:\t%08x\n", | |
884 | I915_READ(PORT_HOTPLUG_EN)); | |
885 | seq_printf(m, "DPFLIPSTAT:\t%08x\n", | |
886 | I915_READ(VLV_DPFLIPSTAT)); | |
887 | seq_printf(m, "DPINVGTT:\t%08x\n", | |
888 | I915_READ(DPINVGTT)); | |
889 | ||
890 | } else if (!HAS_PCH_SPLIT(dev)) { | |
5f6a1695 ZW |
891 | seq_printf(m, "Interrupt enable: %08x\n", |
892 | I915_READ(IER)); | |
893 | seq_printf(m, "Interrupt identity: %08x\n", | |
894 | I915_READ(IIR)); | |
895 | seq_printf(m, "Interrupt mask: %08x\n", | |
896 | I915_READ(IMR)); | |
055e393f | 897 | for_each_pipe(dev_priv, pipe) |
9db4a9c7 JB |
898 | seq_printf(m, "Pipe %c stat: %08x\n", |
899 | pipe_name(pipe), | |
900 | I915_READ(PIPESTAT(pipe))); | |
5f6a1695 ZW |
901 | } else { |
902 | seq_printf(m, "North Display Interrupt enable: %08x\n", | |
903 | I915_READ(DEIER)); | |
904 | seq_printf(m, "North Display Interrupt identity: %08x\n", | |
905 | I915_READ(DEIIR)); | |
906 | seq_printf(m, "North Display Interrupt mask: %08x\n", | |
907 | I915_READ(DEIMR)); | |
908 | seq_printf(m, "South Display Interrupt enable: %08x\n", | |
909 | I915_READ(SDEIER)); | |
910 | seq_printf(m, "South Display Interrupt identity: %08x\n", | |
911 | I915_READ(SDEIIR)); | |
912 | seq_printf(m, "South Display Interrupt mask: %08x\n", | |
913 | I915_READ(SDEIMR)); | |
914 | seq_printf(m, "Graphics Interrupt enable: %08x\n", | |
915 | I915_READ(GTIER)); | |
916 | seq_printf(m, "Graphics Interrupt identity: %08x\n", | |
917 | I915_READ(GTIIR)); | |
918 | seq_printf(m, "Graphics Interrupt mask: %08x\n", | |
919 | I915_READ(GTIMR)); | |
920 | } | |
a2c7f6fd | 921 | for_each_ring(ring, dev_priv, i) { |
a123f157 | 922 | if (INTEL_INFO(dev)->gen >= 6) { |
a2c7f6fd CW |
923 | seq_printf(m, |
924 | "Graphics Interrupt mask (%s): %08x\n", | |
925 | ring->name, I915_READ_IMR(ring)); | |
9862e600 | 926 | } |
a2c7f6fd | 927 | i915_ring_seqno_info(m, ring); |
9862e600 | 928 | } |
c8c8fb33 | 929 | intel_runtime_pm_put(dev_priv); |
de227ef0 CW |
930 | mutex_unlock(&dev->struct_mutex); |
931 | ||
2017263e BG |
932 | return 0; |
933 | } | |
934 | ||
a6172a80 CW |
935 | static int i915_gem_fence_regs_info(struct seq_file *m, void *data) |
936 | { | |
9f25d007 | 937 | struct drm_info_node *node = m->private; |
a6172a80 | 938 | struct drm_device *dev = node->minor->dev; |
e277a1f8 | 939 | struct drm_i915_private *dev_priv = dev->dev_private; |
de227ef0 CW |
940 | int i, ret; |
941 | ||
942 | ret = mutex_lock_interruptible(&dev->struct_mutex); | |
943 | if (ret) | |
944 | return ret; | |
a6172a80 CW |
945 | |
946 | seq_printf(m, "Reserved fences = %d\n", dev_priv->fence_reg_start); | |
947 | seq_printf(m, "Total fences = %d\n", dev_priv->num_fence_regs); | |
948 | for (i = 0; i < dev_priv->num_fence_regs; i++) { | |
05394f39 | 949 | struct drm_i915_gem_object *obj = dev_priv->fence_regs[i].obj; |
a6172a80 | 950 | |
6c085a72 CW |
951 | seq_printf(m, "Fence %d, pin count = %d, object = ", |
952 | i, dev_priv->fence_regs[i].pin_count); | |
c2c347a9 | 953 | if (obj == NULL) |
267f0c90 | 954 | seq_puts(m, "unused"); |
c2c347a9 | 955 | else |
05394f39 | 956 | describe_obj(m, obj); |
267f0c90 | 957 | seq_putc(m, '\n'); |
a6172a80 CW |
958 | } |
959 | ||
05394f39 | 960 | mutex_unlock(&dev->struct_mutex); |
a6172a80 CW |
961 | return 0; |
962 | } | |
963 | ||
2017263e BG |
964 | static int i915_hws_info(struct seq_file *m, void *data) |
965 | { | |
9f25d007 | 966 | struct drm_info_node *node = m->private; |
2017263e | 967 | struct drm_device *dev = node->minor->dev; |
e277a1f8 | 968 | struct drm_i915_private *dev_priv = dev->dev_private; |
a4872ba6 | 969 | struct intel_engine_cs *ring; |
1a240d4d | 970 | const u32 *hws; |
4066c0ae CW |
971 | int i; |
972 | ||
1ec14ad3 | 973 | ring = &dev_priv->ring[(uintptr_t)node->info_ent->data]; |
1a240d4d | 974 | hws = ring->status_page.page_addr; |
2017263e BG |
975 | if (hws == NULL) |
976 | return 0; | |
977 | ||
978 | for (i = 0; i < 4096 / sizeof(u32) / 4; i += 4) { | |
979 | seq_printf(m, "0x%08x: 0x%08x 0x%08x 0x%08x 0x%08x\n", | |
980 | i * 4, | |
981 | hws[i], hws[i + 1], hws[i + 2], hws[i + 3]); | |
982 | } | |
983 | return 0; | |
984 | } | |
985 | ||
d5442303 DV |
986 | static ssize_t |
987 | i915_error_state_write(struct file *filp, | |
988 | const char __user *ubuf, | |
989 | size_t cnt, | |
990 | loff_t *ppos) | |
991 | { | |
edc3d884 | 992 | struct i915_error_state_file_priv *error_priv = filp->private_data; |
d5442303 | 993 | struct drm_device *dev = error_priv->dev; |
22bcfc6a | 994 | int ret; |
d5442303 DV |
995 | |
996 | DRM_DEBUG_DRIVER("Resetting error state\n"); | |
997 | ||
22bcfc6a DV |
998 | ret = mutex_lock_interruptible(&dev->struct_mutex); |
999 | if (ret) | |
1000 | return ret; | |
1001 | ||
d5442303 DV |
1002 | i915_destroy_error_state(dev); |
1003 | mutex_unlock(&dev->struct_mutex); | |
1004 | ||
1005 | return cnt; | |
1006 | } | |
1007 | ||
1008 | static int i915_error_state_open(struct inode *inode, struct file *file) | |
1009 | { | |
1010 | struct drm_device *dev = inode->i_private; | |
d5442303 | 1011 | struct i915_error_state_file_priv *error_priv; |
d5442303 DV |
1012 | |
1013 | error_priv = kzalloc(sizeof(*error_priv), GFP_KERNEL); | |
1014 | if (!error_priv) | |
1015 | return -ENOMEM; | |
1016 | ||
1017 | error_priv->dev = dev; | |
1018 | ||
95d5bfb3 | 1019 | i915_error_state_get(dev, error_priv); |
d5442303 | 1020 | |
edc3d884 MK |
1021 | file->private_data = error_priv; |
1022 | ||
1023 | return 0; | |
d5442303 DV |
1024 | } |
1025 | ||
1026 | static int i915_error_state_release(struct inode *inode, struct file *file) | |
1027 | { | |
edc3d884 | 1028 | struct i915_error_state_file_priv *error_priv = file->private_data; |
d5442303 | 1029 | |
95d5bfb3 | 1030 | i915_error_state_put(error_priv); |
d5442303 DV |
1031 | kfree(error_priv); |
1032 | ||
edc3d884 MK |
1033 | return 0; |
1034 | } | |
1035 | ||
4dc955f7 MK |
1036 | static ssize_t i915_error_state_read(struct file *file, char __user *userbuf, |
1037 | size_t count, loff_t *pos) | |
1038 | { | |
1039 | struct i915_error_state_file_priv *error_priv = file->private_data; | |
1040 | struct drm_i915_error_state_buf error_str; | |
1041 | loff_t tmp_pos = 0; | |
1042 | ssize_t ret_count = 0; | |
1043 | int ret; | |
1044 | ||
0a4cd7c8 | 1045 | ret = i915_error_state_buf_init(&error_str, to_i915(error_priv->dev), count, *pos); |
4dc955f7 MK |
1046 | if (ret) |
1047 | return ret; | |
edc3d884 | 1048 | |
fc16b48b | 1049 | ret = i915_error_state_to_str(&error_str, error_priv); |
edc3d884 MK |
1050 | if (ret) |
1051 | goto out; | |
1052 | ||
edc3d884 MK |
1053 | ret_count = simple_read_from_buffer(userbuf, count, &tmp_pos, |
1054 | error_str.buf, | |
1055 | error_str.bytes); | |
1056 | ||
1057 | if (ret_count < 0) | |
1058 | ret = ret_count; | |
1059 | else | |
1060 | *pos = error_str.start + ret_count; | |
1061 | out: | |
4dc955f7 | 1062 | i915_error_state_buf_release(&error_str); |
edc3d884 | 1063 | return ret ?: ret_count; |
d5442303 DV |
1064 | } |
1065 | ||
1066 | static const struct file_operations i915_error_state_fops = { | |
1067 | .owner = THIS_MODULE, | |
1068 | .open = i915_error_state_open, | |
edc3d884 | 1069 | .read = i915_error_state_read, |
d5442303 DV |
1070 | .write = i915_error_state_write, |
1071 | .llseek = default_llseek, | |
1072 | .release = i915_error_state_release, | |
1073 | }; | |
1074 | ||
647416f9 KC |
1075 | static int |
1076 | i915_next_seqno_get(void *data, u64 *val) | |
40633219 | 1077 | { |
647416f9 | 1078 | struct drm_device *dev = data; |
e277a1f8 | 1079 | struct drm_i915_private *dev_priv = dev->dev_private; |
40633219 MK |
1080 | int ret; |
1081 | ||
1082 | ret = mutex_lock_interruptible(&dev->struct_mutex); | |
1083 | if (ret) | |
1084 | return ret; | |
1085 | ||
647416f9 | 1086 | *val = dev_priv->next_seqno; |
40633219 MK |
1087 | mutex_unlock(&dev->struct_mutex); |
1088 | ||
647416f9 | 1089 | return 0; |
40633219 MK |
1090 | } |
1091 | ||
647416f9 KC |
1092 | static int |
1093 | i915_next_seqno_set(void *data, u64 val) | |
1094 | { | |
1095 | struct drm_device *dev = data; | |
40633219 MK |
1096 | int ret; |
1097 | ||
40633219 MK |
1098 | ret = mutex_lock_interruptible(&dev->struct_mutex); |
1099 | if (ret) | |
1100 | return ret; | |
1101 | ||
e94fbaa8 | 1102 | ret = i915_gem_set_seqno(dev, val); |
40633219 MK |
1103 | mutex_unlock(&dev->struct_mutex); |
1104 | ||
647416f9 | 1105 | return ret; |
40633219 MK |
1106 | } |
1107 | ||
647416f9 KC |
1108 | DEFINE_SIMPLE_ATTRIBUTE(i915_next_seqno_fops, |
1109 | i915_next_seqno_get, i915_next_seqno_set, | |
3a3b4f98 | 1110 | "0x%llx\n"); |
40633219 | 1111 | |
adb4bd12 | 1112 | static int i915_frequency_info(struct seq_file *m, void *unused) |
f97108d1 | 1113 | { |
9f25d007 | 1114 | struct drm_info_node *node = m->private; |
f97108d1 | 1115 | struct drm_device *dev = node->minor->dev; |
e277a1f8 | 1116 | struct drm_i915_private *dev_priv = dev->dev_private; |
c8c8fb33 PZ |
1117 | int ret = 0; |
1118 | ||
1119 | intel_runtime_pm_get(dev_priv); | |
3b8d8d91 | 1120 | |
5c9669ce TR |
1121 | flush_delayed_work(&dev_priv->rps.delayed_resume_work); |
1122 | ||
3b8d8d91 JB |
1123 | if (IS_GEN5(dev)) { |
1124 | u16 rgvswctl = I915_READ16(MEMSWCTL); | |
1125 | u16 rgvstat = I915_READ16(MEMSTAT_ILK); | |
1126 | ||
1127 | seq_printf(m, "Requested P-state: %d\n", (rgvswctl >> 8) & 0xf); | |
1128 | seq_printf(m, "Requested VID: %d\n", rgvswctl & 0x3f); | |
1129 | seq_printf(m, "Current VID: %d\n", (rgvstat & MEMSTAT_VID_MASK) >> | |
1130 | MEMSTAT_VID_SHIFT); | |
1131 | seq_printf(m, "Current P-state: %d\n", | |
1132 | (rgvstat & MEMSTAT_PSTATE_MASK) >> MEMSTAT_PSTATE_SHIFT); | |
daa3afb2 | 1133 | } else if (IS_GEN6(dev) || (IS_GEN7(dev) && !IS_VALLEYVIEW(dev)) || |
60260a5b | 1134 | IS_BROADWELL(dev) || IS_GEN9(dev)) { |
35040562 BP |
1135 | u32 rp_state_limits; |
1136 | u32 gt_perf_status; | |
1137 | u32 rp_state_cap; | |
0d8f9491 | 1138 | u32 rpmodectl, rpinclimit, rpdeclimit; |
8e8c06cd | 1139 | u32 rpstat, cagf, reqf; |
ccab5c82 JB |
1140 | u32 rpupei, rpcurup, rpprevup; |
1141 | u32 rpdownei, rpcurdown, rpprevdown; | |
9dd3c605 | 1142 | u32 pm_ier, pm_imr, pm_isr, pm_iir, pm_mask; |
3b8d8d91 JB |
1143 | int max_freq; |
1144 | ||
35040562 BP |
1145 | rp_state_limits = I915_READ(GEN6_RP_STATE_LIMITS); |
1146 | if (IS_BROXTON(dev)) { | |
1147 | rp_state_cap = I915_READ(BXT_RP_STATE_CAP); | |
1148 | gt_perf_status = I915_READ(BXT_GT_PERF_STATUS); | |
1149 | } else { | |
1150 | rp_state_cap = I915_READ(GEN6_RP_STATE_CAP); | |
1151 | gt_perf_status = I915_READ(GEN6_GT_PERF_STATUS); | |
1152 | } | |
1153 | ||
3b8d8d91 | 1154 | /* RPSTAT1 is in the GT power well */ |
d1ebd816 BW |
1155 | ret = mutex_lock_interruptible(&dev->struct_mutex); |
1156 | if (ret) | |
c8c8fb33 | 1157 | goto out; |
d1ebd816 | 1158 | |
59bad947 | 1159 | intel_uncore_forcewake_get(dev_priv, FORCEWAKE_ALL); |
3b8d8d91 | 1160 | |
8e8c06cd | 1161 | reqf = I915_READ(GEN6_RPNSWREQ); |
60260a5b AG |
1162 | if (IS_GEN9(dev)) |
1163 | reqf >>= 23; | |
1164 | else { | |
1165 | reqf &= ~GEN6_TURBO_DISABLE; | |
1166 | if (IS_HASWELL(dev) || IS_BROADWELL(dev)) | |
1167 | reqf >>= 24; | |
1168 | else | |
1169 | reqf >>= 25; | |
1170 | } | |
7c59a9c1 | 1171 | reqf = intel_gpu_freq(dev_priv, reqf); |
8e8c06cd | 1172 | |
0d8f9491 CW |
1173 | rpmodectl = I915_READ(GEN6_RP_CONTROL); |
1174 | rpinclimit = I915_READ(GEN6_RP_UP_THRESHOLD); | |
1175 | rpdeclimit = I915_READ(GEN6_RP_DOWN_THRESHOLD); | |
1176 | ||
ccab5c82 JB |
1177 | rpstat = I915_READ(GEN6_RPSTAT1); |
1178 | rpupei = I915_READ(GEN6_RP_CUR_UP_EI); | |
1179 | rpcurup = I915_READ(GEN6_RP_CUR_UP); | |
1180 | rpprevup = I915_READ(GEN6_RP_PREV_UP); | |
1181 | rpdownei = I915_READ(GEN6_RP_CUR_DOWN_EI); | |
1182 | rpcurdown = I915_READ(GEN6_RP_CUR_DOWN); | |
1183 | rpprevdown = I915_READ(GEN6_RP_PREV_DOWN); | |
60260a5b AG |
1184 | if (IS_GEN9(dev)) |
1185 | cagf = (rpstat & GEN9_CAGF_MASK) >> GEN9_CAGF_SHIFT; | |
1186 | else if (IS_HASWELL(dev) || IS_BROADWELL(dev)) | |
f82855d3 BW |
1187 | cagf = (rpstat & HSW_CAGF_MASK) >> HSW_CAGF_SHIFT; |
1188 | else | |
1189 | cagf = (rpstat & GEN6_CAGF_MASK) >> GEN6_CAGF_SHIFT; | |
7c59a9c1 | 1190 | cagf = intel_gpu_freq(dev_priv, cagf); |
ccab5c82 | 1191 | |
59bad947 | 1192 | intel_uncore_forcewake_put(dev_priv, FORCEWAKE_ALL); |
d1ebd816 BW |
1193 | mutex_unlock(&dev->struct_mutex); |
1194 | ||
9dd3c605 PZ |
1195 | if (IS_GEN6(dev) || IS_GEN7(dev)) { |
1196 | pm_ier = I915_READ(GEN6_PMIER); | |
1197 | pm_imr = I915_READ(GEN6_PMIMR); | |
1198 | pm_isr = I915_READ(GEN6_PMISR); | |
1199 | pm_iir = I915_READ(GEN6_PMIIR); | |
1200 | pm_mask = I915_READ(GEN6_PMINTRMSK); | |
1201 | } else { | |
1202 | pm_ier = I915_READ(GEN8_GT_IER(2)); | |
1203 | pm_imr = I915_READ(GEN8_GT_IMR(2)); | |
1204 | pm_isr = I915_READ(GEN8_GT_ISR(2)); | |
1205 | pm_iir = I915_READ(GEN8_GT_IIR(2)); | |
1206 | pm_mask = I915_READ(GEN6_PMINTRMSK); | |
1207 | } | |
0d8f9491 | 1208 | seq_printf(m, "PM IER=0x%08x IMR=0x%08x ISR=0x%08x IIR=0x%08x, MASK=0x%08x\n", |
9dd3c605 | 1209 | pm_ier, pm_imr, pm_isr, pm_iir, pm_mask); |
3b8d8d91 | 1210 | seq_printf(m, "GT_PERF_STATUS: 0x%08x\n", gt_perf_status); |
3b8d8d91 | 1211 | seq_printf(m, "Render p-state ratio: %d\n", |
60260a5b | 1212 | (gt_perf_status & (IS_GEN9(dev) ? 0x1ff00 : 0xff00)) >> 8); |
3b8d8d91 JB |
1213 | seq_printf(m, "Render p-state VID: %d\n", |
1214 | gt_perf_status & 0xff); | |
1215 | seq_printf(m, "Render p-state limit: %d\n", | |
1216 | rp_state_limits & 0xff); | |
0d8f9491 CW |
1217 | seq_printf(m, "RPSTAT1: 0x%08x\n", rpstat); |
1218 | seq_printf(m, "RPMODECTL: 0x%08x\n", rpmodectl); | |
1219 | seq_printf(m, "RPINCLIMIT: 0x%08x\n", rpinclimit); | |
1220 | seq_printf(m, "RPDECLIMIT: 0x%08x\n", rpdeclimit); | |
8e8c06cd | 1221 | seq_printf(m, "RPNSWREQ: %dMHz\n", reqf); |
f82855d3 | 1222 | seq_printf(m, "CAGF: %dMHz\n", cagf); |
ccab5c82 JB |
1223 | seq_printf(m, "RP CUR UP EI: %dus\n", rpupei & |
1224 | GEN6_CURICONT_MASK); | |
1225 | seq_printf(m, "RP CUR UP: %dus\n", rpcurup & | |
1226 | GEN6_CURBSYTAVG_MASK); | |
1227 | seq_printf(m, "RP PREV UP: %dus\n", rpprevup & | |
1228 | GEN6_CURBSYTAVG_MASK); | |
d86ed34a CW |
1229 | seq_printf(m, "Up threshold: %d%%\n", |
1230 | dev_priv->rps.up_threshold); | |
1231 | ||
ccab5c82 JB |
1232 | seq_printf(m, "RP CUR DOWN EI: %dus\n", rpdownei & |
1233 | GEN6_CURIAVG_MASK); | |
1234 | seq_printf(m, "RP CUR DOWN: %dus\n", rpcurdown & | |
1235 | GEN6_CURBSYTAVG_MASK); | |
1236 | seq_printf(m, "RP PREV DOWN: %dus\n", rpprevdown & | |
1237 | GEN6_CURBSYTAVG_MASK); | |
d86ed34a CW |
1238 | seq_printf(m, "Down threshold: %d%%\n", |
1239 | dev_priv->rps.down_threshold); | |
3b8d8d91 | 1240 | |
35040562 BP |
1241 | max_freq = (IS_BROXTON(dev) ? rp_state_cap >> 0 : |
1242 | rp_state_cap >> 16) & 0xff; | |
60260a5b | 1243 | max_freq *= (IS_SKYLAKE(dev) ? GEN9_FREQ_SCALER : 1); |
3b8d8d91 | 1244 | seq_printf(m, "Lowest (RPN) frequency: %dMHz\n", |
7c59a9c1 | 1245 | intel_gpu_freq(dev_priv, max_freq)); |
3b8d8d91 JB |
1246 | |
1247 | max_freq = (rp_state_cap & 0xff00) >> 8; | |
60260a5b | 1248 | max_freq *= (IS_SKYLAKE(dev) ? GEN9_FREQ_SCALER : 1); |
3b8d8d91 | 1249 | seq_printf(m, "Nominal (RP1) frequency: %dMHz\n", |
7c59a9c1 | 1250 | intel_gpu_freq(dev_priv, max_freq)); |
3b8d8d91 | 1251 | |
35040562 BP |
1252 | max_freq = (IS_BROXTON(dev) ? rp_state_cap >> 16 : |
1253 | rp_state_cap >> 0) & 0xff; | |
60260a5b | 1254 | max_freq *= (IS_SKYLAKE(dev) ? GEN9_FREQ_SCALER : 1); |
3b8d8d91 | 1255 | seq_printf(m, "Max non-overclocked (RP0) frequency: %dMHz\n", |
7c59a9c1 | 1256 | intel_gpu_freq(dev_priv, max_freq)); |
31c77388 | 1257 | seq_printf(m, "Max overclocked frequency: %dMHz\n", |
7c59a9c1 | 1258 | intel_gpu_freq(dev_priv, dev_priv->rps.max_freq)); |
aed242ff | 1259 | |
d86ed34a CW |
1260 | seq_printf(m, "Current freq: %d MHz\n", |
1261 | intel_gpu_freq(dev_priv, dev_priv->rps.cur_freq)); | |
1262 | seq_printf(m, "Actual freq: %d MHz\n", cagf); | |
aed242ff CW |
1263 | seq_printf(m, "Idle freq: %d MHz\n", |
1264 | intel_gpu_freq(dev_priv, dev_priv->rps.idle_freq)); | |
d86ed34a CW |
1265 | seq_printf(m, "Min freq: %d MHz\n", |
1266 | intel_gpu_freq(dev_priv, dev_priv->rps.min_freq)); | |
1267 | seq_printf(m, "Max freq: %d MHz\n", | |
1268 | intel_gpu_freq(dev_priv, dev_priv->rps.max_freq)); | |
1269 | seq_printf(m, | |
1270 | "efficient (RPe) frequency: %d MHz\n", | |
1271 | intel_gpu_freq(dev_priv, dev_priv->rps.efficient_freq)); | |
0a073b84 | 1272 | } else if (IS_VALLEYVIEW(dev)) { |
03af2045 | 1273 | u32 freq_sts; |
0a073b84 | 1274 | |
259bd5d4 | 1275 | mutex_lock(&dev_priv->rps.hw_lock); |
64936258 | 1276 | freq_sts = vlv_punit_read(dev_priv, PUNIT_REG_GPU_FREQ_STS); |
0a073b84 JB |
1277 | seq_printf(m, "PUNIT_REG_GPU_FREQ_STS: 0x%08x\n", freq_sts); |
1278 | seq_printf(m, "DDR freq: %d MHz\n", dev_priv->mem_freq); | |
1279 | ||
d86ed34a CW |
1280 | seq_printf(m, "actual GPU freq: %d MHz\n", |
1281 | intel_gpu_freq(dev_priv, (freq_sts >> 8) & 0xff)); | |
1282 | ||
1283 | seq_printf(m, "current GPU freq: %d MHz\n", | |
1284 | intel_gpu_freq(dev_priv, dev_priv->rps.cur_freq)); | |
1285 | ||
0a073b84 | 1286 | seq_printf(m, "max GPU freq: %d MHz\n", |
7c59a9c1 | 1287 | intel_gpu_freq(dev_priv, dev_priv->rps.max_freq)); |
0a073b84 | 1288 | |
0a073b84 | 1289 | seq_printf(m, "min GPU freq: %d MHz\n", |
7c59a9c1 | 1290 | intel_gpu_freq(dev_priv, dev_priv->rps.min_freq)); |
03af2045 | 1291 | |
aed242ff CW |
1292 | seq_printf(m, "idle GPU freq: %d MHz\n", |
1293 | intel_gpu_freq(dev_priv, dev_priv->rps.idle_freq)); | |
1294 | ||
7c59a9c1 VS |
1295 | seq_printf(m, |
1296 | "efficient (RPe) frequency: %d MHz\n", | |
1297 | intel_gpu_freq(dev_priv, dev_priv->rps.efficient_freq)); | |
259bd5d4 | 1298 | mutex_unlock(&dev_priv->rps.hw_lock); |
3b8d8d91 | 1299 | } else { |
267f0c90 | 1300 | seq_puts(m, "no P-state info available\n"); |
3b8d8d91 | 1301 | } |
f97108d1 | 1302 | |
c8c8fb33 PZ |
1303 | out: |
1304 | intel_runtime_pm_put(dev_priv); | |
1305 | return ret; | |
f97108d1 JB |
1306 | } |
1307 | ||
f654449a CW |
1308 | static int i915_hangcheck_info(struct seq_file *m, void *unused) |
1309 | { | |
1310 | struct drm_info_node *node = m->private; | |
ebbc7546 MK |
1311 | struct drm_device *dev = node->minor->dev; |
1312 | struct drm_i915_private *dev_priv = dev->dev_private; | |
f654449a | 1313 | struct intel_engine_cs *ring; |
ebbc7546 MK |
1314 | u64 acthd[I915_NUM_RINGS]; |
1315 | u32 seqno[I915_NUM_RINGS]; | |
f654449a CW |
1316 | int i; |
1317 | ||
1318 | if (!i915.enable_hangcheck) { | |
1319 | seq_printf(m, "Hangcheck disabled\n"); | |
1320 | return 0; | |
1321 | } | |
1322 | ||
ebbc7546 MK |
1323 | intel_runtime_pm_get(dev_priv); |
1324 | ||
1325 | for_each_ring(ring, dev_priv, i) { | |
1326 | seqno[i] = ring->get_seqno(ring, false); | |
1327 | acthd[i] = intel_ring_get_active_head(ring); | |
1328 | } | |
1329 | ||
1330 | intel_runtime_pm_put(dev_priv); | |
1331 | ||
f654449a CW |
1332 | if (delayed_work_pending(&dev_priv->gpu_error.hangcheck_work)) { |
1333 | seq_printf(m, "Hangcheck active, fires in %dms\n", | |
1334 | jiffies_to_msecs(dev_priv->gpu_error.hangcheck_work.timer.expires - | |
1335 | jiffies)); | |
1336 | } else | |
1337 | seq_printf(m, "Hangcheck inactive\n"); | |
1338 | ||
1339 | for_each_ring(ring, dev_priv, i) { | |
1340 | seq_printf(m, "%s:\n", ring->name); | |
1341 | seq_printf(m, "\tseqno = %x [current %x]\n", | |
ebbc7546 | 1342 | ring->hangcheck.seqno, seqno[i]); |
f654449a CW |
1343 | seq_printf(m, "\tACTHD = 0x%08llx [current 0x%08llx]\n", |
1344 | (long long)ring->hangcheck.acthd, | |
ebbc7546 | 1345 | (long long)acthd[i]); |
f654449a CW |
1346 | seq_printf(m, "\tmax ACTHD = 0x%08llx\n", |
1347 | (long long)ring->hangcheck.max_acthd); | |
ebbc7546 MK |
1348 | seq_printf(m, "\tscore = %d\n", ring->hangcheck.score); |
1349 | seq_printf(m, "\taction = %d\n", ring->hangcheck.action); | |
f654449a CW |
1350 | } |
1351 | ||
1352 | return 0; | |
1353 | } | |
1354 | ||
4d85529d | 1355 | static int ironlake_drpc_info(struct seq_file *m) |
f97108d1 | 1356 | { |
9f25d007 | 1357 | struct drm_info_node *node = m->private; |
f97108d1 | 1358 | struct drm_device *dev = node->minor->dev; |
e277a1f8 | 1359 | struct drm_i915_private *dev_priv = dev->dev_private; |
616fdb5a BW |
1360 | u32 rgvmodectl, rstdbyctl; |
1361 | u16 crstandvid; | |
1362 | int ret; | |
1363 | ||
1364 | ret = mutex_lock_interruptible(&dev->struct_mutex); | |
1365 | if (ret) | |
1366 | return ret; | |
c8c8fb33 | 1367 | intel_runtime_pm_get(dev_priv); |
616fdb5a BW |
1368 | |
1369 | rgvmodectl = I915_READ(MEMMODECTL); | |
1370 | rstdbyctl = I915_READ(RSTDBYCTL); | |
1371 | crstandvid = I915_READ16(CRSTANDVID); | |
1372 | ||
c8c8fb33 | 1373 | intel_runtime_pm_put(dev_priv); |
616fdb5a | 1374 | mutex_unlock(&dev->struct_mutex); |
f97108d1 JB |
1375 | |
1376 | seq_printf(m, "HD boost: %s\n", (rgvmodectl & MEMMODE_BOOST_EN) ? | |
1377 | "yes" : "no"); | |
1378 | seq_printf(m, "Boost freq: %d\n", | |
1379 | (rgvmodectl & MEMMODE_BOOST_FREQ_MASK) >> | |
1380 | MEMMODE_BOOST_FREQ_SHIFT); | |
1381 | seq_printf(m, "HW control enabled: %s\n", | |
1382 | rgvmodectl & MEMMODE_HWIDLE_EN ? "yes" : "no"); | |
1383 | seq_printf(m, "SW control enabled: %s\n", | |
1384 | rgvmodectl & MEMMODE_SWMODE_EN ? "yes" : "no"); | |
1385 | seq_printf(m, "Gated voltage change: %s\n", | |
1386 | rgvmodectl & MEMMODE_RCLK_GATE ? "yes" : "no"); | |
1387 | seq_printf(m, "Starting frequency: P%d\n", | |
1388 | (rgvmodectl & MEMMODE_FSTART_MASK) >> MEMMODE_FSTART_SHIFT); | |
7648fa99 | 1389 | seq_printf(m, "Max P-state: P%d\n", |
f97108d1 | 1390 | (rgvmodectl & MEMMODE_FMAX_MASK) >> MEMMODE_FMAX_SHIFT); |
7648fa99 JB |
1391 | seq_printf(m, "Min P-state: P%d\n", (rgvmodectl & MEMMODE_FMIN_MASK)); |
1392 | seq_printf(m, "RS1 VID: %d\n", (crstandvid & 0x3f)); | |
1393 | seq_printf(m, "RS2 VID: %d\n", ((crstandvid >> 8) & 0x3f)); | |
1394 | seq_printf(m, "Render standby enabled: %s\n", | |
1395 | (rstdbyctl & RCX_SW_EXIT) ? "no" : "yes"); | |
267f0c90 | 1396 | seq_puts(m, "Current RS state: "); |
88271da3 JB |
1397 | switch (rstdbyctl & RSX_STATUS_MASK) { |
1398 | case RSX_STATUS_ON: | |
267f0c90 | 1399 | seq_puts(m, "on\n"); |
88271da3 JB |
1400 | break; |
1401 | case RSX_STATUS_RC1: | |
267f0c90 | 1402 | seq_puts(m, "RC1\n"); |
88271da3 JB |
1403 | break; |
1404 | case RSX_STATUS_RC1E: | |
267f0c90 | 1405 | seq_puts(m, "RC1E\n"); |
88271da3 JB |
1406 | break; |
1407 | case RSX_STATUS_RS1: | |
267f0c90 | 1408 | seq_puts(m, "RS1\n"); |
88271da3 JB |
1409 | break; |
1410 | case RSX_STATUS_RS2: | |
267f0c90 | 1411 | seq_puts(m, "RS2 (RC6)\n"); |
88271da3 JB |
1412 | break; |
1413 | case RSX_STATUS_RS3: | |
267f0c90 | 1414 | seq_puts(m, "RC3 (RC6+)\n"); |
88271da3 JB |
1415 | break; |
1416 | default: | |
267f0c90 | 1417 | seq_puts(m, "unknown\n"); |
88271da3 JB |
1418 | break; |
1419 | } | |
f97108d1 JB |
1420 | |
1421 | return 0; | |
1422 | } | |
1423 | ||
f65367b5 | 1424 | static int i915_forcewake_domains(struct seq_file *m, void *data) |
669ab5aa | 1425 | { |
b2cff0db CW |
1426 | struct drm_info_node *node = m->private; |
1427 | struct drm_device *dev = node->minor->dev; | |
1428 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1429 | struct intel_uncore_forcewake_domain *fw_domain; | |
b2cff0db CW |
1430 | int i; |
1431 | ||
1432 | spin_lock_irq(&dev_priv->uncore.lock); | |
1433 | for_each_fw_domain(fw_domain, dev_priv, i) { | |
1434 | seq_printf(m, "%s.wake_count = %u\n", | |
05a2fb15 | 1435 | intel_uncore_forcewake_domain_to_str(i), |
b2cff0db CW |
1436 | fw_domain->wake_count); |
1437 | } | |
1438 | spin_unlock_irq(&dev_priv->uncore.lock); | |
669ab5aa | 1439 | |
b2cff0db CW |
1440 | return 0; |
1441 | } | |
1442 | ||
1443 | static int vlv_drpc_info(struct seq_file *m) | |
1444 | { | |
9f25d007 | 1445 | struct drm_info_node *node = m->private; |
669ab5aa D |
1446 | struct drm_device *dev = node->minor->dev; |
1447 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6b312cd3 | 1448 | u32 rpmodectl1, rcctl1, pw_status; |
669ab5aa | 1449 | |
d46c0517 ID |
1450 | intel_runtime_pm_get(dev_priv); |
1451 | ||
6b312cd3 | 1452 | pw_status = I915_READ(VLV_GTLC_PW_STATUS); |
669ab5aa D |
1453 | rpmodectl1 = I915_READ(GEN6_RP_CONTROL); |
1454 | rcctl1 = I915_READ(GEN6_RC_CONTROL); | |
1455 | ||
d46c0517 ID |
1456 | intel_runtime_pm_put(dev_priv); |
1457 | ||
669ab5aa D |
1458 | seq_printf(m, "Video Turbo Mode: %s\n", |
1459 | yesno(rpmodectl1 & GEN6_RP_MEDIA_TURBO)); | |
1460 | seq_printf(m, "Turbo enabled: %s\n", | |
1461 | yesno(rpmodectl1 & GEN6_RP_ENABLE)); | |
1462 | seq_printf(m, "HW control enabled: %s\n", | |
1463 | yesno(rpmodectl1 & GEN6_RP_ENABLE)); | |
1464 | seq_printf(m, "SW control enabled: %s\n", | |
1465 | yesno((rpmodectl1 & GEN6_RP_MEDIA_MODE_MASK) == | |
1466 | GEN6_RP_MEDIA_SW_MODE)); | |
1467 | seq_printf(m, "RC6 Enabled: %s\n", | |
1468 | yesno(rcctl1 & (GEN7_RC_CTL_TO_MODE | | |
1469 | GEN6_RC_CTL_EI_MODE(1)))); | |
1470 | seq_printf(m, "Render Power Well: %s\n", | |
6b312cd3 | 1471 | (pw_status & VLV_GTLC_PW_RENDER_STATUS_MASK) ? "Up" : "Down"); |
669ab5aa | 1472 | seq_printf(m, "Media Power Well: %s\n", |
6b312cd3 | 1473 | (pw_status & VLV_GTLC_PW_MEDIA_STATUS_MASK) ? "Up" : "Down"); |
669ab5aa | 1474 | |
9cc19be5 ID |
1475 | seq_printf(m, "Render RC6 residency since boot: %u\n", |
1476 | I915_READ(VLV_GT_RENDER_RC6)); | |
1477 | seq_printf(m, "Media RC6 residency since boot: %u\n", | |
1478 | I915_READ(VLV_GT_MEDIA_RC6)); | |
1479 | ||
f65367b5 | 1480 | return i915_forcewake_domains(m, NULL); |
669ab5aa D |
1481 | } |
1482 | ||
4d85529d BW |
1483 | static int gen6_drpc_info(struct seq_file *m) |
1484 | { | |
9f25d007 | 1485 | struct drm_info_node *node = m->private; |
4d85529d BW |
1486 | struct drm_device *dev = node->minor->dev; |
1487 | struct drm_i915_private *dev_priv = dev->dev_private; | |
ecd8faea | 1488 | u32 rpmodectl1, gt_core_status, rcctl1, rc6vids = 0; |
93b525dc | 1489 | unsigned forcewake_count; |
aee56cff | 1490 | int count = 0, ret; |
4d85529d BW |
1491 | |
1492 | ret = mutex_lock_interruptible(&dev->struct_mutex); | |
1493 | if (ret) | |
1494 | return ret; | |
c8c8fb33 | 1495 | intel_runtime_pm_get(dev_priv); |
4d85529d | 1496 | |
907b28c5 | 1497 | spin_lock_irq(&dev_priv->uncore.lock); |
b2cff0db | 1498 | forcewake_count = dev_priv->uncore.fw_domain[FW_DOMAIN_ID_RENDER].wake_count; |
907b28c5 | 1499 | spin_unlock_irq(&dev_priv->uncore.lock); |
93b525dc DV |
1500 | |
1501 | if (forcewake_count) { | |
267f0c90 DL |
1502 | seq_puts(m, "RC information inaccurate because somebody " |
1503 | "holds a forcewake reference \n"); | |
4d85529d BW |
1504 | } else { |
1505 | /* NB: we cannot use forcewake, else we read the wrong values */ | |
1506 | while (count++ < 50 && (I915_READ_NOTRACE(FORCEWAKE_ACK) & 1)) | |
1507 | udelay(10); | |
1508 | seq_printf(m, "RC information accurate: %s\n", yesno(count < 51)); | |
1509 | } | |
1510 | ||
1511 | gt_core_status = readl(dev_priv->regs + GEN6_GT_CORE_STATUS); | |
ed71f1b4 | 1512 | trace_i915_reg_rw(false, GEN6_GT_CORE_STATUS, gt_core_status, 4, true); |
4d85529d BW |
1513 | |
1514 | rpmodectl1 = I915_READ(GEN6_RP_CONTROL); | |
1515 | rcctl1 = I915_READ(GEN6_RC_CONTROL); | |
1516 | mutex_unlock(&dev->struct_mutex); | |
44cbd338 BW |
1517 | mutex_lock(&dev_priv->rps.hw_lock); |
1518 | sandybridge_pcode_read(dev_priv, GEN6_PCODE_READ_RC6VIDS, &rc6vids); | |
1519 | mutex_unlock(&dev_priv->rps.hw_lock); | |
4d85529d | 1520 | |
c8c8fb33 PZ |
1521 | intel_runtime_pm_put(dev_priv); |
1522 | ||
4d85529d BW |
1523 | seq_printf(m, "Video Turbo Mode: %s\n", |
1524 | yesno(rpmodectl1 & GEN6_RP_MEDIA_TURBO)); | |
1525 | seq_printf(m, "HW control enabled: %s\n", | |
1526 | yesno(rpmodectl1 & GEN6_RP_ENABLE)); | |
1527 | seq_printf(m, "SW control enabled: %s\n", | |
1528 | yesno((rpmodectl1 & GEN6_RP_MEDIA_MODE_MASK) == | |
1529 | GEN6_RP_MEDIA_SW_MODE)); | |
fff24e21 | 1530 | seq_printf(m, "RC1e Enabled: %s\n", |
4d85529d BW |
1531 | yesno(rcctl1 & GEN6_RC_CTL_RC1e_ENABLE)); |
1532 | seq_printf(m, "RC6 Enabled: %s\n", | |
1533 | yesno(rcctl1 & GEN6_RC_CTL_RC6_ENABLE)); | |
1534 | seq_printf(m, "Deep RC6 Enabled: %s\n", | |
1535 | yesno(rcctl1 & GEN6_RC_CTL_RC6p_ENABLE)); | |
1536 | seq_printf(m, "Deepest RC6 Enabled: %s\n", | |
1537 | yesno(rcctl1 & GEN6_RC_CTL_RC6pp_ENABLE)); | |
267f0c90 | 1538 | seq_puts(m, "Current RC state: "); |
4d85529d BW |
1539 | switch (gt_core_status & GEN6_RCn_MASK) { |
1540 | case GEN6_RC0: | |
1541 | if (gt_core_status & GEN6_CORE_CPD_STATE_MASK) | |
267f0c90 | 1542 | seq_puts(m, "Core Power Down\n"); |
4d85529d | 1543 | else |
267f0c90 | 1544 | seq_puts(m, "on\n"); |
4d85529d BW |
1545 | break; |
1546 | case GEN6_RC3: | |
267f0c90 | 1547 | seq_puts(m, "RC3\n"); |
4d85529d BW |
1548 | break; |
1549 | case GEN6_RC6: | |
267f0c90 | 1550 | seq_puts(m, "RC6\n"); |
4d85529d BW |
1551 | break; |
1552 | case GEN6_RC7: | |
267f0c90 | 1553 | seq_puts(m, "RC7\n"); |
4d85529d BW |
1554 | break; |
1555 | default: | |
267f0c90 | 1556 | seq_puts(m, "Unknown\n"); |
4d85529d BW |
1557 | break; |
1558 | } | |
1559 | ||
1560 | seq_printf(m, "Core Power Down: %s\n", | |
1561 | yesno(gt_core_status & GEN6_CORE_CPD_STATE_MASK)); | |
cce66a28 BW |
1562 | |
1563 | /* Not exactly sure what this is */ | |
1564 | seq_printf(m, "RC6 \"Locked to RPn\" residency since boot: %u\n", | |
1565 | I915_READ(GEN6_GT_GFX_RC6_LOCKED)); | |
1566 | seq_printf(m, "RC6 residency since boot: %u\n", | |
1567 | I915_READ(GEN6_GT_GFX_RC6)); | |
1568 | seq_printf(m, "RC6+ residency since boot: %u\n", | |
1569 | I915_READ(GEN6_GT_GFX_RC6p)); | |
1570 | seq_printf(m, "RC6++ residency since boot: %u\n", | |
1571 | I915_READ(GEN6_GT_GFX_RC6pp)); | |
1572 | ||
ecd8faea BW |
1573 | seq_printf(m, "RC6 voltage: %dmV\n", |
1574 | GEN6_DECODE_RC6_VID(((rc6vids >> 0) & 0xff))); | |
1575 | seq_printf(m, "RC6+ voltage: %dmV\n", | |
1576 | GEN6_DECODE_RC6_VID(((rc6vids >> 8) & 0xff))); | |
1577 | seq_printf(m, "RC6++ voltage: %dmV\n", | |
1578 | GEN6_DECODE_RC6_VID(((rc6vids >> 16) & 0xff))); | |
4d85529d BW |
1579 | return 0; |
1580 | } | |
1581 | ||
1582 | static int i915_drpc_info(struct seq_file *m, void *unused) | |
1583 | { | |
9f25d007 | 1584 | struct drm_info_node *node = m->private; |
4d85529d BW |
1585 | struct drm_device *dev = node->minor->dev; |
1586 | ||
669ab5aa D |
1587 | if (IS_VALLEYVIEW(dev)) |
1588 | return vlv_drpc_info(m); | |
ac66cf4b | 1589 | else if (INTEL_INFO(dev)->gen >= 6) |
4d85529d BW |
1590 | return gen6_drpc_info(m); |
1591 | else | |
1592 | return ironlake_drpc_info(m); | |
1593 | } | |
1594 | ||
9a851789 DV |
1595 | static int i915_frontbuffer_tracking(struct seq_file *m, void *unused) |
1596 | { | |
1597 | struct drm_info_node *node = m->private; | |
1598 | struct drm_device *dev = node->minor->dev; | |
1599 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1600 | ||
1601 | seq_printf(m, "FB tracking busy bits: 0x%08x\n", | |
1602 | dev_priv->fb_tracking.busy_bits); | |
1603 | ||
1604 | seq_printf(m, "FB tracking flip bits: 0x%08x\n", | |
1605 | dev_priv->fb_tracking.flip_bits); | |
1606 | ||
1607 | return 0; | |
1608 | } | |
1609 | ||
b5e50c3f JB |
1610 | static int i915_fbc_status(struct seq_file *m, void *unused) |
1611 | { | |
9f25d007 | 1612 | struct drm_info_node *node = m->private; |
b5e50c3f | 1613 | struct drm_device *dev = node->minor->dev; |
e277a1f8 | 1614 | struct drm_i915_private *dev_priv = dev->dev_private; |
b5e50c3f | 1615 | |
3a77c4c4 | 1616 | if (!HAS_FBC(dev)) { |
267f0c90 | 1617 | seq_puts(m, "FBC unsupported on this chipset\n"); |
b5e50c3f JB |
1618 | return 0; |
1619 | } | |
1620 | ||
36623ef8 PZ |
1621 | intel_runtime_pm_get(dev_priv); |
1622 | ||
2e8144a5 | 1623 | if (intel_fbc_enabled(dev)) |
267f0c90 | 1624 | seq_puts(m, "FBC enabled\n"); |
2e8144a5 PZ |
1625 | else |
1626 | seq_printf(m, "FBC disabled: %s\n", | |
1627 | intel_no_fbc_reason_str(dev_priv->fbc.no_fbc_reason)); | |
36623ef8 | 1628 | |
31b9df10 PZ |
1629 | if (INTEL_INFO(dev_priv)->gen >= 7) |
1630 | seq_printf(m, "Compressing: %s\n", | |
1631 | yesno(I915_READ(FBC_STATUS2) & | |
1632 | FBC_COMPRESSION_MASK)); | |
1633 | ||
36623ef8 PZ |
1634 | intel_runtime_pm_put(dev_priv); |
1635 | ||
b5e50c3f JB |
1636 | return 0; |
1637 | } | |
1638 | ||
da46f936 RV |
1639 | static int i915_fbc_fc_get(void *data, u64 *val) |
1640 | { | |
1641 | struct drm_device *dev = data; | |
1642 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1643 | ||
1644 | if (INTEL_INFO(dev)->gen < 7 || !HAS_FBC(dev)) | |
1645 | return -ENODEV; | |
1646 | ||
1647 | drm_modeset_lock_all(dev); | |
1648 | *val = dev_priv->fbc.false_color; | |
1649 | drm_modeset_unlock_all(dev); | |
1650 | ||
1651 | return 0; | |
1652 | } | |
1653 | ||
1654 | static int i915_fbc_fc_set(void *data, u64 val) | |
1655 | { | |
1656 | struct drm_device *dev = data; | |
1657 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1658 | u32 reg; | |
1659 | ||
1660 | if (INTEL_INFO(dev)->gen < 7 || !HAS_FBC(dev)) | |
1661 | return -ENODEV; | |
1662 | ||
1663 | drm_modeset_lock_all(dev); | |
1664 | ||
1665 | reg = I915_READ(ILK_DPFC_CONTROL); | |
1666 | dev_priv->fbc.false_color = val; | |
1667 | ||
1668 | I915_WRITE(ILK_DPFC_CONTROL, val ? | |
1669 | (reg | FBC_CTL_FALSE_COLOR) : | |
1670 | (reg & ~FBC_CTL_FALSE_COLOR)); | |
1671 | ||
1672 | drm_modeset_unlock_all(dev); | |
1673 | return 0; | |
1674 | } | |
1675 | ||
1676 | DEFINE_SIMPLE_ATTRIBUTE(i915_fbc_fc_fops, | |
1677 | i915_fbc_fc_get, i915_fbc_fc_set, | |
1678 | "%llu\n"); | |
1679 | ||
92d44621 PZ |
1680 | static int i915_ips_status(struct seq_file *m, void *unused) |
1681 | { | |
9f25d007 | 1682 | struct drm_info_node *node = m->private; |
92d44621 PZ |
1683 | struct drm_device *dev = node->minor->dev; |
1684 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1685 | ||
f5adf94e | 1686 | if (!HAS_IPS(dev)) { |
92d44621 PZ |
1687 | seq_puts(m, "not supported\n"); |
1688 | return 0; | |
1689 | } | |
1690 | ||
36623ef8 PZ |
1691 | intel_runtime_pm_get(dev_priv); |
1692 | ||
0eaa53f0 RV |
1693 | seq_printf(m, "Enabled by kernel parameter: %s\n", |
1694 | yesno(i915.enable_ips)); | |
1695 | ||
1696 | if (INTEL_INFO(dev)->gen >= 8) { | |
1697 | seq_puts(m, "Currently: unknown\n"); | |
1698 | } else { | |
1699 | if (I915_READ(IPS_CTL) & IPS_ENABLE) | |
1700 | seq_puts(m, "Currently: enabled\n"); | |
1701 | else | |
1702 | seq_puts(m, "Currently: disabled\n"); | |
1703 | } | |
92d44621 | 1704 | |
36623ef8 PZ |
1705 | intel_runtime_pm_put(dev_priv); |
1706 | ||
92d44621 PZ |
1707 | return 0; |
1708 | } | |
1709 | ||
4a9bef37 JB |
1710 | static int i915_sr_status(struct seq_file *m, void *unused) |
1711 | { | |
9f25d007 | 1712 | struct drm_info_node *node = m->private; |
4a9bef37 | 1713 | struct drm_device *dev = node->minor->dev; |
e277a1f8 | 1714 | struct drm_i915_private *dev_priv = dev->dev_private; |
4a9bef37 JB |
1715 | bool sr_enabled = false; |
1716 | ||
36623ef8 PZ |
1717 | intel_runtime_pm_get(dev_priv); |
1718 | ||
1398261a | 1719 | if (HAS_PCH_SPLIT(dev)) |
5ba2aaaa | 1720 | sr_enabled = I915_READ(WM1_LP_ILK) & WM1_LP_SR_EN; |
a6c45cf0 | 1721 | else if (IS_CRESTLINE(dev) || IS_I945G(dev) || IS_I945GM(dev)) |
4a9bef37 JB |
1722 | sr_enabled = I915_READ(FW_BLC_SELF) & FW_BLC_SELF_EN; |
1723 | else if (IS_I915GM(dev)) | |
1724 | sr_enabled = I915_READ(INSTPM) & INSTPM_SELF_EN; | |
1725 | else if (IS_PINEVIEW(dev)) | |
1726 | sr_enabled = I915_READ(DSPFW3) & PINEVIEW_SELF_REFRESH_EN; | |
1727 | ||
36623ef8 PZ |
1728 | intel_runtime_pm_put(dev_priv); |
1729 | ||
5ba2aaaa CW |
1730 | seq_printf(m, "self-refresh: %s\n", |
1731 | sr_enabled ? "enabled" : "disabled"); | |
4a9bef37 JB |
1732 | |
1733 | return 0; | |
1734 | } | |
1735 | ||
7648fa99 JB |
1736 | static int i915_emon_status(struct seq_file *m, void *unused) |
1737 | { | |
9f25d007 | 1738 | struct drm_info_node *node = m->private; |
7648fa99 | 1739 | struct drm_device *dev = node->minor->dev; |
e277a1f8 | 1740 | struct drm_i915_private *dev_priv = dev->dev_private; |
7648fa99 | 1741 | unsigned long temp, chipset, gfx; |
de227ef0 CW |
1742 | int ret; |
1743 | ||
582be6b4 CW |
1744 | if (!IS_GEN5(dev)) |
1745 | return -ENODEV; | |
1746 | ||
de227ef0 CW |
1747 | ret = mutex_lock_interruptible(&dev->struct_mutex); |
1748 | if (ret) | |
1749 | return ret; | |
7648fa99 JB |
1750 | |
1751 | temp = i915_mch_val(dev_priv); | |
1752 | chipset = i915_chipset_val(dev_priv); | |
1753 | gfx = i915_gfx_val(dev_priv); | |
de227ef0 | 1754 | mutex_unlock(&dev->struct_mutex); |
7648fa99 JB |
1755 | |
1756 | seq_printf(m, "GMCH temp: %ld\n", temp); | |
1757 | seq_printf(m, "Chipset power: %ld\n", chipset); | |
1758 | seq_printf(m, "GFX power: %ld\n", gfx); | |
1759 | seq_printf(m, "Total power: %ld\n", chipset + gfx); | |
1760 | ||
1761 | return 0; | |
1762 | } | |
1763 | ||
23b2f8bb JB |
1764 | static int i915_ring_freq_table(struct seq_file *m, void *unused) |
1765 | { | |
9f25d007 | 1766 | struct drm_info_node *node = m->private; |
23b2f8bb | 1767 | struct drm_device *dev = node->minor->dev; |
e277a1f8 | 1768 | struct drm_i915_private *dev_priv = dev->dev_private; |
5bfa0199 | 1769 | int ret = 0; |
23b2f8bb JB |
1770 | int gpu_freq, ia_freq; |
1771 | ||
1c70c0ce | 1772 | if (!(IS_GEN6(dev) || IS_GEN7(dev))) { |
267f0c90 | 1773 | seq_puts(m, "unsupported on this chipset\n"); |
23b2f8bb JB |
1774 | return 0; |
1775 | } | |
1776 | ||
5bfa0199 PZ |
1777 | intel_runtime_pm_get(dev_priv); |
1778 | ||
5c9669ce TR |
1779 | flush_delayed_work(&dev_priv->rps.delayed_resume_work); |
1780 | ||
4fc688ce | 1781 | ret = mutex_lock_interruptible(&dev_priv->rps.hw_lock); |
23b2f8bb | 1782 | if (ret) |
5bfa0199 | 1783 | goto out; |
23b2f8bb | 1784 | |
267f0c90 | 1785 | seq_puts(m, "GPU freq (MHz)\tEffective CPU freq (MHz)\tEffective Ring freq (MHz)\n"); |
23b2f8bb | 1786 | |
b39fb297 BW |
1787 | for (gpu_freq = dev_priv->rps.min_freq_softlimit; |
1788 | gpu_freq <= dev_priv->rps.max_freq_softlimit; | |
23b2f8bb | 1789 | gpu_freq++) { |
42c0526c BW |
1790 | ia_freq = gpu_freq; |
1791 | sandybridge_pcode_read(dev_priv, | |
1792 | GEN6_PCODE_READ_MIN_FREQ_TABLE, | |
1793 | &ia_freq); | |
3ebecd07 | 1794 | seq_printf(m, "%d\t\t%d\t\t\t\t%d\n", |
7c59a9c1 | 1795 | intel_gpu_freq(dev_priv, gpu_freq), |
3ebecd07 CW |
1796 | ((ia_freq >> 0) & 0xff) * 100, |
1797 | ((ia_freq >> 8) & 0xff) * 100); | |
23b2f8bb JB |
1798 | } |
1799 | ||
4fc688ce | 1800 | mutex_unlock(&dev_priv->rps.hw_lock); |
23b2f8bb | 1801 | |
5bfa0199 PZ |
1802 | out: |
1803 | intel_runtime_pm_put(dev_priv); | |
1804 | return ret; | |
23b2f8bb JB |
1805 | } |
1806 | ||
44834a67 CW |
1807 | static int i915_opregion(struct seq_file *m, void *unused) |
1808 | { | |
9f25d007 | 1809 | struct drm_info_node *node = m->private; |
44834a67 | 1810 | struct drm_device *dev = node->minor->dev; |
e277a1f8 | 1811 | struct drm_i915_private *dev_priv = dev->dev_private; |
44834a67 | 1812 | struct intel_opregion *opregion = &dev_priv->opregion; |
0d38f009 | 1813 | void *data = kmalloc(OPREGION_SIZE, GFP_KERNEL); |
44834a67 CW |
1814 | int ret; |
1815 | ||
0d38f009 DV |
1816 | if (data == NULL) |
1817 | return -ENOMEM; | |
1818 | ||
44834a67 CW |
1819 | ret = mutex_lock_interruptible(&dev->struct_mutex); |
1820 | if (ret) | |
0d38f009 | 1821 | goto out; |
44834a67 | 1822 | |
0d38f009 DV |
1823 | if (opregion->header) { |
1824 | memcpy_fromio(data, opregion->header, OPREGION_SIZE); | |
1825 | seq_write(m, data, OPREGION_SIZE); | |
1826 | } | |
44834a67 CW |
1827 | |
1828 | mutex_unlock(&dev->struct_mutex); | |
1829 | ||
0d38f009 DV |
1830 | out: |
1831 | kfree(data); | |
44834a67 CW |
1832 | return 0; |
1833 | } | |
1834 | ||
37811fcc CW |
1835 | static int i915_gem_framebuffer_info(struct seq_file *m, void *data) |
1836 | { | |
9f25d007 | 1837 | struct drm_info_node *node = m->private; |
37811fcc | 1838 | struct drm_device *dev = node->minor->dev; |
4520f53a | 1839 | struct intel_fbdev *ifbdev = NULL; |
37811fcc | 1840 | struct intel_framebuffer *fb; |
37811fcc | 1841 | |
4520f53a DV |
1842 | #ifdef CONFIG_DRM_I915_FBDEV |
1843 | struct drm_i915_private *dev_priv = dev->dev_private; | |
37811fcc CW |
1844 | |
1845 | ifbdev = dev_priv->fbdev; | |
1846 | fb = to_intel_framebuffer(ifbdev->helper.fb); | |
1847 | ||
c1ca506d | 1848 | seq_printf(m, "fbcon size: %d x %d, depth %d, %d bpp, modifier 0x%llx, refcount %d, obj ", |
37811fcc CW |
1849 | fb->base.width, |
1850 | fb->base.height, | |
1851 | fb->base.depth, | |
623f9783 | 1852 | fb->base.bits_per_pixel, |
c1ca506d | 1853 | fb->base.modifier[0], |
623f9783 | 1854 | atomic_read(&fb->base.refcount.refcount)); |
05394f39 | 1855 | describe_obj(m, fb->obj); |
267f0c90 | 1856 | seq_putc(m, '\n'); |
4520f53a | 1857 | #endif |
37811fcc | 1858 | |
4b096ac1 | 1859 | mutex_lock(&dev->mode_config.fb_lock); |
37811fcc | 1860 | list_for_each_entry(fb, &dev->mode_config.fb_list, base.head) { |
131a56dc | 1861 | if (ifbdev && &fb->base == ifbdev->helper.fb) |
37811fcc CW |
1862 | continue; |
1863 | ||
c1ca506d | 1864 | seq_printf(m, "user size: %d x %d, depth %d, %d bpp, modifier 0x%llx, refcount %d, obj ", |
37811fcc CW |
1865 | fb->base.width, |
1866 | fb->base.height, | |
1867 | fb->base.depth, | |
623f9783 | 1868 | fb->base.bits_per_pixel, |
c1ca506d | 1869 | fb->base.modifier[0], |
623f9783 | 1870 | atomic_read(&fb->base.refcount.refcount)); |
05394f39 | 1871 | describe_obj(m, fb->obj); |
267f0c90 | 1872 | seq_putc(m, '\n'); |
37811fcc | 1873 | } |
4b096ac1 | 1874 | mutex_unlock(&dev->mode_config.fb_lock); |
37811fcc CW |
1875 | |
1876 | return 0; | |
1877 | } | |
1878 | ||
c9fe99bd OM |
1879 | static void describe_ctx_ringbuf(struct seq_file *m, |
1880 | struct intel_ringbuffer *ringbuf) | |
1881 | { | |
1882 | seq_printf(m, " (ringbuffer, space: %d, head: %u, tail: %u, last head: %d)", | |
1883 | ringbuf->space, ringbuf->head, ringbuf->tail, | |
1884 | ringbuf->last_retired_head); | |
1885 | } | |
1886 | ||
e76d3630 BW |
1887 | static int i915_context_status(struct seq_file *m, void *unused) |
1888 | { | |
9f25d007 | 1889 | struct drm_info_node *node = m->private; |
e76d3630 | 1890 | struct drm_device *dev = node->minor->dev; |
e277a1f8 | 1891 | struct drm_i915_private *dev_priv = dev->dev_private; |
a4872ba6 | 1892 | struct intel_engine_cs *ring; |
273497e5 | 1893 | struct intel_context *ctx; |
a168c293 | 1894 | int ret, i; |
e76d3630 | 1895 | |
f3d28878 | 1896 | ret = mutex_lock_interruptible(&dev->struct_mutex); |
e76d3630 BW |
1897 | if (ret) |
1898 | return ret; | |
1899 | ||
a33afea5 | 1900 | list_for_each_entry(ctx, &dev_priv->context_list, link) { |
c9fe99bd OM |
1901 | if (!i915.enable_execlists && |
1902 | ctx->legacy_hw_ctx.rcs_state == NULL) | |
b77f6997 CW |
1903 | continue; |
1904 | ||
a33afea5 | 1905 | seq_puts(m, "HW context "); |
3ccfd19d | 1906 | describe_ctx(m, ctx); |
c9fe99bd | 1907 | for_each_ring(ring, dev_priv, i) { |
a33afea5 | 1908 | if (ring->default_context == ctx) |
c9fe99bd OM |
1909 | seq_printf(m, "(default context %s) ", |
1910 | ring->name); | |
1911 | } | |
1912 | ||
1913 | if (i915.enable_execlists) { | |
1914 | seq_putc(m, '\n'); | |
1915 | for_each_ring(ring, dev_priv, i) { | |
1916 | struct drm_i915_gem_object *ctx_obj = | |
1917 | ctx->engine[i].state; | |
1918 | struct intel_ringbuffer *ringbuf = | |
1919 | ctx->engine[i].ringbuf; | |
1920 | ||
1921 | seq_printf(m, "%s: ", ring->name); | |
1922 | if (ctx_obj) | |
1923 | describe_obj(m, ctx_obj); | |
1924 | if (ringbuf) | |
1925 | describe_ctx_ringbuf(m, ringbuf); | |
1926 | seq_putc(m, '\n'); | |
1927 | } | |
1928 | } else { | |
1929 | describe_obj(m, ctx->legacy_hw_ctx.rcs_state); | |
1930 | } | |
a33afea5 | 1931 | |
a33afea5 | 1932 | seq_putc(m, '\n'); |
a168c293 BW |
1933 | } |
1934 | ||
f3d28878 | 1935 | mutex_unlock(&dev->struct_mutex); |
e76d3630 BW |
1936 | |
1937 | return 0; | |
1938 | } | |
1939 | ||
064ca1d2 TD |
1940 | static void i915_dump_lrc_obj(struct seq_file *m, |
1941 | struct intel_engine_cs *ring, | |
1942 | struct drm_i915_gem_object *ctx_obj) | |
1943 | { | |
1944 | struct page *page; | |
1945 | uint32_t *reg_state; | |
1946 | int j; | |
1947 | unsigned long ggtt_offset = 0; | |
1948 | ||
1949 | if (ctx_obj == NULL) { | |
1950 | seq_printf(m, "Context on %s with no gem object\n", | |
1951 | ring->name); | |
1952 | return; | |
1953 | } | |
1954 | ||
1955 | seq_printf(m, "CONTEXT: %s %u\n", ring->name, | |
1956 | intel_execlists_ctx_id(ctx_obj)); | |
1957 | ||
1958 | if (!i915_gem_obj_ggtt_bound(ctx_obj)) | |
1959 | seq_puts(m, "\tNot bound in GGTT\n"); | |
1960 | else | |
1961 | ggtt_offset = i915_gem_obj_ggtt_offset(ctx_obj); | |
1962 | ||
1963 | if (i915_gem_object_get_pages(ctx_obj)) { | |
1964 | seq_puts(m, "\tFailed to get pages for context object\n"); | |
1965 | return; | |
1966 | } | |
1967 | ||
1968 | page = i915_gem_object_get_page(ctx_obj, 1); | |
1969 | if (!WARN_ON(page == NULL)) { | |
1970 | reg_state = kmap_atomic(page); | |
1971 | ||
1972 | for (j = 0; j < 0x600 / sizeof(u32) / 4; j += 4) { | |
1973 | seq_printf(m, "\t[0x%08lx] 0x%08x 0x%08x 0x%08x 0x%08x\n", | |
1974 | ggtt_offset + 4096 + (j * 4), | |
1975 | reg_state[j], reg_state[j + 1], | |
1976 | reg_state[j + 2], reg_state[j + 3]); | |
1977 | } | |
1978 | kunmap_atomic(reg_state); | |
1979 | } | |
1980 | ||
1981 | seq_putc(m, '\n'); | |
1982 | } | |
1983 | ||
c0ab1ae9 BW |
1984 | static int i915_dump_lrc(struct seq_file *m, void *unused) |
1985 | { | |
1986 | struct drm_info_node *node = (struct drm_info_node *) m->private; | |
1987 | struct drm_device *dev = node->minor->dev; | |
1988 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1989 | struct intel_engine_cs *ring; | |
1990 | struct intel_context *ctx; | |
1991 | int ret, i; | |
1992 | ||
1993 | if (!i915.enable_execlists) { | |
1994 | seq_printf(m, "Logical Ring Contexts are disabled\n"); | |
1995 | return 0; | |
1996 | } | |
1997 | ||
1998 | ret = mutex_lock_interruptible(&dev->struct_mutex); | |
1999 | if (ret) | |
2000 | return ret; | |
2001 | ||
2002 | list_for_each_entry(ctx, &dev_priv->context_list, link) { | |
2003 | for_each_ring(ring, dev_priv, i) { | |
064ca1d2 TD |
2004 | if (ring->default_context != ctx) |
2005 | i915_dump_lrc_obj(m, ring, | |
2006 | ctx->engine[i].state); | |
c0ab1ae9 BW |
2007 | } |
2008 | } | |
2009 | ||
2010 | mutex_unlock(&dev->struct_mutex); | |
2011 | ||
2012 | return 0; | |
2013 | } | |
2014 | ||
4ba70e44 OM |
2015 | static int i915_execlists(struct seq_file *m, void *data) |
2016 | { | |
2017 | struct drm_info_node *node = (struct drm_info_node *)m->private; | |
2018 | struct drm_device *dev = node->minor->dev; | |
2019 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2020 | struct intel_engine_cs *ring; | |
2021 | u32 status_pointer; | |
2022 | u8 read_pointer; | |
2023 | u8 write_pointer; | |
2024 | u32 status; | |
2025 | u32 ctx_id; | |
2026 | struct list_head *cursor; | |
2027 | int ring_id, i; | |
2028 | int ret; | |
2029 | ||
2030 | if (!i915.enable_execlists) { | |
2031 | seq_puts(m, "Logical Ring Contexts are disabled\n"); | |
2032 | return 0; | |
2033 | } | |
2034 | ||
2035 | ret = mutex_lock_interruptible(&dev->struct_mutex); | |
2036 | if (ret) | |
2037 | return ret; | |
2038 | ||
fc0412ec MT |
2039 | intel_runtime_pm_get(dev_priv); |
2040 | ||
4ba70e44 | 2041 | for_each_ring(ring, dev_priv, ring_id) { |
6d3d8274 | 2042 | struct drm_i915_gem_request *head_req = NULL; |
4ba70e44 OM |
2043 | int count = 0; |
2044 | unsigned long flags; | |
2045 | ||
2046 | seq_printf(m, "%s\n", ring->name); | |
2047 | ||
2048 | status = I915_READ(RING_EXECLIST_STATUS(ring)); | |
2049 | ctx_id = I915_READ(RING_EXECLIST_STATUS(ring) + 4); | |
2050 | seq_printf(m, "\tExeclist status: 0x%08X, context: %u\n", | |
2051 | status, ctx_id); | |
2052 | ||
2053 | status_pointer = I915_READ(RING_CONTEXT_STATUS_PTR(ring)); | |
2054 | seq_printf(m, "\tStatus pointer: 0x%08X\n", status_pointer); | |
2055 | ||
2056 | read_pointer = ring->next_context_status_buffer; | |
2057 | write_pointer = status_pointer & 0x07; | |
2058 | if (read_pointer > write_pointer) | |
2059 | write_pointer += 6; | |
2060 | seq_printf(m, "\tRead pointer: 0x%08X, write pointer 0x%08X\n", | |
2061 | read_pointer, write_pointer); | |
2062 | ||
2063 | for (i = 0; i < 6; i++) { | |
2064 | status = I915_READ(RING_CONTEXT_STATUS_BUF(ring) + 8*i); | |
2065 | ctx_id = I915_READ(RING_CONTEXT_STATUS_BUF(ring) + 8*i + 4); | |
2066 | ||
2067 | seq_printf(m, "\tStatus buffer %d: 0x%08X, context: %u\n", | |
2068 | i, status, ctx_id); | |
2069 | } | |
2070 | ||
2071 | spin_lock_irqsave(&ring->execlist_lock, flags); | |
2072 | list_for_each(cursor, &ring->execlist_queue) | |
2073 | count++; | |
2074 | head_req = list_first_entry_or_null(&ring->execlist_queue, | |
6d3d8274 | 2075 | struct drm_i915_gem_request, execlist_link); |
4ba70e44 OM |
2076 | spin_unlock_irqrestore(&ring->execlist_lock, flags); |
2077 | ||
2078 | seq_printf(m, "\t%d requests in queue\n", count); | |
2079 | if (head_req) { | |
2080 | struct drm_i915_gem_object *ctx_obj; | |
2081 | ||
6d3d8274 | 2082 | ctx_obj = head_req->ctx->engine[ring_id].state; |
4ba70e44 OM |
2083 | seq_printf(m, "\tHead request id: %u\n", |
2084 | intel_execlists_ctx_id(ctx_obj)); | |
2085 | seq_printf(m, "\tHead request tail: %u\n", | |
6d3d8274 | 2086 | head_req->tail); |
4ba70e44 OM |
2087 | } |
2088 | ||
2089 | seq_putc(m, '\n'); | |
2090 | } | |
2091 | ||
fc0412ec | 2092 | intel_runtime_pm_put(dev_priv); |
4ba70e44 OM |
2093 | mutex_unlock(&dev->struct_mutex); |
2094 | ||
2095 | return 0; | |
2096 | } | |
2097 | ||
ea16a3cd DV |
2098 | static const char *swizzle_string(unsigned swizzle) |
2099 | { | |
aee56cff | 2100 | switch (swizzle) { |
ea16a3cd DV |
2101 | case I915_BIT_6_SWIZZLE_NONE: |
2102 | return "none"; | |
2103 | case I915_BIT_6_SWIZZLE_9: | |
2104 | return "bit9"; | |
2105 | case I915_BIT_6_SWIZZLE_9_10: | |
2106 | return "bit9/bit10"; | |
2107 | case I915_BIT_6_SWIZZLE_9_11: | |
2108 | return "bit9/bit11"; | |
2109 | case I915_BIT_6_SWIZZLE_9_10_11: | |
2110 | return "bit9/bit10/bit11"; | |
2111 | case I915_BIT_6_SWIZZLE_9_17: | |
2112 | return "bit9/bit17"; | |
2113 | case I915_BIT_6_SWIZZLE_9_10_17: | |
2114 | return "bit9/bit10/bit17"; | |
2115 | case I915_BIT_6_SWIZZLE_UNKNOWN: | |
8a168ca7 | 2116 | return "unknown"; |
ea16a3cd DV |
2117 | } |
2118 | ||
2119 | return "bug"; | |
2120 | } | |
2121 | ||
2122 | static int i915_swizzle_info(struct seq_file *m, void *data) | |
2123 | { | |
9f25d007 | 2124 | struct drm_info_node *node = m->private; |
ea16a3cd DV |
2125 | struct drm_device *dev = node->minor->dev; |
2126 | struct drm_i915_private *dev_priv = dev->dev_private; | |
22bcfc6a DV |
2127 | int ret; |
2128 | ||
2129 | ret = mutex_lock_interruptible(&dev->struct_mutex); | |
2130 | if (ret) | |
2131 | return ret; | |
c8c8fb33 | 2132 | intel_runtime_pm_get(dev_priv); |
ea16a3cd | 2133 | |
ea16a3cd DV |
2134 | seq_printf(m, "bit6 swizzle for X-tiling = %s\n", |
2135 | swizzle_string(dev_priv->mm.bit_6_swizzle_x)); | |
2136 | seq_printf(m, "bit6 swizzle for Y-tiling = %s\n", | |
2137 | swizzle_string(dev_priv->mm.bit_6_swizzle_y)); | |
2138 | ||
2139 | if (IS_GEN3(dev) || IS_GEN4(dev)) { | |
2140 | seq_printf(m, "DDC = 0x%08x\n", | |
2141 | I915_READ(DCC)); | |
656bfa3a DV |
2142 | seq_printf(m, "DDC2 = 0x%08x\n", |
2143 | I915_READ(DCC2)); | |
ea16a3cd DV |
2144 | seq_printf(m, "C0DRB3 = 0x%04x\n", |
2145 | I915_READ16(C0DRB3)); | |
2146 | seq_printf(m, "C1DRB3 = 0x%04x\n", | |
2147 | I915_READ16(C1DRB3)); | |
9d3203e1 | 2148 | } else if (INTEL_INFO(dev)->gen >= 6) { |
3fa7d235 DV |
2149 | seq_printf(m, "MAD_DIMM_C0 = 0x%08x\n", |
2150 | I915_READ(MAD_DIMM_C0)); | |
2151 | seq_printf(m, "MAD_DIMM_C1 = 0x%08x\n", | |
2152 | I915_READ(MAD_DIMM_C1)); | |
2153 | seq_printf(m, "MAD_DIMM_C2 = 0x%08x\n", | |
2154 | I915_READ(MAD_DIMM_C2)); | |
2155 | seq_printf(m, "TILECTL = 0x%08x\n", | |
2156 | I915_READ(TILECTL)); | |
5907f5fb | 2157 | if (INTEL_INFO(dev)->gen >= 8) |
9d3203e1 BW |
2158 | seq_printf(m, "GAMTARBMODE = 0x%08x\n", |
2159 | I915_READ(GAMTARBMODE)); | |
2160 | else | |
2161 | seq_printf(m, "ARB_MODE = 0x%08x\n", | |
2162 | I915_READ(ARB_MODE)); | |
3fa7d235 DV |
2163 | seq_printf(m, "DISP_ARB_CTL = 0x%08x\n", |
2164 | I915_READ(DISP_ARB_CTL)); | |
ea16a3cd | 2165 | } |
656bfa3a DV |
2166 | |
2167 | if (dev_priv->quirks & QUIRK_PIN_SWIZZLED_PAGES) | |
2168 | seq_puts(m, "L-shaped memory detected\n"); | |
2169 | ||
c8c8fb33 | 2170 | intel_runtime_pm_put(dev_priv); |
ea16a3cd DV |
2171 | mutex_unlock(&dev->struct_mutex); |
2172 | ||
2173 | return 0; | |
2174 | } | |
2175 | ||
1c60fef5 BW |
2176 | static int per_file_ctx(int id, void *ptr, void *data) |
2177 | { | |
273497e5 | 2178 | struct intel_context *ctx = ptr; |
1c60fef5 | 2179 | struct seq_file *m = data; |
ae6c4806 DV |
2180 | struct i915_hw_ppgtt *ppgtt = ctx->ppgtt; |
2181 | ||
2182 | if (!ppgtt) { | |
2183 | seq_printf(m, " no ppgtt for context %d\n", | |
2184 | ctx->user_handle); | |
2185 | return 0; | |
2186 | } | |
1c60fef5 | 2187 | |
f83d6518 OM |
2188 | if (i915_gem_context_is_default(ctx)) |
2189 | seq_puts(m, " default context:\n"); | |
2190 | else | |
821d66dd | 2191 | seq_printf(m, " context %d:\n", ctx->user_handle); |
1c60fef5 BW |
2192 | ppgtt->debug_dump(ppgtt, m); |
2193 | ||
2194 | return 0; | |
2195 | } | |
2196 | ||
77df6772 | 2197 | static void gen8_ppgtt_info(struct seq_file *m, struct drm_device *dev) |
3cf17fc5 | 2198 | { |
3cf17fc5 | 2199 | struct drm_i915_private *dev_priv = dev->dev_private; |
a4872ba6 | 2200 | struct intel_engine_cs *ring; |
77df6772 BW |
2201 | struct i915_hw_ppgtt *ppgtt = dev_priv->mm.aliasing_ppgtt; |
2202 | int unused, i; | |
3cf17fc5 | 2203 | |
77df6772 BW |
2204 | if (!ppgtt) |
2205 | return; | |
2206 | ||
77df6772 BW |
2207 | for_each_ring(ring, dev_priv, unused) { |
2208 | seq_printf(m, "%s\n", ring->name); | |
2209 | for (i = 0; i < 4; i++) { | |
2210 | u32 offset = 0x270 + i * 8; | |
2211 | u64 pdp = I915_READ(ring->mmio_base + offset + 4); | |
2212 | pdp <<= 32; | |
2213 | pdp |= I915_READ(ring->mmio_base + offset); | |
a2a5b15c | 2214 | seq_printf(m, "\tPDP%d 0x%016llx\n", i, pdp); |
77df6772 BW |
2215 | } |
2216 | } | |
2217 | } | |
2218 | ||
2219 | static void gen6_ppgtt_info(struct seq_file *m, struct drm_device *dev) | |
2220 | { | |
2221 | struct drm_i915_private *dev_priv = dev->dev_private; | |
a4872ba6 | 2222 | struct intel_engine_cs *ring; |
1c60fef5 | 2223 | struct drm_file *file; |
77df6772 | 2224 | int i; |
3cf17fc5 | 2225 | |
3cf17fc5 DV |
2226 | if (INTEL_INFO(dev)->gen == 6) |
2227 | seq_printf(m, "GFX_MODE: 0x%08x\n", I915_READ(GFX_MODE)); | |
2228 | ||
a2c7f6fd | 2229 | for_each_ring(ring, dev_priv, i) { |
3cf17fc5 DV |
2230 | seq_printf(m, "%s\n", ring->name); |
2231 | if (INTEL_INFO(dev)->gen == 7) | |
2232 | seq_printf(m, "GFX_MODE: 0x%08x\n", I915_READ(RING_MODE_GEN7(ring))); | |
2233 | seq_printf(m, "PP_DIR_BASE: 0x%08x\n", I915_READ(RING_PP_DIR_BASE(ring))); | |
2234 | seq_printf(m, "PP_DIR_BASE_READ: 0x%08x\n", I915_READ(RING_PP_DIR_BASE_READ(ring))); | |
2235 | seq_printf(m, "PP_DIR_DCLV: 0x%08x\n", I915_READ(RING_PP_DIR_DCLV(ring))); | |
2236 | } | |
2237 | if (dev_priv->mm.aliasing_ppgtt) { | |
2238 | struct i915_hw_ppgtt *ppgtt = dev_priv->mm.aliasing_ppgtt; | |
2239 | ||
267f0c90 | 2240 | seq_puts(m, "aliasing PPGTT:\n"); |
44159ddb | 2241 | seq_printf(m, "pd gtt offset: 0x%08x\n", ppgtt->pd.base.ggtt_offset); |
1c60fef5 | 2242 | |
87d60b63 | 2243 | ppgtt->debug_dump(ppgtt, m); |
ae6c4806 | 2244 | } |
1c60fef5 BW |
2245 | |
2246 | list_for_each_entry_reverse(file, &dev->filelist, lhead) { | |
2247 | struct drm_i915_file_private *file_priv = file->driver_priv; | |
1c60fef5 | 2248 | |
1c60fef5 BW |
2249 | seq_printf(m, "proc: %s\n", |
2250 | get_pid_task(file->pid, PIDTYPE_PID)->comm); | |
1c60fef5 | 2251 | idr_for_each(&file_priv->context_idr, per_file_ctx, m); |
3cf17fc5 DV |
2252 | } |
2253 | seq_printf(m, "ECOCHK: 0x%08x\n", I915_READ(GAM_ECOCHK)); | |
77df6772 BW |
2254 | } |
2255 | ||
2256 | static int i915_ppgtt_info(struct seq_file *m, void *data) | |
2257 | { | |
9f25d007 | 2258 | struct drm_info_node *node = m->private; |
77df6772 | 2259 | struct drm_device *dev = node->minor->dev; |
c8c8fb33 | 2260 | struct drm_i915_private *dev_priv = dev->dev_private; |
77df6772 BW |
2261 | |
2262 | int ret = mutex_lock_interruptible(&dev->struct_mutex); | |
2263 | if (ret) | |
2264 | return ret; | |
c8c8fb33 | 2265 | intel_runtime_pm_get(dev_priv); |
77df6772 BW |
2266 | |
2267 | if (INTEL_INFO(dev)->gen >= 8) | |
2268 | gen8_ppgtt_info(m, dev); | |
2269 | else if (INTEL_INFO(dev)->gen >= 6) | |
2270 | gen6_ppgtt_info(m, dev); | |
2271 | ||
c8c8fb33 | 2272 | intel_runtime_pm_put(dev_priv); |
3cf17fc5 DV |
2273 | mutex_unlock(&dev->struct_mutex); |
2274 | ||
2275 | return 0; | |
2276 | } | |
2277 | ||
f5a4c67d CW |
2278 | static int count_irq_waiters(struct drm_i915_private *i915) |
2279 | { | |
2280 | struct intel_engine_cs *ring; | |
2281 | int count = 0; | |
2282 | int i; | |
2283 | ||
2284 | for_each_ring(ring, i915, i) | |
2285 | count += ring->irq_refcount; | |
2286 | ||
2287 | return count; | |
2288 | } | |
2289 | ||
1854d5ca CW |
2290 | static int i915_rps_boost_info(struct seq_file *m, void *data) |
2291 | { | |
2292 | struct drm_info_node *node = m->private; | |
2293 | struct drm_device *dev = node->minor->dev; | |
2294 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2295 | struct drm_file *file; | |
1854d5ca | 2296 | |
f5a4c67d CW |
2297 | seq_printf(m, "RPS enabled? %d\n", dev_priv->rps.enabled); |
2298 | seq_printf(m, "GPU busy? %d\n", dev_priv->mm.busy); | |
2299 | seq_printf(m, "CPU waiting? %d\n", count_irq_waiters(dev_priv)); | |
2300 | seq_printf(m, "Frequency requested %d; min hard:%d, soft:%d; max soft:%d, hard:%d\n", | |
2301 | intel_gpu_freq(dev_priv, dev_priv->rps.cur_freq), | |
2302 | intel_gpu_freq(dev_priv, dev_priv->rps.min_freq), | |
2303 | intel_gpu_freq(dev_priv, dev_priv->rps.min_freq_softlimit), | |
2304 | intel_gpu_freq(dev_priv, dev_priv->rps.max_freq_softlimit), | |
2305 | intel_gpu_freq(dev_priv, dev_priv->rps.max_freq)); | |
8d3afd7d | 2306 | spin_lock(&dev_priv->rps.client_lock); |
1854d5ca CW |
2307 | list_for_each_entry_reverse(file, &dev->filelist, lhead) { |
2308 | struct drm_i915_file_private *file_priv = file->driver_priv; | |
2309 | struct task_struct *task; | |
2310 | ||
2311 | rcu_read_lock(); | |
2312 | task = pid_task(file->pid, PIDTYPE_PID); | |
2313 | seq_printf(m, "%s [%d]: %d boosts%s\n", | |
2314 | task ? task->comm : "<unknown>", | |
2315 | task ? task->pid : -1, | |
2e1b8730 CW |
2316 | file_priv->rps.boosts, |
2317 | list_empty(&file_priv->rps.link) ? "" : ", active"); | |
1854d5ca CW |
2318 | rcu_read_unlock(); |
2319 | } | |
2e1b8730 CW |
2320 | seq_printf(m, "Semaphore boosts: %d%s\n", |
2321 | dev_priv->rps.semaphores.boosts, | |
2322 | list_empty(&dev_priv->rps.semaphores.link) ? "" : ", active"); | |
2323 | seq_printf(m, "MMIO flip boosts: %d%s\n", | |
2324 | dev_priv->rps.mmioflips.boosts, | |
2325 | list_empty(&dev_priv->rps.mmioflips.link) ? "" : ", active"); | |
1854d5ca | 2326 | seq_printf(m, "Kernel boosts: %d\n", dev_priv->rps.boosts); |
8d3afd7d | 2327 | spin_unlock(&dev_priv->rps.client_lock); |
1854d5ca | 2328 | |
8d3afd7d | 2329 | return 0; |
1854d5ca CW |
2330 | } |
2331 | ||
63573eb7 BW |
2332 | static int i915_llc(struct seq_file *m, void *data) |
2333 | { | |
9f25d007 | 2334 | struct drm_info_node *node = m->private; |
63573eb7 BW |
2335 | struct drm_device *dev = node->minor->dev; |
2336 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2337 | ||
2338 | /* Size calculation for LLC is a bit of a pain. Ignore for now. */ | |
2339 | seq_printf(m, "LLC: %s\n", yesno(HAS_LLC(dev))); | |
2340 | seq_printf(m, "eLLC: %zuMB\n", dev_priv->ellc_size); | |
2341 | ||
2342 | return 0; | |
2343 | } | |
2344 | ||
e91fd8c6 RV |
2345 | static int i915_edp_psr_status(struct seq_file *m, void *data) |
2346 | { | |
2347 | struct drm_info_node *node = m->private; | |
2348 | struct drm_device *dev = node->minor->dev; | |
2349 | struct drm_i915_private *dev_priv = dev->dev_private; | |
a031d709 | 2350 | u32 psrperf = 0; |
a6cbdb8e RV |
2351 | u32 stat[3]; |
2352 | enum pipe pipe; | |
a031d709 | 2353 | bool enabled = false; |
e91fd8c6 | 2354 | |
3553a8ea DL |
2355 | if (!HAS_PSR(dev)) { |
2356 | seq_puts(m, "PSR not supported\n"); | |
2357 | return 0; | |
2358 | } | |
2359 | ||
c8c8fb33 PZ |
2360 | intel_runtime_pm_get(dev_priv); |
2361 | ||
fa128fa6 | 2362 | mutex_lock(&dev_priv->psr.lock); |
a031d709 RV |
2363 | seq_printf(m, "Sink_Support: %s\n", yesno(dev_priv->psr.sink_support)); |
2364 | seq_printf(m, "Source_OK: %s\n", yesno(dev_priv->psr.source_ok)); | |
2807cf69 | 2365 | seq_printf(m, "Enabled: %s\n", yesno((bool)dev_priv->psr.enabled)); |
5755c78f | 2366 | seq_printf(m, "Active: %s\n", yesno(dev_priv->psr.active)); |
fa128fa6 DV |
2367 | seq_printf(m, "Busy frontbuffer bits: 0x%03x\n", |
2368 | dev_priv->psr.busy_frontbuffer_bits); | |
2369 | seq_printf(m, "Re-enable work scheduled: %s\n", | |
2370 | yesno(work_busy(&dev_priv->psr.work.work))); | |
e91fd8c6 | 2371 | |
3553a8ea DL |
2372 | if (HAS_DDI(dev)) |
2373 | enabled = I915_READ(EDP_PSR_CTL(dev)) & EDP_PSR_ENABLE; | |
2374 | else { | |
2375 | for_each_pipe(dev_priv, pipe) { | |
2376 | stat[pipe] = I915_READ(VLV_PSRSTAT(pipe)) & | |
2377 | VLV_EDP_PSR_CURR_STATE_MASK; | |
2378 | if ((stat[pipe] == VLV_EDP_PSR_ACTIVE_NORFB_UP) || | |
2379 | (stat[pipe] == VLV_EDP_PSR_ACTIVE_SF_UPDATE)) | |
2380 | enabled = true; | |
a6cbdb8e RV |
2381 | } |
2382 | } | |
2383 | seq_printf(m, "HW Enabled & Active bit: %s", yesno(enabled)); | |
2384 | ||
2385 | if (!HAS_DDI(dev)) | |
2386 | for_each_pipe(dev_priv, pipe) { | |
2387 | if ((stat[pipe] == VLV_EDP_PSR_ACTIVE_NORFB_UP) || | |
2388 | (stat[pipe] == VLV_EDP_PSR_ACTIVE_SF_UPDATE)) | |
2389 | seq_printf(m, " pipe %c", pipe_name(pipe)); | |
2390 | } | |
2391 | seq_puts(m, "\n"); | |
e91fd8c6 | 2392 | |
a6cbdb8e | 2393 | /* CHV PSR has no kind of performance counter */ |
3553a8ea | 2394 | if (HAS_DDI(dev)) { |
a031d709 RV |
2395 | psrperf = I915_READ(EDP_PSR_PERF_CNT(dev)) & |
2396 | EDP_PSR_PERF_CNT_MASK; | |
a6cbdb8e RV |
2397 | |
2398 | seq_printf(m, "Performance_Counter: %u\n", psrperf); | |
2399 | } | |
fa128fa6 | 2400 | mutex_unlock(&dev_priv->psr.lock); |
e91fd8c6 | 2401 | |
c8c8fb33 | 2402 | intel_runtime_pm_put(dev_priv); |
e91fd8c6 RV |
2403 | return 0; |
2404 | } | |
2405 | ||
d2e216d0 RV |
2406 | static int i915_sink_crc(struct seq_file *m, void *data) |
2407 | { | |
2408 | struct drm_info_node *node = m->private; | |
2409 | struct drm_device *dev = node->minor->dev; | |
2410 | struct intel_encoder *encoder; | |
2411 | struct intel_connector *connector; | |
2412 | struct intel_dp *intel_dp = NULL; | |
2413 | int ret; | |
2414 | u8 crc[6]; | |
2415 | ||
2416 | drm_modeset_lock_all(dev); | |
aca5e361 | 2417 | for_each_intel_connector(dev, connector) { |
d2e216d0 RV |
2418 | |
2419 | if (connector->base.dpms != DRM_MODE_DPMS_ON) | |
2420 | continue; | |
2421 | ||
b6ae3c7c PZ |
2422 | if (!connector->base.encoder) |
2423 | continue; | |
2424 | ||
d2e216d0 RV |
2425 | encoder = to_intel_encoder(connector->base.encoder); |
2426 | if (encoder->type != INTEL_OUTPUT_EDP) | |
2427 | continue; | |
2428 | ||
2429 | intel_dp = enc_to_intel_dp(&encoder->base); | |
2430 | ||
2431 | ret = intel_dp_sink_crc(intel_dp, crc); | |
2432 | if (ret) | |
2433 | goto out; | |
2434 | ||
2435 | seq_printf(m, "%02x%02x%02x%02x%02x%02x\n", | |
2436 | crc[0], crc[1], crc[2], | |
2437 | crc[3], crc[4], crc[5]); | |
2438 | goto out; | |
2439 | } | |
2440 | ret = -ENODEV; | |
2441 | out: | |
2442 | drm_modeset_unlock_all(dev); | |
2443 | return ret; | |
2444 | } | |
2445 | ||
ec013e7f JB |
2446 | static int i915_energy_uJ(struct seq_file *m, void *data) |
2447 | { | |
2448 | struct drm_info_node *node = m->private; | |
2449 | struct drm_device *dev = node->minor->dev; | |
2450 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2451 | u64 power; | |
2452 | u32 units; | |
2453 | ||
2454 | if (INTEL_INFO(dev)->gen < 6) | |
2455 | return -ENODEV; | |
2456 | ||
36623ef8 PZ |
2457 | intel_runtime_pm_get(dev_priv); |
2458 | ||
ec013e7f JB |
2459 | rdmsrl(MSR_RAPL_POWER_UNIT, power); |
2460 | power = (power & 0x1f00) >> 8; | |
2461 | units = 1000000 / (1 << power); /* convert to uJ */ | |
2462 | power = I915_READ(MCH_SECP_NRG_STTS); | |
2463 | power *= units; | |
2464 | ||
36623ef8 PZ |
2465 | intel_runtime_pm_put(dev_priv); |
2466 | ||
ec013e7f | 2467 | seq_printf(m, "%llu", (long long unsigned)power); |
371db66a PZ |
2468 | |
2469 | return 0; | |
2470 | } | |
2471 | ||
6455c870 | 2472 | static int i915_runtime_pm_status(struct seq_file *m, void *unused) |
371db66a | 2473 | { |
9f25d007 | 2474 | struct drm_info_node *node = m->private; |
371db66a PZ |
2475 | struct drm_device *dev = node->minor->dev; |
2476 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2477 | ||
6455c870 | 2478 | if (!HAS_RUNTIME_PM(dev)) { |
371db66a PZ |
2479 | seq_puts(m, "not supported\n"); |
2480 | return 0; | |
2481 | } | |
2482 | ||
86c4ec0d | 2483 | seq_printf(m, "GPU idle: %s\n", yesno(!dev_priv->mm.busy)); |
371db66a | 2484 | seq_printf(m, "IRQs disabled: %s\n", |
9df7575f | 2485 | yesno(!intel_irqs_enabled(dev_priv))); |
0d804184 | 2486 | #ifdef CONFIG_PM |
a6aaec8b DL |
2487 | seq_printf(m, "Usage count: %d\n", |
2488 | atomic_read(&dev->dev->power.usage_count)); | |
0d804184 CW |
2489 | #else |
2490 | seq_printf(m, "Device Power Management (CONFIG_PM) disabled\n"); | |
2491 | #endif | |
371db66a | 2492 | |
ec013e7f JB |
2493 | return 0; |
2494 | } | |
2495 | ||
1da51581 ID |
2496 | static const char *power_domain_str(enum intel_display_power_domain domain) |
2497 | { | |
2498 | switch (domain) { | |
2499 | case POWER_DOMAIN_PIPE_A: | |
2500 | return "PIPE_A"; | |
2501 | case POWER_DOMAIN_PIPE_B: | |
2502 | return "PIPE_B"; | |
2503 | case POWER_DOMAIN_PIPE_C: | |
2504 | return "PIPE_C"; | |
2505 | case POWER_DOMAIN_PIPE_A_PANEL_FITTER: | |
2506 | return "PIPE_A_PANEL_FITTER"; | |
2507 | case POWER_DOMAIN_PIPE_B_PANEL_FITTER: | |
2508 | return "PIPE_B_PANEL_FITTER"; | |
2509 | case POWER_DOMAIN_PIPE_C_PANEL_FITTER: | |
2510 | return "PIPE_C_PANEL_FITTER"; | |
2511 | case POWER_DOMAIN_TRANSCODER_A: | |
2512 | return "TRANSCODER_A"; | |
2513 | case POWER_DOMAIN_TRANSCODER_B: | |
2514 | return "TRANSCODER_B"; | |
2515 | case POWER_DOMAIN_TRANSCODER_C: | |
2516 | return "TRANSCODER_C"; | |
2517 | case POWER_DOMAIN_TRANSCODER_EDP: | |
2518 | return "TRANSCODER_EDP"; | |
319be8ae ID |
2519 | case POWER_DOMAIN_PORT_DDI_A_2_LANES: |
2520 | return "PORT_DDI_A_2_LANES"; | |
2521 | case POWER_DOMAIN_PORT_DDI_A_4_LANES: | |
2522 | return "PORT_DDI_A_4_LANES"; | |
2523 | case POWER_DOMAIN_PORT_DDI_B_2_LANES: | |
2524 | return "PORT_DDI_B_2_LANES"; | |
2525 | case POWER_DOMAIN_PORT_DDI_B_4_LANES: | |
2526 | return "PORT_DDI_B_4_LANES"; | |
2527 | case POWER_DOMAIN_PORT_DDI_C_2_LANES: | |
2528 | return "PORT_DDI_C_2_LANES"; | |
2529 | case POWER_DOMAIN_PORT_DDI_C_4_LANES: | |
2530 | return "PORT_DDI_C_4_LANES"; | |
2531 | case POWER_DOMAIN_PORT_DDI_D_2_LANES: | |
2532 | return "PORT_DDI_D_2_LANES"; | |
2533 | case POWER_DOMAIN_PORT_DDI_D_4_LANES: | |
2534 | return "PORT_DDI_D_4_LANES"; | |
2535 | case POWER_DOMAIN_PORT_DSI: | |
2536 | return "PORT_DSI"; | |
2537 | case POWER_DOMAIN_PORT_CRT: | |
2538 | return "PORT_CRT"; | |
2539 | case POWER_DOMAIN_PORT_OTHER: | |
2540 | return "PORT_OTHER"; | |
1da51581 ID |
2541 | case POWER_DOMAIN_VGA: |
2542 | return "VGA"; | |
2543 | case POWER_DOMAIN_AUDIO: | |
2544 | return "AUDIO"; | |
bd2bb1b9 PZ |
2545 | case POWER_DOMAIN_PLLS: |
2546 | return "PLLS"; | |
1407121a S |
2547 | case POWER_DOMAIN_AUX_A: |
2548 | return "AUX_A"; | |
2549 | case POWER_DOMAIN_AUX_B: | |
2550 | return "AUX_B"; | |
2551 | case POWER_DOMAIN_AUX_C: | |
2552 | return "AUX_C"; | |
2553 | case POWER_DOMAIN_AUX_D: | |
2554 | return "AUX_D"; | |
1da51581 ID |
2555 | case POWER_DOMAIN_INIT: |
2556 | return "INIT"; | |
2557 | default: | |
5f77eeb0 | 2558 | MISSING_CASE(domain); |
1da51581 ID |
2559 | return "?"; |
2560 | } | |
2561 | } | |
2562 | ||
2563 | static int i915_power_domain_info(struct seq_file *m, void *unused) | |
2564 | { | |
9f25d007 | 2565 | struct drm_info_node *node = m->private; |
1da51581 ID |
2566 | struct drm_device *dev = node->minor->dev; |
2567 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2568 | struct i915_power_domains *power_domains = &dev_priv->power_domains; | |
2569 | int i; | |
2570 | ||
2571 | mutex_lock(&power_domains->lock); | |
2572 | ||
2573 | seq_printf(m, "%-25s %s\n", "Power well/domain", "Use count"); | |
2574 | for (i = 0; i < power_domains->power_well_count; i++) { | |
2575 | struct i915_power_well *power_well; | |
2576 | enum intel_display_power_domain power_domain; | |
2577 | ||
2578 | power_well = &power_domains->power_wells[i]; | |
2579 | seq_printf(m, "%-25s %d\n", power_well->name, | |
2580 | power_well->count); | |
2581 | ||
2582 | for (power_domain = 0; power_domain < POWER_DOMAIN_NUM; | |
2583 | power_domain++) { | |
2584 | if (!(BIT(power_domain) & power_well->domains)) | |
2585 | continue; | |
2586 | ||
2587 | seq_printf(m, " %-23s %d\n", | |
2588 | power_domain_str(power_domain), | |
2589 | power_domains->domain_use_count[power_domain]); | |
2590 | } | |
2591 | } | |
2592 | ||
2593 | mutex_unlock(&power_domains->lock); | |
2594 | ||
2595 | return 0; | |
2596 | } | |
2597 | ||
53f5e3ca JB |
2598 | static void intel_seq_print_mode(struct seq_file *m, int tabs, |
2599 | struct drm_display_mode *mode) | |
2600 | { | |
2601 | int i; | |
2602 | ||
2603 | for (i = 0; i < tabs; i++) | |
2604 | seq_putc(m, '\t'); | |
2605 | ||
2606 | seq_printf(m, "id %d:\"%s\" freq %d clock %d hdisp %d hss %d hse %d htot %d vdisp %d vss %d vse %d vtot %d type 0x%x flags 0x%x\n", | |
2607 | mode->base.id, mode->name, | |
2608 | mode->vrefresh, mode->clock, | |
2609 | mode->hdisplay, mode->hsync_start, | |
2610 | mode->hsync_end, mode->htotal, | |
2611 | mode->vdisplay, mode->vsync_start, | |
2612 | mode->vsync_end, mode->vtotal, | |
2613 | mode->type, mode->flags); | |
2614 | } | |
2615 | ||
2616 | static void intel_encoder_info(struct seq_file *m, | |
2617 | struct intel_crtc *intel_crtc, | |
2618 | struct intel_encoder *intel_encoder) | |
2619 | { | |
9f25d007 | 2620 | struct drm_info_node *node = m->private; |
53f5e3ca JB |
2621 | struct drm_device *dev = node->minor->dev; |
2622 | struct drm_crtc *crtc = &intel_crtc->base; | |
2623 | struct intel_connector *intel_connector; | |
2624 | struct drm_encoder *encoder; | |
2625 | ||
2626 | encoder = &intel_encoder->base; | |
2627 | seq_printf(m, "\tencoder %d: type: %s, connectors:\n", | |
8e329a03 | 2628 | encoder->base.id, encoder->name); |
53f5e3ca JB |
2629 | for_each_connector_on_encoder(dev, encoder, intel_connector) { |
2630 | struct drm_connector *connector = &intel_connector->base; | |
2631 | seq_printf(m, "\t\tconnector %d: type: %s, status: %s", | |
2632 | connector->base.id, | |
c23cc417 | 2633 | connector->name, |
53f5e3ca JB |
2634 | drm_get_connector_status_name(connector->status)); |
2635 | if (connector->status == connector_status_connected) { | |
2636 | struct drm_display_mode *mode = &crtc->mode; | |
2637 | seq_printf(m, ", mode:\n"); | |
2638 | intel_seq_print_mode(m, 2, mode); | |
2639 | } else { | |
2640 | seq_putc(m, '\n'); | |
2641 | } | |
2642 | } | |
2643 | } | |
2644 | ||
2645 | static void intel_crtc_info(struct seq_file *m, struct intel_crtc *intel_crtc) | |
2646 | { | |
9f25d007 | 2647 | struct drm_info_node *node = m->private; |
53f5e3ca JB |
2648 | struct drm_device *dev = node->minor->dev; |
2649 | struct drm_crtc *crtc = &intel_crtc->base; | |
2650 | struct intel_encoder *intel_encoder; | |
2651 | ||
5aa8a937 MR |
2652 | if (crtc->primary->fb) |
2653 | seq_printf(m, "\tfb: %d, pos: %dx%d, size: %dx%d\n", | |
2654 | crtc->primary->fb->base.id, crtc->x, crtc->y, | |
2655 | crtc->primary->fb->width, crtc->primary->fb->height); | |
2656 | else | |
2657 | seq_puts(m, "\tprimary plane disabled\n"); | |
53f5e3ca JB |
2658 | for_each_encoder_on_crtc(dev, crtc, intel_encoder) |
2659 | intel_encoder_info(m, intel_crtc, intel_encoder); | |
2660 | } | |
2661 | ||
2662 | static void intel_panel_info(struct seq_file *m, struct intel_panel *panel) | |
2663 | { | |
2664 | struct drm_display_mode *mode = panel->fixed_mode; | |
2665 | ||
2666 | seq_printf(m, "\tfixed mode:\n"); | |
2667 | intel_seq_print_mode(m, 2, mode); | |
2668 | } | |
2669 | ||
2670 | static void intel_dp_info(struct seq_file *m, | |
2671 | struct intel_connector *intel_connector) | |
2672 | { | |
2673 | struct intel_encoder *intel_encoder = intel_connector->encoder; | |
2674 | struct intel_dp *intel_dp = enc_to_intel_dp(&intel_encoder->base); | |
2675 | ||
2676 | seq_printf(m, "\tDPCD rev: %x\n", intel_dp->dpcd[DP_DPCD_REV]); | |
2677 | seq_printf(m, "\taudio support: %s\n", intel_dp->has_audio ? "yes" : | |
2678 | "no"); | |
2679 | if (intel_encoder->type == INTEL_OUTPUT_EDP) | |
2680 | intel_panel_info(m, &intel_connector->panel); | |
2681 | } | |
2682 | ||
2683 | static void intel_hdmi_info(struct seq_file *m, | |
2684 | struct intel_connector *intel_connector) | |
2685 | { | |
2686 | struct intel_encoder *intel_encoder = intel_connector->encoder; | |
2687 | struct intel_hdmi *intel_hdmi = enc_to_intel_hdmi(&intel_encoder->base); | |
2688 | ||
2689 | seq_printf(m, "\taudio support: %s\n", intel_hdmi->has_audio ? "yes" : | |
2690 | "no"); | |
2691 | } | |
2692 | ||
2693 | static void intel_lvds_info(struct seq_file *m, | |
2694 | struct intel_connector *intel_connector) | |
2695 | { | |
2696 | intel_panel_info(m, &intel_connector->panel); | |
2697 | } | |
2698 | ||
2699 | static void intel_connector_info(struct seq_file *m, | |
2700 | struct drm_connector *connector) | |
2701 | { | |
2702 | struct intel_connector *intel_connector = to_intel_connector(connector); | |
2703 | struct intel_encoder *intel_encoder = intel_connector->encoder; | |
f103fc7d | 2704 | struct drm_display_mode *mode; |
53f5e3ca JB |
2705 | |
2706 | seq_printf(m, "connector %d: type %s, status: %s\n", | |
c23cc417 | 2707 | connector->base.id, connector->name, |
53f5e3ca JB |
2708 | drm_get_connector_status_name(connector->status)); |
2709 | if (connector->status == connector_status_connected) { | |
2710 | seq_printf(m, "\tname: %s\n", connector->display_info.name); | |
2711 | seq_printf(m, "\tphysical dimensions: %dx%dmm\n", | |
2712 | connector->display_info.width_mm, | |
2713 | connector->display_info.height_mm); | |
2714 | seq_printf(m, "\tsubpixel order: %s\n", | |
2715 | drm_get_subpixel_order_name(connector->display_info.subpixel_order)); | |
2716 | seq_printf(m, "\tCEA rev: %d\n", | |
2717 | connector->display_info.cea_rev); | |
2718 | } | |
36cd7444 DA |
2719 | if (intel_encoder) { |
2720 | if (intel_encoder->type == INTEL_OUTPUT_DISPLAYPORT || | |
2721 | intel_encoder->type == INTEL_OUTPUT_EDP) | |
2722 | intel_dp_info(m, intel_connector); | |
2723 | else if (intel_encoder->type == INTEL_OUTPUT_HDMI) | |
2724 | intel_hdmi_info(m, intel_connector); | |
2725 | else if (intel_encoder->type == INTEL_OUTPUT_LVDS) | |
2726 | intel_lvds_info(m, intel_connector); | |
2727 | } | |
53f5e3ca | 2728 | |
f103fc7d JB |
2729 | seq_printf(m, "\tmodes:\n"); |
2730 | list_for_each_entry(mode, &connector->modes, head) | |
2731 | intel_seq_print_mode(m, 2, mode); | |
53f5e3ca JB |
2732 | } |
2733 | ||
065f2ec2 CW |
2734 | static bool cursor_active(struct drm_device *dev, int pipe) |
2735 | { | |
2736 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2737 | u32 state; | |
2738 | ||
2739 | if (IS_845G(dev) || IS_I865G(dev)) | |
2740 | state = I915_READ(_CURACNTR) & CURSOR_ENABLE; | |
065f2ec2 | 2741 | else |
5efb3e28 | 2742 | state = I915_READ(CURCNTR(pipe)) & CURSOR_MODE; |
065f2ec2 CW |
2743 | |
2744 | return state; | |
2745 | } | |
2746 | ||
2747 | static bool cursor_position(struct drm_device *dev, int pipe, int *x, int *y) | |
2748 | { | |
2749 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2750 | u32 pos; | |
2751 | ||
5efb3e28 | 2752 | pos = I915_READ(CURPOS(pipe)); |
065f2ec2 CW |
2753 | |
2754 | *x = (pos >> CURSOR_X_SHIFT) & CURSOR_POS_MASK; | |
2755 | if (pos & (CURSOR_POS_SIGN << CURSOR_X_SHIFT)) | |
2756 | *x = -*x; | |
2757 | ||
2758 | *y = (pos >> CURSOR_Y_SHIFT) & CURSOR_POS_MASK; | |
2759 | if (pos & (CURSOR_POS_SIGN << CURSOR_Y_SHIFT)) | |
2760 | *y = -*y; | |
2761 | ||
2762 | return cursor_active(dev, pipe); | |
2763 | } | |
2764 | ||
53f5e3ca JB |
2765 | static int i915_display_info(struct seq_file *m, void *unused) |
2766 | { | |
9f25d007 | 2767 | struct drm_info_node *node = m->private; |
53f5e3ca | 2768 | struct drm_device *dev = node->minor->dev; |
b0e5ddf3 | 2769 | struct drm_i915_private *dev_priv = dev->dev_private; |
065f2ec2 | 2770 | struct intel_crtc *crtc; |
53f5e3ca JB |
2771 | struct drm_connector *connector; |
2772 | ||
b0e5ddf3 | 2773 | intel_runtime_pm_get(dev_priv); |
53f5e3ca JB |
2774 | drm_modeset_lock_all(dev); |
2775 | seq_printf(m, "CRTC info\n"); | |
2776 | seq_printf(m, "---------\n"); | |
d3fcc808 | 2777 | for_each_intel_crtc(dev, crtc) { |
065f2ec2 | 2778 | bool active; |
f77076c9 | 2779 | struct intel_crtc_state *pipe_config; |
065f2ec2 | 2780 | int x, y; |
53f5e3ca | 2781 | |
f77076c9 ML |
2782 | pipe_config = to_intel_crtc_state(crtc->base.state); |
2783 | ||
57127efa | 2784 | seq_printf(m, "CRTC %d: pipe: %c, active=%s (size=%dx%d)\n", |
065f2ec2 | 2785 | crtc->base.base.id, pipe_name(crtc->pipe), |
f77076c9 ML |
2786 | yesno(pipe_config->base.active), |
2787 | pipe_config->pipe_src_w, pipe_config->pipe_src_h); | |
2788 | if (pipe_config->base.active) { | |
065f2ec2 CW |
2789 | intel_crtc_info(m, crtc); |
2790 | ||
a23dc658 | 2791 | active = cursor_position(dev, crtc->pipe, &x, &y); |
57127efa | 2792 | seq_printf(m, "\tcursor visible? %s, position (%d, %d), size %dx%d, addr 0x%08x, active? %s\n", |
4b0e333e | 2793 | yesno(crtc->cursor_base), |
3dd512fb MR |
2794 | x, y, crtc->base.cursor->state->crtc_w, |
2795 | crtc->base.cursor->state->crtc_h, | |
57127efa | 2796 | crtc->cursor_addr, yesno(active)); |
a23dc658 | 2797 | } |
cace841c DV |
2798 | |
2799 | seq_printf(m, "\tunderrun reporting: cpu=%s pch=%s \n", | |
2800 | yesno(!crtc->cpu_fifo_underrun_disabled), | |
2801 | yesno(!crtc->pch_fifo_underrun_disabled)); | |
53f5e3ca JB |
2802 | } |
2803 | ||
2804 | seq_printf(m, "\n"); | |
2805 | seq_printf(m, "Connector info\n"); | |
2806 | seq_printf(m, "--------------\n"); | |
2807 | list_for_each_entry(connector, &dev->mode_config.connector_list, head) { | |
2808 | intel_connector_info(m, connector); | |
2809 | } | |
2810 | drm_modeset_unlock_all(dev); | |
b0e5ddf3 | 2811 | intel_runtime_pm_put(dev_priv); |
53f5e3ca JB |
2812 | |
2813 | return 0; | |
2814 | } | |
2815 | ||
e04934cf BW |
2816 | static int i915_semaphore_status(struct seq_file *m, void *unused) |
2817 | { | |
2818 | struct drm_info_node *node = (struct drm_info_node *) m->private; | |
2819 | struct drm_device *dev = node->minor->dev; | |
2820 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2821 | struct intel_engine_cs *ring; | |
2822 | int num_rings = hweight32(INTEL_INFO(dev)->ring_mask); | |
2823 | int i, j, ret; | |
2824 | ||
2825 | if (!i915_semaphore_is_enabled(dev)) { | |
2826 | seq_puts(m, "Semaphores are disabled\n"); | |
2827 | return 0; | |
2828 | } | |
2829 | ||
2830 | ret = mutex_lock_interruptible(&dev->struct_mutex); | |
2831 | if (ret) | |
2832 | return ret; | |
03872064 | 2833 | intel_runtime_pm_get(dev_priv); |
e04934cf BW |
2834 | |
2835 | if (IS_BROADWELL(dev)) { | |
2836 | struct page *page; | |
2837 | uint64_t *seqno; | |
2838 | ||
2839 | page = i915_gem_object_get_page(dev_priv->semaphore_obj, 0); | |
2840 | ||
2841 | seqno = (uint64_t *)kmap_atomic(page); | |
2842 | for_each_ring(ring, dev_priv, i) { | |
2843 | uint64_t offset; | |
2844 | ||
2845 | seq_printf(m, "%s\n", ring->name); | |
2846 | ||
2847 | seq_puts(m, " Last signal:"); | |
2848 | for (j = 0; j < num_rings; j++) { | |
2849 | offset = i * I915_NUM_RINGS + j; | |
2850 | seq_printf(m, "0x%08llx (0x%02llx) ", | |
2851 | seqno[offset], offset * 8); | |
2852 | } | |
2853 | seq_putc(m, '\n'); | |
2854 | ||
2855 | seq_puts(m, " Last wait: "); | |
2856 | for (j = 0; j < num_rings; j++) { | |
2857 | offset = i + (j * I915_NUM_RINGS); | |
2858 | seq_printf(m, "0x%08llx (0x%02llx) ", | |
2859 | seqno[offset], offset * 8); | |
2860 | } | |
2861 | seq_putc(m, '\n'); | |
2862 | ||
2863 | } | |
2864 | kunmap_atomic(seqno); | |
2865 | } else { | |
2866 | seq_puts(m, " Last signal:"); | |
2867 | for_each_ring(ring, dev_priv, i) | |
2868 | for (j = 0; j < num_rings; j++) | |
2869 | seq_printf(m, "0x%08x\n", | |
2870 | I915_READ(ring->semaphore.mbox.signal[j])); | |
2871 | seq_putc(m, '\n'); | |
2872 | } | |
2873 | ||
2874 | seq_puts(m, "\nSync seqno:\n"); | |
2875 | for_each_ring(ring, dev_priv, i) { | |
2876 | for (j = 0; j < num_rings; j++) { | |
2877 | seq_printf(m, " 0x%08x ", ring->semaphore.sync_seqno[j]); | |
2878 | } | |
2879 | seq_putc(m, '\n'); | |
2880 | } | |
2881 | seq_putc(m, '\n'); | |
2882 | ||
03872064 | 2883 | intel_runtime_pm_put(dev_priv); |
e04934cf BW |
2884 | mutex_unlock(&dev->struct_mutex); |
2885 | return 0; | |
2886 | } | |
2887 | ||
728e29d7 DV |
2888 | static int i915_shared_dplls_info(struct seq_file *m, void *unused) |
2889 | { | |
2890 | struct drm_info_node *node = (struct drm_info_node *) m->private; | |
2891 | struct drm_device *dev = node->minor->dev; | |
2892 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2893 | int i; | |
2894 | ||
2895 | drm_modeset_lock_all(dev); | |
2896 | for (i = 0; i < dev_priv->num_shared_dpll; i++) { | |
2897 | struct intel_shared_dpll *pll = &dev_priv->shared_dplls[i]; | |
2898 | ||
2899 | seq_printf(m, "DPLL%i: %s, id: %i\n", i, pll->name, pll->id); | |
1e6f2ddc | 2900 | seq_printf(m, " crtc_mask: 0x%08x, active: %d, on: %s\n", |
3e369b76 | 2901 | pll->config.crtc_mask, pll->active, yesno(pll->on)); |
728e29d7 | 2902 | seq_printf(m, " tracked hardware state:\n"); |
3e369b76 ACO |
2903 | seq_printf(m, " dpll: 0x%08x\n", pll->config.hw_state.dpll); |
2904 | seq_printf(m, " dpll_md: 0x%08x\n", | |
2905 | pll->config.hw_state.dpll_md); | |
2906 | seq_printf(m, " fp0: 0x%08x\n", pll->config.hw_state.fp0); | |
2907 | seq_printf(m, " fp1: 0x%08x\n", pll->config.hw_state.fp1); | |
2908 | seq_printf(m, " wrpll: 0x%08x\n", pll->config.hw_state.wrpll); | |
728e29d7 DV |
2909 | } |
2910 | drm_modeset_unlock_all(dev); | |
2911 | ||
2912 | return 0; | |
2913 | } | |
2914 | ||
1ed1ef9d | 2915 | static int i915_wa_registers(struct seq_file *m, void *unused) |
888b5995 AS |
2916 | { |
2917 | int i; | |
2918 | int ret; | |
2919 | struct drm_info_node *node = (struct drm_info_node *) m->private; | |
2920 | struct drm_device *dev = node->minor->dev; | |
2921 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2922 | ||
888b5995 AS |
2923 | ret = mutex_lock_interruptible(&dev->struct_mutex); |
2924 | if (ret) | |
2925 | return ret; | |
2926 | ||
2927 | intel_runtime_pm_get(dev_priv); | |
2928 | ||
7225342a MK |
2929 | seq_printf(m, "Workarounds applied: %d\n", dev_priv->workarounds.count); |
2930 | for (i = 0; i < dev_priv->workarounds.count; ++i) { | |
2fa60f6d MK |
2931 | u32 addr, mask, value, read; |
2932 | bool ok; | |
888b5995 | 2933 | |
7225342a MK |
2934 | addr = dev_priv->workarounds.reg[i].addr; |
2935 | mask = dev_priv->workarounds.reg[i].mask; | |
2fa60f6d MK |
2936 | value = dev_priv->workarounds.reg[i].value; |
2937 | read = I915_READ(addr); | |
2938 | ok = (value & mask) == (read & mask); | |
2939 | seq_printf(m, "0x%X: 0x%08X, mask: 0x%08X, read: 0x%08x, status: %s\n", | |
2940 | addr, value, mask, read, ok ? "OK" : "FAIL"); | |
888b5995 AS |
2941 | } |
2942 | ||
2943 | intel_runtime_pm_put(dev_priv); | |
2944 | mutex_unlock(&dev->struct_mutex); | |
2945 | ||
2946 | return 0; | |
2947 | } | |
2948 | ||
c5511e44 DL |
2949 | static int i915_ddb_info(struct seq_file *m, void *unused) |
2950 | { | |
2951 | struct drm_info_node *node = m->private; | |
2952 | struct drm_device *dev = node->minor->dev; | |
2953 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2954 | struct skl_ddb_allocation *ddb; | |
2955 | struct skl_ddb_entry *entry; | |
2956 | enum pipe pipe; | |
2957 | int plane; | |
2958 | ||
2fcffe19 DL |
2959 | if (INTEL_INFO(dev)->gen < 9) |
2960 | return 0; | |
2961 | ||
c5511e44 DL |
2962 | drm_modeset_lock_all(dev); |
2963 | ||
2964 | ddb = &dev_priv->wm.skl_hw.ddb; | |
2965 | ||
2966 | seq_printf(m, "%-15s%8s%8s%8s\n", "", "Start", "End", "Size"); | |
2967 | ||
2968 | for_each_pipe(dev_priv, pipe) { | |
2969 | seq_printf(m, "Pipe %c\n", pipe_name(pipe)); | |
2970 | ||
dd740780 | 2971 | for_each_plane(dev_priv, pipe, plane) { |
c5511e44 DL |
2972 | entry = &ddb->plane[pipe][plane]; |
2973 | seq_printf(m, " Plane%-8d%8u%8u%8u\n", plane + 1, | |
2974 | entry->start, entry->end, | |
2975 | skl_ddb_entry_size(entry)); | |
2976 | } | |
2977 | ||
2978 | entry = &ddb->cursor[pipe]; | |
2979 | seq_printf(m, " %-13s%8u%8u%8u\n", "Cursor", entry->start, | |
2980 | entry->end, skl_ddb_entry_size(entry)); | |
2981 | } | |
2982 | ||
2983 | drm_modeset_unlock_all(dev); | |
2984 | ||
2985 | return 0; | |
2986 | } | |
2987 | ||
a54746e3 VK |
2988 | static void drrs_status_per_crtc(struct seq_file *m, |
2989 | struct drm_device *dev, struct intel_crtc *intel_crtc) | |
2990 | { | |
2991 | struct intel_encoder *intel_encoder; | |
2992 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2993 | struct i915_drrs *drrs = &dev_priv->drrs; | |
2994 | int vrefresh = 0; | |
2995 | ||
2996 | for_each_encoder_on_crtc(dev, &intel_crtc->base, intel_encoder) { | |
2997 | /* Encoder connected on this CRTC */ | |
2998 | switch (intel_encoder->type) { | |
2999 | case INTEL_OUTPUT_EDP: | |
3000 | seq_puts(m, "eDP:\n"); | |
3001 | break; | |
3002 | case INTEL_OUTPUT_DSI: | |
3003 | seq_puts(m, "DSI:\n"); | |
3004 | break; | |
3005 | case INTEL_OUTPUT_HDMI: | |
3006 | seq_puts(m, "HDMI:\n"); | |
3007 | break; | |
3008 | case INTEL_OUTPUT_DISPLAYPORT: | |
3009 | seq_puts(m, "DP:\n"); | |
3010 | break; | |
3011 | default: | |
3012 | seq_printf(m, "Other encoder (id=%d).\n", | |
3013 | intel_encoder->type); | |
3014 | return; | |
3015 | } | |
3016 | } | |
3017 | ||
3018 | if (dev_priv->vbt.drrs_type == STATIC_DRRS_SUPPORT) | |
3019 | seq_puts(m, "\tVBT: DRRS_type: Static"); | |
3020 | else if (dev_priv->vbt.drrs_type == SEAMLESS_DRRS_SUPPORT) | |
3021 | seq_puts(m, "\tVBT: DRRS_type: Seamless"); | |
3022 | else if (dev_priv->vbt.drrs_type == DRRS_NOT_SUPPORTED) | |
3023 | seq_puts(m, "\tVBT: DRRS_type: None"); | |
3024 | else | |
3025 | seq_puts(m, "\tVBT: DRRS_type: FIXME: Unrecognized Value"); | |
3026 | ||
3027 | seq_puts(m, "\n\n"); | |
3028 | ||
f77076c9 | 3029 | if (to_intel_crtc_state(intel_crtc->base.state)->has_drrs) { |
a54746e3 VK |
3030 | struct intel_panel *panel; |
3031 | ||
3032 | mutex_lock(&drrs->mutex); | |
3033 | /* DRRS Supported */ | |
3034 | seq_puts(m, "\tDRRS Supported: Yes\n"); | |
3035 | ||
3036 | /* disable_drrs() will make drrs->dp NULL */ | |
3037 | if (!drrs->dp) { | |
3038 | seq_puts(m, "Idleness DRRS: Disabled"); | |
3039 | mutex_unlock(&drrs->mutex); | |
3040 | return; | |
3041 | } | |
3042 | ||
3043 | panel = &drrs->dp->attached_connector->panel; | |
3044 | seq_printf(m, "\t\tBusy_frontbuffer_bits: 0x%X", | |
3045 | drrs->busy_frontbuffer_bits); | |
3046 | ||
3047 | seq_puts(m, "\n\t\t"); | |
3048 | if (drrs->refresh_rate_type == DRRS_HIGH_RR) { | |
3049 | seq_puts(m, "DRRS_State: DRRS_HIGH_RR\n"); | |
3050 | vrefresh = panel->fixed_mode->vrefresh; | |
3051 | } else if (drrs->refresh_rate_type == DRRS_LOW_RR) { | |
3052 | seq_puts(m, "DRRS_State: DRRS_LOW_RR\n"); | |
3053 | vrefresh = panel->downclock_mode->vrefresh; | |
3054 | } else { | |
3055 | seq_printf(m, "DRRS_State: Unknown(%d)\n", | |
3056 | drrs->refresh_rate_type); | |
3057 | mutex_unlock(&drrs->mutex); | |
3058 | return; | |
3059 | } | |
3060 | seq_printf(m, "\t\tVrefresh: %d", vrefresh); | |
3061 | ||
3062 | seq_puts(m, "\n\t\t"); | |
3063 | mutex_unlock(&drrs->mutex); | |
3064 | } else { | |
3065 | /* DRRS not supported. Print the VBT parameter*/ | |
3066 | seq_puts(m, "\tDRRS Supported : No"); | |
3067 | } | |
3068 | seq_puts(m, "\n"); | |
3069 | } | |
3070 | ||
3071 | static int i915_drrs_status(struct seq_file *m, void *unused) | |
3072 | { | |
3073 | struct drm_info_node *node = m->private; | |
3074 | struct drm_device *dev = node->minor->dev; | |
3075 | struct intel_crtc *intel_crtc; | |
3076 | int active_crtc_cnt = 0; | |
3077 | ||
3078 | for_each_intel_crtc(dev, intel_crtc) { | |
3079 | drm_modeset_lock(&intel_crtc->base.mutex, NULL); | |
3080 | ||
f77076c9 | 3081 | if (intel_crtc->base.state->active) { |
a54746e3 VK |
3082 | active_crtc_cnt++; |
3083 | seq_printf(m, "\nCRTC %d: ", active_crtc_cnt); | |
3084 | ||
3085 | drrs_status_per_crtc(m, dev, intel_crtc); | |
3086 | } | |
3087 | ||
3088 | drm_modeset_unlock(&intel_crtc->base.mutex); | |
3089 | } | |
3090 | ||
3091 | if (!active_crtc_cnt) | |
3092 | seq_puts(m, "No active crtc found\n"); | |
3093 | ||
3094 | return 0; | |
3095 | } | |
3096 | ||
07144428 DL |
3097 | struct pipe_crc_info { |
3098 | const char *name; | |
3099 | struct drm_device *dev; | |
3100 | enum pipe pipe; | |
3101 | }; | |
3102 | ||
11bed958 DA |
3103 | static int i915_dp_mst_info(struct seq_file *m, void *unused) |
3104 | { | |
3105 | struct drm_info_node *node = (struct drm_info_node *) m->private; | |
3106 | struct drm_device *dev = node->minor->dev; | |
3107 | struct drm_encoder *encoder; | |
3108 | struct intel_encoder *intel_encoder; | |
3109 | struct intel_digital_port *intel_dig_port; | |
3110 | drm_modeset_lock_all(dev); | |
3111 | list_for_each_entry(encoder, &dev->mode_config.encoder_list, head) { | |
3112 | intel_encoder = to_intel_encoder(encoder); | |
3113 | if (intel_encoder->type != INTEL_OUTPUT_DISPLAYPORT) | |
3114 | continue; | |
3115 | intel_dig_port = enc_to_dig_port(encoder); | |
3116 | if (!intel_dig_port->dp.can_mst) | |
3117 | continue; | |
3118 | ||
3119 | drm_dp_mst_dump_topology(m, &intel_dig_port->dp.mst_mgr); | |
3120 | } | |
3121 | drm_modeset_unlock_all(dev); | |
3122 | return 0; | |
3123 | } | |
3124 | ||
07144428 DL |
3125 | static int i915_pipe_crc_open(struct inode *inode, struct file *filep) |
3126 | { | |
be5c7a90 DL |
3127 | struct pipe_crc_info *info = inode->i_private; |
3128 | struct drm_i915_private *dev_priv = info->dev->dev_private; | |
3129 | struct intel_pipe_crc *pipe_crc = &dev_priv->pipe_crc[info->pipe]; | |
3130 | ||
7eb1c496 DV |
3131 | if (info->pipe >= INTEL_INFO(info->dev)->num_pipes) |
3132 | return -ENODEV; | |
3133 | ||
d538bbdf DL |
3134 | spin_lock_irq(&pipe_crc->lock); |
3135 | ||
3136 | if (pipe_crc->opened) { | |
3137 | spin_unlock_irq(&pipe_crc->lock); | |
be5c7a90 DL |
3138 | return -EBUSY; /* already open */ |
3139 | } | |
3140 | ||
d538bbdf | 3141 | pipe_crc->opened = true; |
07144428 DL |
3142 | filep->private_data = inode->i_private; |
3143 | ||
d538bbdf DL |
3144 | spin_unlock_irq(&pipe_crc->lock); |
3145 | ||
07144428 DL |
3146 | return 0; |
3147 | } | |
3148 | ||
3149 | static int i915_pipe_crc_release(struct inode *inode, struct file *filep) | |
3150 | { | |
be5c7a90 DL |
3151 | struct pipe_crc_info *info = inode->i_private; |
3152 | struct drm_i915_private *dev_priv = info->dev->dev_private; | |
3153 | struct intel_pipe_crc *pipe_crc = &dev_priv->pipe_crc[info->pipe]; | |
3154 | ||
d538bbdf DL |
3155 | spin_lock_irq(&pipe_crc->lock); |
3156 | pipe_crc->opened = false; | |
3157 | spin_unlock_irq(&pipe_crc->lock); | |
be5c7a90 | 3158 | |
07144428 DL |
3159 | return 0; |
3160 | } | |
3161 | ||
3162 | /* (6 fields, 8 chars each, space separated (5) + '\n') */ | |
3163 | #define PIPE_CRC_LINE_LEN (6 * 8 + 5 + 1) | |
3164 | /* account for \'0' */ | |
3165 | #define PIPE_CRC_BUFFER_LEN (PIPE_CRC_LINE_LEN + 1) | |
3166 | ||
3167 | static int pipe_crc_data_count(struct intel_pipe_crc *pipe_crc) | |
8bf1e9f1 | 3168 | { |
d538bbdf DL |
3169 | assert_spin_locked(&pipe_crc->lock); |
3170 | return CIRC_CNT(pipe_crc->head, pipe_crc->tail, | |
3171 | INTEL_PIPE_CRC_ENTRIES_NR); | |
07144428 DL |
3172 | } |
3173 | ||
3174 | static ssize_t | |
3175 | i915_pipe_crc_read(struct file *filep, char __user *user_buf, size_t count, | |
3176 | loff_t *pos) | |
3177 | { | |
3178 | struct pipe_crc_info *info = filep->private_data; | |
3179 | struct drm_device *dev = info->dev; | |
3180 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3181 | struct intel_pipe_crc *pipe_crc = &dev_priv->pipe_crc[info->pipe]; | |
3182 | char buf[PIPE_CRC_BUFFER_LEN]; | |
9ad6d99f | 3183 | int n_entries; |
07144428 DL |
3184 | ssize_t bytes_read; |
3185 | ||
3186 | /* | |
3187 | * Don't allow user space to provide buffers not big enough to hold | |
3188 | * a line of data. | |
3189 | */ | |
3190 | if (count < PIPE_CRC_LINE_LEN) | |
3191 | return -EINVAL; | |
3192 | ||
3193 | if (pipe_crc->source == INTEL_PIPE_CRC_SOURCE_NONE) | |
8bf1e9f1 | 3194 | return 0; |
07144428 DL |
3195 | |
3196 | /* nothing to read */ | |
d538bbdf | 3197 | spin_lock_irq(&pipe_crc->lock); |
07144428 | 3198 | while (pipe_crc_data_count(pipe_crc) == 0) { |
d538bbdf DL |
3199 | int ret; |
3200 | ||
3201 | if (filep->f_flags & O_NONBLOCK) { | |
3202 | spin_unlock_irq(&pipe_crc->lock); | |
07144428 | 3203 | return -EAGAIN; |
d538bbdf | 3204 | } |
07144428 | 3205 | |
d538bbdf DL |
3206 | ret = wait_event_interruptible_lock_irq(pipe_crc->wq, |
3207 | pipe_crc_data_count(pipe_crc), pipe_crc->lock); | |
3208 | if (ret) { | |
3209 | spin_unlock_irq(&pipe_crc->lock); | |
3210 | return ret; | |
3211 | } | |
8bf1e9f1 SH |
3212 | } |
3213 | ||
07144428 | 3214 | /* We now have one or more entries to read */ |
9ad6d99f | 3215 | n_entries = count / PIPE_CRC_LINE_LEN; |
d538bbdf | 3216 | |
07144428 | 3217 | bytes_read = 0; |
9ad6d99f VS |
3218 | while (n_entries > 0) { |
3219 | struct intel_pipe_crc_entry *entry = | |
3220 | &pipe_crc->entries[pipe_crc->tail]; | |
07144428 | 3221 | int ret; |
8bf1e9f1 | 3222 | |
9ad6d99f VS |
3223 | if (CIRC_CNT(pipe_crc->head, pipe_crc->tail, |
3224 | INTEL_PIPE_CRC_ENTRIES_NR) < 1) | |
3225 | break; | |
3226 | ||
3227 | BUILD_BUG_ON_NOT_POWER_OF_2(INTEL_PIPE_CRC_ENTRIES_NR); | |
3228 | pipe_crc->tail = (pipe_crc->tail + 1) & (INTEL_PIPE_CRC_ENTRIES_NR - 1); | |
3229 | ||
07144428 DL |
3230 | bytes_read += snprintf(buf, PIPE_CRC_BUFFER_LEN, |
3231 | "%8u %8x %8x %8x %8x %8x\n", | |
3232 | entry->frame, entry->crc[0], | |
3233 | entry->crc[1], entry->crc[2], | |
3234 | entry->crc[3], entry->crc[4]); | |
3235 | ||
9ad6d99f VS |
3236 | spin_unlock_irq(&pipe_crc->lock); |
3237 | ||
3238 | ret = copy_to_user(user_buf, buf, PIPE_CRC_LINE_LEN); | |
07144428 DL |
3239 | if (ret == PIPE_CRC_LINE_LEN) |
3240 | return -EFAULT; | |
b2c88f5b | 3241 | |
9ad6d99f VS |
3242 | user_buf += PIPE_CRC_LINE_LEN; |
3243 | n_entries--; | |
3244 | ||
3245 | spin_lock_irq(&pipe_crc->lock); | |
3246 | } | |
8bf1e9f1 | 3247 | |
d538bbdf DL |
3248 | spin_unlock_irq(&pipe_crc->lock); |
3249 | ||
07144428 DL |
3250 | return bytes_read; |
3251 | } | |
3252 | ||
3253 | static const struct file_operations i915_pipe_crc_fops = { | |
3254 | .owner = THIS_MODULE, | |
3255 | .open = i915_pipe_crc_open, | |
3256 | .read = i915_pipe_crc_read, | |
3257 | .release = i915_pipe_crc_release, | |
3258 | }; | |
3259 | ||
3260 | static struct pipe_crc_info i915_pipe_crc_data[I915_MAX_PIPES] = { | |
3261 | { | |
3262 | .name = "i915_pipe_A_crc", | |
3263 | .pipe = PIPE_A, | |
3264 | }, | |
3265 | { | |
3266 | .name = "i915_pipe_B_crc", | |
3267 | .pipe = PIPE_B, | |
3268 | }, | |
3269 | { | |
3270 | .name = "i915_pipe_C_crc", | |
3271 | .pipe = PIPE_C, | |
3272 | }, | |
3273 | }; | |
3274 | ||
3275 | static int i915_pipe_crc_create(struct dentry *root, struct drm_minor *minor, | |
3276 | enum pipe pipe) | |
3277 | { | |
3278 | struct drm_device *dev = minor->dev; | |
3279 | struct dentry *ent; | |
3280 | struct pipe_crc_info *info = &i915_pipe_crc_data[pipe]; | |
3281 | ||
3282 | info->dev = dev; | |
3283 | ent = debugfs_create_file(info->name, S_IRUGO, root, info, | |
3284 | &i915_pipe_crc_fops); | |
f3c5fe97 WY |
3285 | if (!ent) |
3286 | return -ENOMEM; | |
07144428 DL |
3287 | |
3288 | return drm_add_fake_info_node(minor, ent, info); | |
8bf1e9f1 SH |
3289 | } |
3290 | ||
e8dfcf78 | 3291 | static const char * const pipe_crc_sources[] = { |
926321d5 DV |
3292 | "none", |
3293 | "plane1", | |
3294 | "plane2", | |
3295 | "pf", | |
5b3a856b | 3296 | "pipe", |
3d099a05 DV |
3297 | "TV", |
3298 | "DP-B", | |
3299 | "DP-C", | |
3300 | "DP-D", | |
46a19188 | 3301 | "auto", |
926321d5 DV |
3302 | }; |
3303 | ||
3304 | static const char *pipe_crc_source_name(enum intel_pipe_crc_source source) | |
3305 | { | |
3306 | BUILD_BUG_ON(ARRAY_SIZE(pipe_crc_sources) != INTEL_PIPE_CRC_SOURCE_MAX); | |
3307 | return pipe_crc_sources[source]; | |
3308 | } | |
3309 | ||
bd9db02f | 3310 | static int display_crc_ctl_show(struct seq_file *m, void *data) |
926321d5 DV |
3311 | { |
3312 | struct drm_device *dev = m->private; | |
3313 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3314 | int i; | |
3315 | ||
3316 | for (i = 0; i < I915_MAX_PIPES; i++) | |
3317 | seq_printf(m, "%c %s\n", pipe_name(i), | |
3318 | pipe_crc_source_name(dev_priv->pipe_crc[i].source)); | |
3319 | ||
3320 | return 0; | |
3321 | } | |
3322 | ||
bd9db02f | 3323 | static int display_crc_ctl_open(struct inode *inode, struct file *file) |
926321d5 DV |
3324 | { |
3325 | struct drm_device *dev = inode->i_private; | |
3326 | ||
bd9db02f | 3327 | return single_open(file, display_crc_ctl_show, dev); |
926321d5 DV |
3328 | } |
3329 | ||
46a19188 | 3330 | static int i8xx_pipe_crc_ctl_reg(enum intel_pipe_crc_source *source, |
52f843f6 DV |
3331 | uint32_t *val) |
3332 | { | |
46a19188 DV |
3333 | if (*source == INTEL_PIPE_CRC_SOURCE_AUTO) |
3334 | *source = INTEL_PIPE_CRC_SOURCE_PIPE; | |
3335 | ||
3336 | switch (*source) { | |
52f843f6 DV |
3337 | case INTEL_PIPE_CRC_SOURCE_PIPE: |
3338 | *val = PIPE_CRC_ENABLE | PIPE_CRC_INCLUDE_BORDER_I8XX; | |
3339 | break; | |
3340 | case INTEL_PIPE_CRC_SOURCE_NONE: | |
3341 | *val = 0; | |
3342 | break; | |
3343 | default: | |
3344 | return -EINVAL; | |
3345 | } | |
3346 | ||
3347 | return 0; | |
3348 | } | |
3349 | ||
46a19188 DV |
3350 | static int i9xx_pipe_crc_auto_source(struct drm_device *dev, enum pipe pipe, |
3351 | enum intel_pipe_crc_source *source) | |
3352 | { | |
3353 | struct intel_encoder *encoder; | |
3354 | struct intel_crtc *crtc; | |
26756809 | 3355 | struct intel_digital_port *dig_port; |
46a19188 DV |
3356 | int ret = 0; |
3357 | ||
3358 | *source = INTEL_PIPE_CRC_SOURCE_PIPE; | |
3359 | ||
6e9f798d | 3360 | drm_modeset_lock_all(dev); |
b2784e15 | 3361 | for_each_intel_encoder(dev, encoder) { |
46a19188 DV |
3362 | if (!encoder->base.crtc) |
3363 | continue; | |
3364 | ||
3365 | crtc = to_intel_crtc(encoder->base.crtc); | |
3366 | ||
3367 | if (crtc->pipe != pipe) | |
3368 | continue; | |
3369 | ||
3370 | switch (encoder->type) { | |
3371 | case INTEL_OUTPUT_TVOUT: | |
3372 | *source = INTEL_PIPE_CRC_SOURCE_TV; | |
3373 | break; | |
3374 | case INTEL_OUTPUT_DISPLAYPORT: | |
3375 | case INTEL_OUTPUT_EDP: | |
26756809 DV |
3376 | dig_port = enc_to_dig_port(&encoder->base); |
3377 | switch (dig_port->port) { | |
3378 | case PORT_B: | |
3379 | *source = INTEL_PIPE_CRC_SOURCE_DP_B; | |
3380 | break; | |
3381 | case PORT_C: | |
3382 | *source = INTEL_PIPE_CRC_SOURCE_DP_C; | |
3383 | break; | |
3384 | case PORT_D: | |
3385 | *source = INTEL_PIPE_CRC_SOURCE_DP_D; | |
3386 | break; | |
3387 | default: | |
3388 | WARN(1, "nonexisting DP port %c\n", | |
3389 | port_name(dig_port->port)); | |
3390 | break; | |
3391 | } | |
46a19188 | 3392 | break; |
6847d71b PZ |
3393 | default: |
3394 | break; | |
46a19188 DV |
3395 | } |
3396 | } | |
6e9f798d | 3397 | drm_modeset_unlock_all(dev); |
46a19188 DV |
3398 | |
3399 | return ret; | |
3400 | } | |
3401 | ||
3402 | static int vlv_pipe_crc_ctl_reg(struct drm_device *dev, | |
3403 | enum pipe pipe, | |
3404 | enum intel_pipe_crc_source *source, | |
7ac0129b DV |
3405 | uint32_t *val) |
3406 | { | |
8d2f24ca DV |
3407 | struct drm_i915_private *dev_priv = dev->dev_private; |
3408 | bool need_stable_symbols = false; | |
3409 | ||
46a19188 DV |
3410 | if (*source == INTEL_PIPE_CRC_SOURCE_AUTO) { |
3411 | int ret = i9xx_pipe_crc_auto_source(dev, pipe, source); | |
3412 | if (ret) | |
3413 | return ret; | |
3414 | } | |
3415 | ||
3416 | switch (*source) { | |
7ac0129b DV |
3417 | case INTEL_PIPE_CRC_SOURCE_PIPE: |
3418 | *val = PIPE_CRC_ENABLE | PIPE_CRC_SOURCE_PIPE_VLV; | |
3419 | break; | |
3420 | case INTEL_PIPE_CRC_SOURCE_DP_B: | |
3421 | *val = PIPE_CRC_ENABLE | PIPE_CRC_SOURCE_DP_B_VLV; | |
8d2f24ca | 3422 | need_stable_symbols = true; |
7ac0129b DV |
3423 | break; |
3424 | case INTEL_PIPE_CRC_SOURCE_DP_C: | |
3425 | *val = PIPE_CRC_ENABLE | PIPE_CRC_SOURCE_DP_C_VLV; | |
8d2f24ca | 3426 | need_stable_symbols = true; |
7ac0129b | 3427 | break; |
2be57922 VS |
3428 | case INTEL_PIPE_CRC_SOURCE_DP_D: |
3429 | if (!IS_CHERRYVIEW(dev)) | |
3430 | return -EINVAL; | |
3431 | *val = PIPE_CRC_ENABLE | PIPE_CRC_SOURCE_DP_D_VLV; | |
3432 | need_stable_symbols = true; | |
3433 | break; | |
7ac0129b DV |
3434 | case INTEL_PIPE_CRC_SOURCE_NONE: |
3435 | *val = 0; | |
3436 | break; | |
3437 | default: | |
3438 | return -EINVAL; | |
3439 | } | |
3440 | ||
8d2f24ca DV |
3441 | /* |
3442 | * When the pipe CRC tap point is after the transcoders we need | |
3443 | * to tweak symbol-level features to produce a deterministic series of | |
3444 | * symbols for a given frame. We need to reset those features only once | |
3445 | * a frame (instead of every nth symbol): | |
3446 | * - DC-balance: used to ensure a better clock recovery from the data | |
3447 | * link (SDVO) | |
3448 | * - DisplayPort scrambling: used for EMI reduction | |
3449 | */ | |
3450 | if (need_stable_symbols) { | |
3451 | uint32_t tmp = I915_READ(PORT_DFT2_G4X); | |
3452 | ||
8d2f24ca | 3453 | tmp |= DC_BALANCE_RESET_VLV; |
eb736679 VS |
3454 | switch (pipe) { |
3455 | case PIPE_A: | |
8d2f24ca | 3456 | tmp |= PIPE_A_SCRAMBLE_RESET; |
eb736679 VS |
3457 | break; |
3458 | case PIPE_B: | |
8d2f24ca | 3459 | tmp |= PIPE_B_SCRAMBLE_RESET; |
eb736679 VS |
3460 | break; |
3461 | case PIPE_C: | |
3462 | tmp |= PIPE_C_SCRAMBLE_RESET; | |
3463 | break; | |
3464 | default: | |
3465 | return -EINVAL; | |
3466 | } | |
8d2f24ca DV |
3467 | I915_WRITE(PORT_DFT2_G4X, tmp); |
3468 | } | |
3469 | ||
7ac0129b DV |
3470 | return 0; |
3471 | } | |
3472 | ||
4b79ebf7 | 3473 | static int i9xx_pipe_crc_ctl_reg(struct drm_device *dev, |
46a19188 DV |
3474 | enum pipe pipe, |
3475 | enum intel_pipe_crc_source *source, | |
4b79ebf7 DV |
3476 | uint32_t *val) |
3477 | { | |
84093603 DV |
3478 | struct drm_i915_private *dev_priv = dev->dev_private; |
3479 | bool need_stable_symbols = false; | |
3480 | ||
46a19188 DV |
3481 | if (*source == INTEL_PIPE_CRC_SOURCE_AUTO) { |
3482 | int ret = i9xx_pipe_crc_auto_source(dev, pipe, source); | |
3483 | if (ret) | |
3484 | return ret; | |
3485 | } | |
3486 | ||
3487 | switch (*source) { | |
4b79ebf7 DV |
3488 | case INTEL_PIPE_CRC_SOURCE_PIPE: |
3489 | *val = PIPE_CRC_ENABLE | PIPE_CRC_SOURCE_PIPE_I9XX; | |
3490 | break; | |
3491 | case INTEL_PIPE_CRC_SOURCE_TV: | |
3492 | if (!SUPPORTS_TV(dev)) | |
3493 | return -EINVAL; | |
3494 | *val = PIPE_CRC_ENABLE | PIPE_CRC_SOURCE_TV_PRE; | |
3495 | break; | |
3496 | case INTEL_PIPE_CRC_SOURCE_DP_B: | |
3497 | if (!IS_G4X(dev)) | |
3498 | return -EINVAL; | |
3499 | *val = PIPE_CRC_ENABLE | PIPE_CRC_SOURCE_DP_B_G4X; | |
84093603 | 3500 | need_stable_symbols = true; |
4b79ebf7 DV |
3501 | break; |
3502 | case INTEL_PIPE_CRC_SOURCE_DP_C: | |
3503 | if (!IS_G4X(dev)) | |
3504 | return -EINVAL; | |
3505 | *val = PIPE_CRC_ENABLE | PIPE_CRC_SOURCE_DP_C_G4X; | |
84093603 | 3506 | need_stable_symbols = true; |
4b79ebf7 DV |
3507 | break; |
3508 | case INTEL_PIPE_CRC_SOURCE_DP_D: | |
3509 | if (!IS_G4X(dev)) | |
3510 | return -EINVAL; | |
3511 | *val = PIPE_CRC_ENABLE | PIPE_CRC_SOURCE_DP_D_G4X; | |
84093603 | 3512 | need_stable_symbols = true; |
4b79ebf7 DV |
3513 | break; |
3514 | case INTEL_PIPE_CRC_SOURCE_NONE: | |
3515 | *val = 0; | |
3516 | break; | |
3517 | default: | |
3518 | return -EINVAL; | |
3519 | } | |
3520 | ||
84093603 DV |
3521 | /* |
3522 | * When the pipe CRC tap point is after the transcoders we need | |
3523 | * to tweak symbol-level features to produce a deterministic series of | |
3524 | * symbols for a given frame. We need to reset those features only once | |
3525 | * a frame (instead of every nth symbol): | |
3526 | * - DC-balance: used to ensure a better clock recovery from the data | |
3527 | * link (SDVO) | |
3528 | * - DisplayPort scrambling: used for EMI reduction | |
3529 | */ | |
3530 | if (need_stable_symbols) { | |
3531 | uint32_t tmp = I915_READ(PORT_DFT2_G4X); | |
3532 | ||
3533 | WARN_ON(!IS_G4X(dev)); | |
3534 | ||
3535 | I915_WRITE(PORT_DFT_I9XX, | |
3536 | I915_READ(PORT_DFT_I9XX) | DC_BALANCE_RESET); | |
3537 | ||
3538 | if (pipe == PIPE_A) | |
3539 | tmp |= PIPE_A_SCRAMBLE_RESET; | |
3540 | else | |
3541 | tmp |= PIPE_B_SCRAMBLE_RESET; | |
3542 | ||
3543 | I915_WRITE(PORT_DFT2_G4X, tmp); | |
3544 | } | |
3545 | ||
4b79ebf7 DV |
3546 | return 0; |
3547 | } | |
3548 | ||
8d2f24ca DV |
3549 | static void vlv_undo_pipe_scramble_reset(struct drm_device *dev, |
3550 | enum pipe pipe) | |
3551 | { | |
3552 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3553 | uint32_t tmp = I915_READ(PORT_DFT2_G4X); | |
3554 | ||
eb736679 VS |
3555 | switch (pipe) { |
3556 | case PIPE_A: | |
8d2f24ca | 3557 | tmp &= ~PIPE_A_SCRAMBLE_RESET; |
eb736679 VS |
3558 | break; |
3559 | case PIPE_B: | |
8d2f24ca | 3560 | tmp &= ~PIPE_B_SCRAMBLE_RESET; |
eb736679 VS |
3561 | break; |
3562 | case PIPE_C: | |
3563 | tmp &= ~PIPE_C_SCRAMBLE_RESET; | |
3564 | break; | |
3565 | default: | |
3566 | return; | |
3567 | } | |
8d2f24ca DV |
3568 | if (!(tmp & PIPE_SCRAMBLE_RESET_MASK)) |
3569 | tmp &= ~DC_BALANCE_RESET_VLV; | |
3570 | I915_WRITE(PORT_DFT2_G4X, tmp); | |
3571 | ||
3572 | } | |
3573 | ||
84093603 DV |
3574 | static void g4x_undo_pipe_scramble_reset(struct drm_device *dev, |
3575 | enum pipe pipe) | |
3576 | { | |
3577 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3578 | uint32_t tmp = I915_READ(PORT_DFT2_G4X); | |
3579 | ||
3580 | if (pipe == PIPE_A) | |
3581 | tmp &= ~PIPE_A_SCRAMBLE_RESET; | |
3582 | else | |
3583 | tmp &= ~PIPE_B_SCRAMBLE_RESET; | |
3584 | I915_WRITE(PORT_DFT2_G4X, tmp); | |
3585 | ||
3586 | if (!(tmp & PIPE_SCRAMBLE_RESET_MASK)) { | |
3587 | I915_WRITE(PORT_DFT_I9XX, | |
3588 | I915_READ(PORT_DFT_I9XX) & ~DC_BALANCE_RESET); | |
3589 | } | |
3590 | } | |
3591 | ||
46a19188 | 3592 | static int ilk_pipe_crc_ctl_reg(enum intel_pipe_crc_source *source, |
5b3a856b DV |
3593 | uint32_t *val) |
3594 | { | |
46a19188 DV |
3595 | if (*source == INTEL_PIPE_CRC_SOURCE_AUTO) |
3596 | *source = INTEL_PIPE_CRC_SOURCE_PIPE; | |
3597 | ||
3598 | switch (*source) { | |
5b3a856b DV |
3599 | case INTEL_PIPE_CRC_SOURCE_PLANE1: |
3600 | *val = PIPE_CRC_ENABLE | PIPE_CRC_SOURCE_PRIMARY_ILK; | |
3601 | break; | |
3602 | case INTEL_PIPE_CRC_SOURCE_PLANE2: | |
3603 | *val = PIPE_CRC_ENABLE | PIPE_CRC_SOURCE_SPRITE_ILK; | |
3604 | break; | |
5b3a856b DV |
3605 | case INTEL_PIPE_CRC_SOURCE_PIPE: |
3606 | *val = PIPE_CRC_ENABLE | PIPE_CRC_SOURCE_PIPE_ILK; | |
3607 | break; | |
3d099a05 | 3608 | case INTEL_PIPE_CRC_SOURCE_NONE: |
5b3a856b DV |
3609 | *val = 0; |
3610 | break; | |
3d099a05 DV |
3611 | default: |
3612 | return -EINVAL; | |
5b3a856b DV |
3613 | } |
3614 | ||
3615 | return 0; | |
3616 | } | |
3617 | ||
fabf6e51 DV |
3618 | static void hsw_trans_edp_pipe_A_crc_wa(struct drm_device *dev) |
3619 | { | |
3620 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3621 | struct intel_crtc *crtc = | |
3622 | to_intel_crtc(dev_priv->pipe_to_crtc_mapping[PIPE_A]); | |
f77076c9 | 3623 | struct intel_crtc_state *pipe_config; |
fabf6e51 DV |
3624 | |
3625 | drm_modeset_lock_all(dev); | |
f77076c9 ML |
3626 | pipe_config = to_intel_crtc_state(crtc->base.state); |
3627 | ||
fabf6e51 DV |
3628 | /* |
3629 | * If we use the eDP transcoder we need to make sure that we don't | |
3630 | * bypass the pfit, since otherwise the pipe CRC source won't work. Only | |
3631 | * relevant on hsw with pipe A when using the always-on power well | |
3632 | * routing. | |
3633 | */ | |
f77076c9 ML |
3634 | if (pipe_config->cpu_transcoder == TRANSCODER_EDP && |
3635 | !pipe_config->pch_pfit.enabled) { | |
3636 | bool active = pipe_config->base.active; | |
1b509259 | 3637 | |
f77076c9 | 3638 | if (active) { |
1b509259 | 3639 | intel_crtc_control(&crtc->base, false); |
f77076c9 ML |
3640 | pipe_config = to_intel_crtc_state(crtc->base.state); |
3641 | } | |
1b509259 | 3642 | |
f77076c9 | 3643 | pipe_config->pch_pfit.force_thru = true; |
fabf6e51 DV |
3644 | |
3645 | intel_display_power_get(dev_priv, | |
3646 | POWER_DOMAIN_PIPE_PANEL_FITTER(PIPE_A)); | |
3647 | ||
1b509259 ML |
3648 | if (active) |
3649 | intel_crtc_control(&crtc->base, true); | |
fabf6e51 DV |
3650 | } |
3651 | drm_modeset_unlock_all(dev); | |
3652 | } | |
3653 | ||
3654 | static void hsw_undo_trans_edp_pipe_A_crc_wa(struct drm_device *dev) | |
3655 | { | |
3656 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3657 | struct intel_crtc *crtc = | |
3658 | to_intel_crtc(dev_priv->pipe_to_crtc_mapping[PIPE_A]); | |
f77076c9 | 3659 | struct intel_crtc_state *pipe_config; |
fabf6e51 DV |
3660 | |
3661 | drm_modeset_lock_all(dev); | |
3662 | /* | |
3663 | * If we use the eDP transcoder we need to make sure that we don't | |
3664 | * bypass the pfit, since otherwise the pipe CRC source won't work. Only | |
3665 | * relevant on hsw with pipe A when using the always-on power well | |
3666 | * routing. | |
3667 | */ | |
f77076c9 ML |
3668 | pipe_config = to_intel_crtc_state(crtc->base.state); |
3669 | if (pipe_config->pch_pfit.force_thru) { | |
3670 | bool active = pipe_config->base.active; | |
fabf6e51 | 3671 | |
f77076c9 | 3672 | if (active) { |
1b509259 | 3673 | intel_crtc_control(&crtc->base, false); |
f77076c9 ML |
3674 | pipe_config = to_intel_crtc_state(crtc->base.state); |
3675 | } | |
fabf6e51 | 3676 | |
f77076c9 | 3677 | pipe_config->pch_pfit.force_thru = false; |
fabf6e51 DV |
3678 | |
3679 | intel_display_power_put(dev_priv, | |
3680 | POWER_DOMAIN_PIPE_PANEL_FITTER(PIPE_A)); | |
1b509259 ML |
3681 | |
3682 | if (active) | |
3683 | intel_crtc_control(&crtc->base, true); | |
fabf6e51 DV |
3684 | } |
3685 | drm_modeset_unlock_all(dev); | |
3686 | } | |
3687 | ||
3688 | static int ivb_pipe_crc_ctl_reg(struct drm_device *dev, | |
3689 | enum pipe pipe, | |
3690 | enum intel_pipe_crc_source *source, | |
5b3a856b DV |
3691 | uint32_t *val) |
3692 | { | |
46a19188 DV |
3693 | if (*source == INTEL_PIPE_CRC_SOURCE_AUTO) |
3694 | *source = INTEL_PIPE_CRC_SOURCE_PF; | |
3695 | ||
3696 | switch (*source) { | |
5b3a856b DV |
3697 | case INTEL_PIPE_CRC_SOURCE_PLANE1: |
3698 | *val = PIPE_CRC_ENABLE | PIPE_CRC_SOURCE_PRIMARY_IVB; | |
3699 | break; | |
3700 | case INTEL_PIPE_CRC_SOURCE_PLANE2: | |
3701 | *val = PIPE_CRC_ENABLE | PIPE_CRC_SOURCE_SPRITE_IVB; | |
3702 | break; | |
3703 | case INTEL_PIPE_CRC_SOURCE_PF: | |
fabf6e51 DV |
3704 | if (IS_HASWELL(dev) && pipe == PIPE_A) |
3705 | hsw_trans_edp_pipe_A_crc_wa(dev); | |
3706 | ||
5b3a856b DV |
3707 | *val = PIPE_CRC_ENABLE | PIPE_CRC_SOURCE_PF_IVB; |
3708 | break; | |
3d099a05 | 3709 | case INTEL_PIPE_CRC_SOURCE_NONE: |
5b3a856b DV |
3710 | *val = 0; |
3711 | break; | |
3d099a05 DV |
3712 | default: |
3713 | return -EINVAL; | |
5b3a856b DV |
3714 | } |
3715 | ||
3716 | return 0; | |
3717 | } | |
3718 | ||
926321d5 DV |
3719 | static int pipe_crc_set_source(struct drm_device *dev, enum pipe pipe, |
3720 | enum intel_pipe_crc_source source) | |
3721 | { | |
3722 | struct drm_i915_private *dev_priv = dev->dev_private; | |
cc3da175 | 3723 | struct intel_pipe_crc *pipe_crc = &dev_priv->pipe_crc[pipe]; |
8c740dce PZ |
3724 | struct intel_crtc *crtc = to_intel_crtc(intel_get_crtc_for_pipe(dev, |
3725 | pipe)); | |
432f3342 | 3726 | u32 val = 0; /* shut up gcc */ |
5b3a856b | 3727 | int ret; |
926321d5 | 3728 | |
cc3da175 DL |
3729 | if (pipe_crc->source == source) |
3730 | return 0; | |
3731 | ||
ae676fcd DL |
3732 | /* forbid changing the source without going back to 'none' */ |
3733 | if (pipe_crc->source && source) | |
3734 | return -EINVAL; | |
3735 | ||
9d8b0588 DV |
3736 | if (!intel_display_power_is_enabled(dev_priv, POWER_DOMAIN_PIPE(pipe))) { |
3737 | DRM_DEBUG_KMS("Trying to capture CRC while pipe is off\n"); | |
3738 | return -EIO; | |
3739 | } | |
3740 | ||
52f843f6 | 3741 | if (IS_GEN2(dev)) |
46a19188 | 3742 | ret = i8xx_pipe_crc_ctl_reg(&source, &val); |
52f843f6 | 3743 | else if (INTEL_INFO(dev)->gen < 5) |
46a19188 | 3744 | ret = i9xx_pipe_crc_ctl_reg(dev, pipe, &source, &val); |
7ac0129b | 3745 | else if (IS_VALLEYVIEW(dev)) |
fabf6e51 | 3746 | ret = vlv_pipe_crc_ctl_reg(dev, pipe, &source, &val); |
4b79ebf7 | 3747 | else if (IS_GEN5(dev) || IS_GEN6(dev)) |
46a19188 | 3748 | ret = ilk_pipe_crc_ctl_reg(&source, &val); |
5b3a856b | 3749 | else |
fabf6e51 | 3750 | ret = ivb_pipe_crc_ctl_reg(dev, pipe, &source, &val); |
5b3a856b DV |
3751 | |
3752 | if (ret != 0) | |
3753 | return ret; | |
3754 | ||
4b584369 DL |
3755 | /* none -> real source transition */ |
3756 | if (source) { | |
4252fbc3 VS |
3757 | struct intel_pipe_crc_entry *entries; |
3758 | ||
7cd6ccff DL |
3759 | DRM_DEBUG_DRIVER("collecting CRCs for pipe %c, %s\n", |
3760 | pipe_name(pipe), pipe_crc_source_name(source)); | |
3761 | ||
3cf54b34 VS |
3762 | entries = kcalloc(INTEL_PIPE_CRC_ENTRIES_NR, |
3763 | sizeof(pipe_crc->entries[0]), | |
4252fbc3 VS |
3764 | GFP_KERNEL); |
3765 | if (!entries) | |
e5f75aca DL |
3766 | return -ENOMEM; |
3767 | ||
8c740dce PZ |
3768 | /* |
3769 | * When IPS gets enabled, the pipe CRC changes. Since IPS gets | |
3770 | * enabled and disabled dynamically based on package C states, | |
3771 | * user space can't make reliable use of the CRCs, so let's just | |
3772 | * completely disable it. | |
3773 | */ | |
3774 | hsw_disable_ips(crtc); | |
3775 | ||
d538bbdf | 3776 | spin_lock_irq(&pipe_crc->lock); |
64387b61 | 3777 | kfree(pipe_crc->entries); |
4252fbc3 | 3778 | pipe_crc->entries = entries; |
d538bbdf DL |
3779 | pipe_crc->head = 0; |
3780 | pipe_crc->tail = 0; | |
3781 | spin_unlock_irq(&pipe_crc->lock); | |
4b584369 DL |
3782 | } |
3783 | ||
cc3da175 | 3784 | pipe_crc->source = source; |
926321d5 | 3785 | |
926321d5 DV |
3786 | I915_WRITE(PIPE_CRC_CTL(pipe), val); |
3787 | POSTING_READ(PIPE_CRC_CTL(pipe)); | |
3788 | ||
e5f75aca DL |
3789 | /* real source -> none transition */ |
3790 | if (source == INTEL_PIPE_CRC_SOURCE_NONE) { | |
d538bbdf | 3791 | struct intel_pipe_crc_entry *entries; |
a33d7105 DV |
3792 | struct intel_crtc *crtc = |
3793 | to_intel_crtc(dev_priv->pipe_to_crtc_mapping[pipe]); | |
d538bbdf | 3794 | |
7cd6ccff DL |
3795 | DRM_DEBUG_DRIVER("stopping CRCs for pipe %c\n", |
3796 | pipe_name(pipe)); | |
3797 | ||
a33d7105 | 3798 | drm_modeset_lock(&crtc->base.mutex, NULL); |
f77076c9 | 3799 | if (crtc->base.state->active) |
a33d7105 DV |
3800 | intel_wait_for_vblank(dev, pipe); |
3801 | drm_modeset_unlock(&crtc->base.mutex); | |
bcf17ab2 | 3802 | |
d538bbdf DL |
3803 | spin_lock_irq(&pipe_crc->lock); |
3804 | entries = pipe_crc->entries; | |
e5f75aca | 3805 | pipe_crc->entries = NULL; |
9ad6d99f VS |
3806 | pipe_crc->head = 0; |
3807 | pipe_crc->tail = 0; | |
d538bbdf DL |
3808 | spin_unlock_irq(&pipe_crc->lock); |
3809 | ||
3810 | kfree(entries); | |
84093603 DV |
3811 | |
3812 | if (IS_G4X(dev)) | |
3813 | g4x_undo_pipe_scramble_reset(dev, pipe); | |
8d2f24ca DV |
3814 | else if (IS_VALLEYVIEW(dev)) |
3815 | vlv_undo_pipe_scramble_reset(dev, pipe); | |
fabf6e51 DV |
3816 | else if (IS_HASWELL(dev) && pipe == PIPE_A) |
3817 | hsw_undo_trans_edp_pipe_A_crc_wa(dev); | |
8c740dce PZ |
3818 | |
3819 | hsw_enable_ips(crtc); | |
e5f75aca DL |
3820 | } |
3821 | ||
926321d5 DV |
3822 | return 0; |
3823 | } | |
3824 | ||
3825 | /* | |
3826 | * Parse pipe CRC command strings: | |
b94dec87 DL |
3827 | * command: wsp* object wsp+ name wsp+ source wsp* |
3828 | * object: 'pipe' | |
3829 | * name: (A | B | C) | |
926321d5 DV |
3830 | * source: (none | plane1 | plane2 | pf) |
3831 | * wsp: (#0x20 | #0x9 | #0xA)+ | |
3832 | * | |
3833 | * eg.: | |
b94dec87 DL |
3834 | * "pipe A plane1" -> Start CRC computations on plane1 of pipe A |
3835 | * "pipe A none" -> Stop CRC | |
926321d5 | 3836 | */ |
bd9db02f | 3837 | static int display_crc_ctl_tokenize(char *buf, char *words[], int max_words) |
926321d5 DV |
3838 | { |
3839 | int n_words = 0; | |
3840 | ||
3841 | while (*buf) { | |
3842 | char *end; | |
3843 | ||
3844 | /* skip leading white space */ | |
3845 | buf = skip_spaces(buf); | |
3846 | if (!*buf) | |
3847 | break; /* end of buffer */ | |
3848 | ||
3849 | /* find end of word */ | |
3850 | for (end = buf; *end && !isspace(*end); end++) | |
3851 | ; | |
3852 | ||
3853 | if (n_words == max_words) { | |
3854 | DRM_DEBUG_DRIVER("too many words, allowed <= %d\n", | |
3855 | max_words); | |
3856 | return -EINVAL; /* ran out of words[] before bytes */ | |
3857 | } | |
3858 | ||
3859 | if (*end) | |
3860 | *end++ = '\0'; | |
3861 | words[n_words++] = buf; | |
3862 | buf = end; | |
3863 | } | |
3864 | ||
3865 | return n_words; | |
3866 | } | |
3867 | ||
b94dec87 DL |
3868 | enum intel_pipe_crc_object { |
3869 | PIPE_CRC_OBJECT_PIPE, | |
3870 | }; | |
3871 | ||
e8dfcf78 | 3872 | static const char * const pipe_crc_objects[] = { |
b94dec87 DL |
3873 | "pipe", |
3874 | }; | |
3875 | ||
3876 | static int | |
bd9db02f | 3877 | display_crc_ctl_parse_object(const char *buf, enum intel_pipe_crc_object *o) |
b94dec87 DL |
3878 | { |
3879 | int i; | |
3880 | ||
3881 | for (i = 0; i < ARRAY_SIZE(pipe_crc_objects); i++) | |
3882 | if (!strcmp(buf, pipe_crc_objects[i])) { | |
bd9db02f | 3883 | *o = i; |
b94dec87 DL |
3884 | return 0; |
3885 | } | |
3886 | ||
3887 | return -EINVAL; | |
3888 | } | |
3889 | ||
bd9db02f | 3890 | static int display_crc_ctl_parse_pipe(const char *buf, enum pipe *pipe) |
926321d5 DV |
3891 | { |
3892 | const char name = buf[0]; | |
3893 | ||
3894 | if (name < 'A' || name >= pipe_name(I915_MAX_PIPES)) | |
3895 | return -EINVAL; | |
3896 | ||
3897 | *pipe = name - 'A'; | |
3898 | ||
3899 | return 0; | |
3900 | } | |
3901 | ||
3902 | static int | |
bd9db02f | 3903 | display_crc_ctl_parse_source(const char *buf, enum intel_pipe_crc_source *s) |
926321d5 DV |
3904 | { |
3905 | int i; | |
3906 | ||
3907 | for (i = 0; i < ARRAY_SIZE(pipe_crc_sources); i++) | |
3908 | if (!strcmp(buf, pipe_crc_sources[i])) { | |
bd9db02f | 3909 | *s = i; |
926321d5 DV |
3910 | return 0; |
3911 | } | |
3912 | ||
3913 | return -EINVAL; | |
3914 | } | |
3915 | ||
bd9db02f | 3916 | static int display_crc_ctl_parse(struct drm_device *dev, char *buf, size_t len) |
926321d5 | 3917 | { |
b94dec87 | 3918 | #define N_WORDS 3 |
926321d5 | 3919 | int n_words; |
b94dec87 | 3920 | char *words[N_WORDS]; |
926321d5 | 3921 | enum pipe pipe; |
b94dec87 | 3922 | enum intel_pipe_crc_object object; |
926321d5 DV |
3923 | enum intel_pipe_crc_source source; |
3924 | ||
bd9db02f | 3925 | n_words = display_crc_ctl_tokenize(buf, words, N_WORDS); |
b94dec87 DL |
3926 | if (n_words != N_WORDS) { |
3927 | DRM_DEBUG_DRIVER("tokenize failed, a command is %d words\n", | |
3928 | N_WORDS); | |
3929 | return -EINVAL; | |
3930 | } | |
3931 | ||
bd9db02f | 3932 | if (display_crc_ctl_parse_object(words[0], &object) < 0) { |
b94dec87 | 3933 | DRM_DEBUG_DRIVER("unknown object %s\n", words[0]); |
926321d5 DV |
3934 | return -EINVAL; |
3935 | } | |
3936 | ||
bd9db02f | 3937 | if (display_crc_ctl_parse_pipe(words[1], &pipe) < 0) { |
b94dec87 | 3938 | DRM_DEBUG_DRIVER("unknown pipe %s\n", words[1]); |
926321d5 DV |
3939 | return -EINVAL; |
3940 | } | |
3941 | ||
bd9db02f | 3942 | if (display_crc_ctl_parse_source(words[2], &source) < 0) { |
b94dec87 | 3943 | DRM_DEBUG_DRIVER("unknown source %s\n", words[2]); |
926321d5 DV |
3944 | return -EINVAL; |
3945 | } | |
3946 | ||
3947 | return pipe_crc_set_source(dev, pipe, source); | |
3948 | } | |
3949 | ||
bd9db02f DL |
3950 | static ssize_t display_crc_ctl_write(struct file *file, const char __user *ubuf, |
3951 | size_t len, loff_t *offp) | |
926321d5 DV |
3952 | { |
3953 | struct seq_file *m = file->private_data; | |
3954 | struct drm_device *dev = m->private; | |
3955 | char *tmpbuf; | |
3956 | int ret; | |
3957 | ||
3958 | if (len == 0) | |
3959 | return 0; | |
3960 | ||
3961 | if (len > PAGE_SIZE - 1) { | |
3962 | DRM_DEBUG_DRIVER("expected <%lu bytes into pipe crc control\n", | |
3963 | PAGE_SIZE); | |
3964 | return -E2BIG; | |
3965 | } | |
3966 | ||
3967 | tmpbuf = kmalloc(len + 1, GFP_KERNEL); | |
3968 | if (!tmpbuf) | |
3969 | return -ENOMEM; | |
3970 | ||
3971 | if (copy_from_user(tmpbuf, ubuf, len)) { | |
3972 | ret = -EFAULT; | |
3973 | goto out; | |
3974 | } | |
3975 | tmpbuf[len] = '\0'; | |
3976 | ||
bd9db02f | 3977 | ret = display_crc_ctl_parse(dev, tmpbuf, len); |
926321d5 DV |
3978 | |
3979 | out: | |
3980 | kfree(tmpbuf); | |
3981 | if (ret < 0) | |
3982 | return ret; | |
3983 | ||
3984 | *offp += len; | |
3985 | return len; | |
3986 | } | |
3987 | ||
bd9db02f | 3988 | static const struct file_operations i915_display_crc_ctl_fops = { |
926321d5 | 3989 | .owner = THIS_MODULE, |
bd9db02f | 3990 | .open = display_crc_ctl_open, |
926321d5 DV |
3991 | .read = seq_read, |
3992 | .llseek = seq_lseek, | |
3993 | .release = single_release, | |
bd9db02f | 3994 | .write = display_crc_ctl_write |
926321d5 DV |
3995 | }; |
3996 | ||
eb3394fa TP |
3997 | static ssize_t i915_displayport_test_active_write(struct file *file, |
3998 | const char __user *ubuf, | |
3999 | size_t len, loff_t *offp) | |
4000 | { | |
4001 | char *input_buffer; | |
4002 | int status = 0; | |
4003 | struct seq_file *m; | |
4004 | struct drm_device *dev; | |
4005 | struct drm_connector *connector; | |
4006 | struct list_head *connector_list; | |
4007 | struct intel_dp *intel_dp; | |
4008 | int val = 0; | |
4009 | ||
4010 | m = file->private_data; | |
4011 | if (!m) { | |
4012 | status = -ENODEV; | |
4013 | return status; | |
4014 | } | |
4015 | dev = m->private; | |
4016 | ||
4017 | if (!dev) { | |
4018 | status = -ENODEV; | |
4019 | return status; | |
4020 | } | |
4021 | connector_list = &dev->mode_config.connector_list; | |
4022 | ||
4023 | if (len == 0) | |
4024 | return 0; | |
4025 | ||
4026 | input_buffer = kmalloc(len + 1, GFP_KERNEL); | |
4027 | if (!input_buffer) | |
4028 | return -ENOMEM; | |
4029 | ||
4030 | if (copy_from_user(input_buffer, ubuf, len)) { | |
4031 | status = -EFAULT; | |
4032 | goto out; | |
4033 | } | |
4034 | ||
4035 | input_buffer[len] = '\0'; | |
4036 | DRM_DEBUG_DRIVER("Copied %d bytes from user\n", (unsigned int)len); | |
4037 | ||
4038 | list_for_each_entry(connector, connector_list, head) { | |
4039 | ||
4040 | if (connector->connector_type != | |
4041 | DRM_MODE_CONNECTOR_DisplayPort) | |
4042 | continue; | |
4043 | ||
4044 | if (connector->connector_type == | |
4045 | DRM_MODE_CONNECTOR_DisplayPort && | |
4046 | connector->status == connector_status_connected && | |
4047 | connector->encoder != NULL) { | |
4048 | intel_dp = enc_to_intel_dp(connector->encoder); | |
4049 | status = kstrtoint(input_buffer, 10, &val); | |
4050 | if (status < 0) | |
4051 | goto out; | |
4052 | DRM_DEBUG_DRIVER("Got %d for test active\n", val); | |
4053 | /* To prevent erroneous activation of the compliance | |
4054 | * testing code, only accept an actual value of 1 here | |
4055 | */ | |
4056 | if (val == 1) | |
4057 | intel_dp->compliance_test_active = 1; | |
4058 | else | |
4059 | intel_dp->compliance_test_active = 0; | |
4060 | } | |
4061 | } | |
4062 | out: | |
4063 | kfree(input_buffer); | |
4064 | if (status < 0) | |
4065 | return status; | |
4066 | ||
4067 | *offp += len; | |
4068 | return len; | |
4069 | } | |
4070 | ||
4071 | static int i915_displayport_test_active_show(struct seq_file *m, void *data) | |
4072 | { | |
4073 | struct drm_device *dev = m->private; | |
4074 | struct drm_connector *connector; | |
4075 | struct list_head *connector_list = &dev->mode_config.connector_list; | |
4076 | struct intel_dp *intel_dp; | |
4077 | ||
4078 | if (!dev) | |
4079 | return -ENODEV; | |
4080 | ||
4081 | list_for_each_entry(connector, connector_list, head) { | |
4082 | ||
4083 | if (connector->connector_type != | |
4084 | DRM_MODE_CONNECTOR_DisplayPort) | |
4085 | continue; | |
4086 | ||
4087 | if (connector->status == connector_status_connected && | |
4088 | connector->encoder != NULL) { | |
4089 | intel_dp = enc_to_intel_dp(connector->encoder); | |
4090 | if (intel_dp->compliance_test_active) | |
4091 | seq_puts(m, "1"); | |
4092 | else | |
4093 | seq_puts(m, "0"); | |
4094 | } else | |
4095 | seq_puts(m, "0"); | |
4096 | } | |
4097 | ||
4098 | return 0; | |
4099 | } | |
4100 | ||
4101 | static int i915_displayport_test_active_open(struct inode *inode, | |
4102 | struct file *file) | |
4103 | { | |
4104 | struct drm_device *dev = inode->i_private; | |
4105 | ||
4106 | return single_open(file, i915_displayport_test_active_show, dev); | |
4107 | } | |
4108 | ||
4109 | static const struct file_operations i915_displayport_test_active_fops = { | |
4110 | .owner = THIS_MODULE, | |
4111 | .open = i915_displayport_test_active_open, | |
4112 | .read = seq_read, | |
4113 | .llseek = seq_lseek, | |
4114 | .release = single_release, | |
4115 | .write = i915_displayport_test_active_write | |
4116 | }; | |
4117 | ||
4118 | static int i915_displayport_test_data_show(struct seq_file *m, void *data) | |
4119 | { | |
4120 | struct drm_device *dev = m->private; | |
4121 | struct drm_connector *connector; | |
4122 | struct list_head *connector_list = &dev->mode_config.connector_list; | |
4123 | struct intel_dp *intel_dp; | |
4124 | ||
4125 | if (!dev) | |
4126 | return -ENODEV; | |
4127 | ||
4128 | list_for_each_entry(connector, connector_list, head) { | |
4129 | ||
4130 | if (connector->connector_type != | |
4131 | DRM_MODE_CONNECTOR_DisplayPort) | |
4132 | continue; | |
4133 | ||
4134 | if (connector->status == connector_status_connected && | |
4135 | connector->encoder != NULL) { | |
4136 | intel_dp = enc_to_intel_dp(connector->encoder); | |
4137 | seq_printf(m, "%lx", intel_dp->compliance_test_data); | |
4138 | } else | |
4139 | seq_puts(m, "0"); | |
4140 | } | |
4141 | ||
4142 | return 0; | |
4143 | } | |
4144 | static int i915_displayport_test_data_open(struct inode *inode, | |
4145 | struct file *file) | |
4146 | { | |
4147 | struct drm_device *dev = inode->i_private; | |
4148 | ||
4149 | return single_open(file, i915_displayport_test_data_show, dev); | |
4150 | } | |
4151 | ||
4152 | static const struct file_operations i915_displayport_test_data_fops = { | |
4153 | .owner = THIS_MODULE, | |
4154 | .open = i915_displayport_test_data_open, | |
4155 | .read = seq_read, | |
4156 | .llseek = seq_lseek, | |
4157 | .release = single_release | |
4158 | }; | |
4159 | ||
4160 | static int i915_displayport_test_type_show(struct seq_file *m, void *data) | |
4161 | { | |
4162 | struct drm_device *dev = m->private; | |
4163 | struct drm_connector *connector; | |
4164 | struct list_head *connector_list = &dev->mode_config.connector_list; | |
4165 | struct intel_dp *intel_dp; | |
4166 | ||
4167 | if (!dev) | |
4168 | return -ENODEV; | |
4169 | ||
4170 | list_for_each_entry(connector, connector_list, head) { | |
4171 | ||
4172 | if (connector->connector_type != | |
4173 | DRM_MODE_CONNECTOR_DisplayPort) | |
4174 | continue; | |
4175 | ||
4176 | if (connector->status == connector_status_connected && | |
4177 | connector->encoder != NULL) { | |
4178 | intel_dp = enc_to_intel_dp(connector->encoder); | |
4179 | seq_printf(m, "%02lx", intel_dp->compliance_test_type); | |
4180 | } else | |
4181 | seq_puts(m, "0"); | |
4182 | } | |
4183 | ||
4184 | return 0; | |
4185 | } | |
4186 | ||
4187 | static int i915_displayport_test_type_open(struct inode *inode, | |
4188 | struct file *file) | |
4189 | { | |
4190 | struct drm_device *dev = inode->i_private; | |
4191 | ||
4192 | return single_open(file, i915_displayport_test_type_show, dev); | |
4193 | } | |
4194 | ||
4195 | static const struct file_operations i915_displayport_test_type_fops = { | |
4196 | .owner = THIS_MODULE, | |
4197 | .open = i915_displayport_test_type_open, | |
4198 | .read = seq_read, | |
4199 | .llseek = seq_lseek, | |
4200 | .release = single_release | |
4201 | }; | |
4202 | ||
97e94b22 | 4203 | static void wm_latency_show(struct seq_file *m, const uint16_t wm[8]) |
369a1342 VS |
4204 | { |
4205 | struct drm_device *dev = m->private; | |
369a1342 | 4206 | int level; |
de38b95c VS |
4207 | int num_levels; |
4208 | ||
4209 | if (IS_CHERRYVIEW(dev)) | |
4210 | num_levels = 3; | |
4211 | else if (IS_VALLEYVIEW(dev)) | |
4212 | num_levels = 1; | |
4213 | else | |
4214 | num_levels = ilk_wm_max_level(dev) + 1; | |
369a1342 VS |
4215 | |
4216 | drm_modeset_lock_all(dev); | |
4217 | ||
4218 | for (level = 0; level < num_levels; level++) { | |
4219 | unsigned int latency = wm[level]; | |
4220 | ||
97e94b22 DL |
4221 | /* |
4222 | * - WM1+ latency values in 0.5us units | |
de38b95c | 4223 | * - latencies are in us on gen9/vlv/chv |
97e94b22 | 4224 | */ |
de38b95c | 4225 | if (INTEL_INFO(dev)->gen >= 9 || IS_VALLEYVIEW(dev)) |
97e94b22 DL |
4226 | latency *= 10; |
4227 | else if (level > 0) | |
369a1342 VS |
4228 | latency *= 5; |
4229 | ||
4230 | seq_printf(m, "WM%d %u (%u.%u usec)\n", | |
97e94b22 | 4231 | level, wm[level], latency / 10, latency % 10); |
369a1342 VS |
4232 | } |
4233 | ||
4234 | drm_modeset_unlock_all(dev); | |
4235 | } | |
4236 | ||
4237 | static int pri_wm_latency_show(struct seq_file *m, void *data) | |
4238 | { | |
4239 | struct drm_device *dev = m->private; | |
97e94b22 DL |
4240 | struct drm_i915_private *dev_priv = dev->dev_private; |
4241 | const uint16_t *latencies; | |
4242 | ||
4243 | if (INTEL_INFO(dev)->gen >= 9) | |
4244 | latencies = dev_priv->wm.skl_latency; | |
4245 | else | |
4246 | latencies = to_i915(dev)->wm.pri_latency; | |
369a1342 | 4247 | |
97e94b22 | 4248 | wm_latency_show(m, latencies); |
369a1342 VS |
4249 | |
4250 | return 0; | |
4251 | } | |
4252 | ||
4253 | static int spr_wm_latency_show(struct seq_file *m, void *data) | |
4254 | { | |
4255 | struct drm_device *dev = m->private; | |
97e94b22 DL |
4256 | struct drm_i915_private *dev_priv = dev->dev_private; |
4257 | const uint16_t *latencies; | |
4258 | ||
4259 | if (INTEL_INFO(dev)->gen >= 9) | |
4260 | latencies = dev_priv->wm.skl_latency; | |
4261 | else | |
4262 | latencies = to_i915(dev)->wm.spr_latency; | |
369a1342 | 4263 | |
97e94b22 | 4264 | wm_latency_show(m, latencies); |
369a1342 VS |
4265 | |
4266 | return 0; | |
4267 | } | |
4268 | ||
4269 | static int cur_wm_latency_show(struct seq_file *m, void *data) | |
4270 | { | |
4271 | struct drm_device *dev = m->private; | |
97e94b22 DL |
4272 | struct drm_i915_private *dev_priv = dev->dev_private; |
4273 | const uint16_t *latencies; | |
4274 | ||
4275 | if (INTEL_INFO(dev)->gen >= 9) | |
4276 | latencies = dev_priv->wm.skl_latency; | |
4277 | else | |
4278 | latencies = to_i915(dev)->wm.cur_latency; | |
369a1342 | 4279 | |
97e94b22 | 4280 | wm_latency_show(m, latencies); |
369a1342 VS |
4281 | |
4282 | return 0; | |
4283 | } | |
4284 | ||
4285 | static int pri_wm_latency_open(struct inode *inode, struct file *file) | |
4286 | { | |
4287 | struct drm_device *dev = inode->i_private; | |
4288 | ||
de38b95c | 4289 | if (INTEL_INFO(dev)->gen < 5) |
369a1342 VS |
4290 | return -ENODEV; |
4291 | ||
4292 | return single_open(file, pri_wm_latency_show, dev); | |
4293 | } | |
4294 | ||
4295 | static int spr_wm_latency_open(struct inode *inode, struct file *file) | |
4296 | { | |
4297 | struct drm_device *dev = inode->i_private; | |
4298 | ||
9ad0257c | 4299 | if (HAS_GMCH_DISPLAY(dev)) |
369a1342 VS |
4300 | return -ENODEV; |
4301 | ||
4302 | return single_open(file, spr_wm_latency_show, dev); | |
4303 | } | |
4304 | ||
4305 | static int cur_wm_latency_open(struct inode *inode, struct file *file) | |
4306 | { | |
4307 | struct drm_device *dev = inode->i_private; | |
4308 | ||
9ad0257c | 4309 | if (HAS_GMCH_DISPLAY(dev)) |
369a1342 VS |
4310 | return -ENODEV; |
4311 | ||
4312 | return single_open(file, cur_wm_latency_show, dev); | |
4313 | } | |
4314 | ||
4315 | static ssize_t wm_latency_write(struct file *file, const char __user *ubuf, | |
97e94b22 | 4316 | size_t len, loff_t *offp, uint16_t wm[8]) |
369a1342 VS |
4317 | { |
4318 | struct seq_file *m = file->private_data; | |
4319 | struct drm_device *dev = m->private; | |
97e94b22 | 4320 | uint16_t new[8] = { 0 }; |
de38b95c | 4321 | int num_levels; |
369a1342 VS |
4322 | int level; |
4323 | int ret; | |
4324 | char tmp[32]; | |
4325 | ||
de38b95c VS |
4326 | if (IS_CHERRYVIEW(dev)) |
4327 | num_levels = 3; | |
4328 | else if (IS_VALLEYVIEW(dev)) | |
4329 | num_levels = 1; | |
4330 | else | |
4331 | num_levels = ilk_wm_max_level(dev) + 1; | |
4332 | ||
369a1342 VS |
4333 | if (len >= sizeof(tmp)) |
4334 | return -EINVAL; | |
4335 | ||
4336 | if (copy_from_user(tmp, ubuf, len)) | |
4337 | return -EFAULT; | |
4338 | ||
4339 | tmp[len] = '\0'; | |
4340 | ||
97e94b22 DL |
4341 | ret = sscanf(tmp, "%hu %hu %hu %hu %hu %hu %hu %hu", |
4342 | &new[0], &new[1], &new[2], &new[3], | |
4343 | &new[4], &new[5], &new[6], &new[7]); | |
369a1342 VS |
4344 | if (ret != num_levels) |
4345 | return -EINVAL; | |
4346 | ||
4347 | drm_modeset_lock_all(dev); | |
4348 | ||
4349 | for (level = 0; level < num_levels; level++) | |
4350 | wm[level] = new[level]; | |
4351 | ||
4352 | drm_modeset_unlock_all(dev); | |
4353 | ||
4354 | return len; | |
4355 | } | |
4356 | ||
4357 | ||
4358 | static ssize_t pri_wm_latency_write(struct file *file, const char __user *ubuf, | |
4359 | size_t len, loff_t *offp) | |
4360 | { | |
4361 | struct seq_file *m = file->private_data; | |
4362 | struct drm_device *dev = m->private; | |
97e94b22 DL |
4363 | struct drm_i915_private *dev_priv = dev->dev_private; |
4364 | uint16_t *latencies; | |
369a1342 | 4365 | |
97e94b22 DL |
4366 | if (INTEL_INFO(dev)->gen >= 9) |
4367 | latencies = dev_priv->wm.skl_latency; | |
4368 | else | |
4369 | latencies = to_i915(dev)->wm.pri_latency; | |
4370 | ||
4371 | return wm_latency_write(file, ubuf, len, offp, latencies); | |
369a1342 VS |
4372 | } |
4373 | ||
4374 | static ssize_t spr_wm_latency_write(struct file *file, const char __user *ubuf, | |
4375 | size_t len, loff_t *offp) | |
4376 | { | |
4377 | struct seq_file *m = file->private_data; | |
4378 | struct drm_device *dev = m->private; | |
97e94b22 DL |
4379 | struct drm_i915_private *dev_priv = dev->dev_private; |
4380 | uint16_t *latencies; | |
369a1342 | 4381 | |
97e94b22 DL |
4382 | if (INTEL_INFO(dev)->gen >= 9) |
4383 | latencies = dev_priv->wm.skl_latency; | |
4384 | else | |
4385 | latencies = to_i915(dev)->wm.spr_latency; | |
4386 | ||
4387 | return wm_latency_write(file, ubuf, len, offp, latencies); | |
369a1342 VS |
4388 | } |
4389 | ||
4390 | static ssize_t cur_wm_latency_write(struct file *file, const char __user *ubuf, | |
4391 | size_t len, loff_t *offp) | |
4392 | { | |
4393 | struct seq_file *m = file->private_data; | |
4394 | struct drm_device *dev = m->private; | |
97e94b22 DL |
4395 | struct drm_i915_private *dev_priv = dev->dev_private; |
4396 | uint16_t *latencies; | |
4397 | ||
4398 | if (INTEL_INFO(dev)->gen >= 9) | |
4399 | latencies = dev_priv->wm.skl_latency; | |
4400 | else | |
4401 | latencies = to_i915(dev)->wm.cur_latency; | |
369a1342 | 4402 | |
97e94b22 | 4403 | return wm_latency_write(file, ubuf, len, offp, latencies); |
369a1342 VS |
4404 | } |
4405 | ||
4406 | static const struct file_operations i915_pri_wm_latency_fops = { | |
4407 | .owner = THIS_MODULE, | |
4408 | .open = pri_wm_latency_open, | |
4409 | .read = seq_read, | |
4410 | .llseek = seq_lseek, | |
4411 | .release = single_release, | |
4412 | .write = pri_wm_latency_write | |
4413 | }; | |
4414 | ||
4415 | static const struct file_operations i915_spr_wm_latency_fops = { | |
4416 | .owner = THIS_MODULE, | |
4417 | .open = spr_wm_latency_open, | |
4418 | .read = seq_read, | |
4419 | .llseek = seq_lseek, | |
4420 | .release = single_release, | |
4421 | .write = spr_wm_latency_write | |
4422 | }; | |
4423 | ||
4424 | static const struct file_operations i915_cur_wm_latency_fops = { | |
4425 | .owner = THIS_MODULE, | |
4426 | .open = cur_wm_latency_open, | |
4427 | .read = seq_read, | |
4428 | .llseek = seq_lseek, | |
4429 | .release = single_release, | |
4430 | .write = cur_wm_latency_write | |
4431 | }; | |
4432 | ||
647416f9 KC |
4433 | static int |
4434 | i915_wedged_get(void *data, u64 *val) | |
f3cd474b | 4435 | { |
647416f9 | 4436 | struct drm_device *dev = data; |
e277a1f8 | 4437 | struct drm_i915_private *dev_priv = dev->dev_private; |
f3cd474b | 4438 | |
647416f9 | 4439 | *val = atomic_read(&dev_priv->gpu_error.reset_counter); |
f3cd474b | 4440 | |
647416f9 | 4441 | return 0; |
f3cd474b CW |
4442 | } |
4443 | ||
647416f9 KC |
4444 | static int |
4445 | i915_wedged_set(void *data, u64 val) | |
f3cd474b | 4446 | { |
647416f9 | 4447 | struct drm_device *dev = data; |
d46c0517 ID |
4448 | struct drm_i915_private *dev_priv = dev->dev_private; |
4449 | ||
b8d24a06 MK |
4450 | /* |
4451 | * There is no safeguard against this debugfs entry colliding | |
4452 | * with the hangcheck calling same i915_handle_error() in | |
4453 | * parallel, causing an explosion. For now we assume that the | |
4454 | * test harness is responsible enough not to inject gpu hangs | |
4455 | * while it is writing to 'i915_wedged' | |
4456 | */ | |
4457 | ||
4458 | if (i915_reset_in_progress(&dev_priv->gpu_error)) | |
4459 | return -EAGAIN; | |
4460 | ||
d46c0517 | 4461 | intel_runtime_pm_get(dev_priv); |
f3cd474b | 4462 | |
58174462 MK |
4463 | i915_handle_error(dev, val, |
4464 | "Manually setting wedged to %llu", val); | |
d46c0517 ID |
4465 | |
4466 | intel_runtime_pm_put(dev_priv); | |
4467 | ||
647416f9 | 4468 | return 0; |
f3cd474b CW |
4469 | } |
4470 | ||
647416f9 KC |
4471 | DEFINE_SIMPLE_ATTRIBUTE(i915_wedged_fops, |
4472 | i915_wedged_get, i915_wedged_set, | |
3a3b4f98 | 4473 | "%llu\n"); |
f3cd474b | 4474 | |
647416f9 KC |
4475 | static int |
4476 | i915_ring_stop_get(void *data, u64 *val) | |
e5eb3d63 | 4477 | { |
647416f9 | 4478 | struct drm_device *dev = data; |
e277a1f8 | 4479 | struct drm_i915_private *dev_priv = dev->dev_private; |
e5eb3d63 | 4480 | |
647416f9 | 4481 | *val = dev_priv->gpu_error.stop_rings; |
e5eb3d63 | 4482 | |
647416f9 | 4483 | return 0; |
e5eb3d63 DV |
4484 | } |
4485 | ||
647416f9 KC |
4486 | static int |
4487 | i915_ring_stop_set(void *data, u64 val) | |
e5eb3d63 | 4488 | { |
647416f9 | 4489 | struct drm_device *dev = data; |
e5eb3d63 | 4490 | struct drm_i915_private *dev_priv = dev->dev_private; |
647416f9 | 4491 | int ret; |
e5eb3d63 | 4492 | |
647416f9 | 4493 | DRM_DEBUG_DRIVER("Stopping rings 0x%08llx\n", val); |
e5eb3d63 | 4494 | |
22bcfc6a DV |
4495 | ret = mutex_lock_interruptible(&dev->struct_mutex); |
4496 | if (ret) | |
4497 | return ret; | |
4498 | ||
99584db3 | 4499 | dev_priv->gpu_error.stop_rings = val; |
e5eb3d63 DV |
4500 | mutex_unlock(&dev->struct_mutex); |
4501 | ||
647416f9 | 4502 | return 0; |
e5eb3d63 DV |
4503 | } |
4504 | ||
647416f9 KC |
4505 | DEFINE_SIMPLE_ATTRIBUTE(i915_ring_stop_fops, |
4506 | i915_ring_stop_get, i915_ring_stop_set, | |
4507 | "0x%08llx\n"); | |
d5442303 | 4508 | |
094f9a54 CW |
4509 | static int |
4510 | i915_ring_missed_irq_get(void *data, u64 *val) | |
4511 | { | |
4512 | struct drm_device *dev = data; | |
4513 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4514 | ||
4515 | *val = dev_priv->gpu_error.missed_irq_rings; | |
4516 | return 0; | |
4517 | } | |
4518 | ||
4519 | static int | |
4520 | i915_ring_missed_irq_set(void *data, u64 val) | |
4521 | { | |
4522 | struct drm_device *dev = data; | |
4523 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4524 | int ret; | |
4525 | ||
4526 | /* Lock against concurrent debugfs callers */ | |
4527 | ret = mutex_lock_interruptible(&dev->struct_mutex); | |
4528 | if (ret) | |
4529 | return ret; | |
4530 | dev_priv->gpu_error.missed_irq_rings = val; | |
4531 | mutex_unlock(&dev->struct_mutex); | |
4532 | ||
4533 | return 0; | |
4534 | } | |
4535 | ||
4536 | DEFINE_SIMPLE_ATTRIBUTE(i915_ring_missed_irq_fops, | |
4537 | i915_ring_missed_irq_get, i915_ring_missed_irq_set, | |
4538 | "0x%08llx\n"); | |
4539 | ||
4540 | static int | |
4541 | i915_ring_test_irq_get(void *data, u64 *val) | |
4542 | { | |
4543 | struct drm_device *dev = data; | |
4544 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4545 | ||
4546 | *val = dev_priv->gpu_error.test_irq_rings; | |
4547 | ||
4548 | return 0; | |
4549 | } | |
4550 | ||
4551 | static int | |
4552 | i915_ring_test_irq_set(void *data, u64 val) | |
4553 | { | |
4554 | struct drm_device *dev = data; | |
4555 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4556 | int ret; | |
4557 | ||
4558 | DRM_DEBUG_DRIVER("Masking interrupts on rings 0x%08llx\n", val); | |
4559 | ||
4560 | /* Lock against concurrent debugfs callers */ | |
4561 | ret = mutex_lock_interruptible(&dev->struct_mutex); | |
4562 | if (ret) | |
4563 | return ret; | |
4564 | ||
4565 | dev_priv->gpu_error.test_irq_rings = val; | |
4566 | mutex_unlock(&dev->struct_mutex); | |
4567 | ||
4568 | return 0; | |
4569 | } | |
4570 | ||
4571 | DEFINE_SIMPLE_ATTRIBUTE(i915_ring_test_irq_fops, | |
4572 | i915_ring_test_irq_get, i915_ring_test_irq_set, | |
4573 | "0x%08llx\n"); | |
4574 | ||
dd624afd CW |
4575 | #define DROP_UNBOUND 0x1 |
4576 | #define DROP_BOUND 0x2 | |
4577 | #define DROP_RETIRE 0x4 | |
4578 | #define DROP_ACTIVE 0x8 | |
4579 | #define DROP_ALL (DROP_UNBOUND | \ | |
4580 | DROP_BOUND | \ | |
4581 | DROP_RETIRE | \ | |
4582 | DROP_ACTIVE) | |
647416f9 KC |
4583 | static int |
4584 | i915_drop_caches_get(void *data, u64 *val) | |
dd624afd | 4585 | { |
647416f9 | 4586 | *val = DROP_ALL; |
dd624afd | 4587 | |
647416f9 | 4588 | return 0; |
dd624afd CW |
4589 | } |
4590 | ||
647416f9 KC |
4591 | static int |
4592 | i915_drop_caches_set(void *data, u64 val) | |
dd624afd | 4593 | { |
647416f9 | 4594 | struct drm_device *dev = data; |
dd624afd | 4595 | struct drm_i915_private *dev_priv = dev->dev_private; |
647416f9 | 4596 | int ret; |
dd624afd | 4597 | |
2f9fe5ff | 4598 | DRM_DEBUG("Dropping caches: 0x%08llx\n", val); |
dd624afd CW |
4599 | |
4600 | /* No need to check and wait for gpu resets, only libdrm auto-restarts | |
4601 | * on ioctls on -EAGAIN. */ | |
4602 | ret = mutex_lock_interruptible(&dev->struct_mutex); | |
4603 | if (ret) | |
4604 | return ret; | |
4605 | ||
4606 | if (val & DROP_ACTIVE) { | |
4607 | ret = i915_gpu_idle(dev); | |
4608 | if (ret) | |
4609 | goto unlock; | |
4610 | } | |
4611 | ||
4612 | if (val & (DROP_RETIRE | DROP_ACTIVE)) | |
4613 | i915_gem_retire_requests(dev); | |
4614 | ||
21ab4e74 CW |
4615 | if (val & DROP_BOUND) |
4616 | i915_gem_shrink(dev_priv, LONG_MAX, I915_SHRINK_BOUND); | |
4ad72b7f | 4617 | |
21ab4e74 CW |
4618 | if (val & DROP_UNBOUND) |
4619 | i915_gem_shrink(dev_priv, LONG_MAX, I915_SHRINK_UNBOUND); | |
dd624afd CW |
4620 | |
4621 | unlock: | |
4622 | mutex_unlock(&dev->struct_mutex); | |
4623 | ||
647416f9 | 4624 | return ret; |
dd624afd CW |
4625 | } |
4626 | ||
647416f9 KC |
4627 | DEFINE_SIMPLE_ATTRIBUTE(i915_drop_caches_fops, |
4628 | i915_drop_caches_get, i915_drop_caches_set, | |
4629 | "0x%08llx\n"); | |
dd624afd | 4630 | |
647416f9 KC |
4631 | static int |
4632 | i915_max_freq_get(void *data, u64 *val) | |
358733e9 | 4633 | { |
647416f9 | 4634 | struct drm_device *dev = data; |
e277a1f8 | 4635 | struct drm_i915_private *dev_priv = dev->dev_private; |
647416f9 | 4636 | int ret; |
004777cb | 4637 | |
daa3afb2 | 4638 | if (INTEL_INFO(dev)->gen < 6) |
004777cb DV |
4639 | return -ENODEV; |
4640 | ||
5c9669ce TR |
4641 | flush_delayed_work(&dev_priv->rps.delayed_resume_work); |
4642 | ||
4fc688ce | 4643 | ret = mutex_lock_interruptible(&dev_priv->rps.hw_lock); |
004777cb DV |
4644 | if (ret) |
4645 | return ret; | |
358733e9 | 4646 | |
7c59a9c1 | 4647 | *val = intel_gpu_freq(dev_priv, dev_priv->rps.max_freq_softlimit); |
4fc688ce | 4648 | mutex_unlock(&dev_priv->rps.hw_lock); |
358733e9 | 4649 | |
647416f9 | 4650 | return 0; |
358733e9 JB |
4651 | } |
4652 | ||
647416f9 KC |
4653 | static int |
4654 | i915_max_freq_set(void *data, u64 val) | |
358733e9 | 4655 | { |
647416f9 | 4656 | struct drm_device *dev = data; |
358733e9 | 4657 | struct drm_i915_private *dev_priv = dev->dev_private; |
bc4d91f6 | 4658 | u32 hw_max, hw_min; |
647416f9 | 4659 | int ret; |
004777cb | 4660 | |
daa3afb2 | 4661 | if (INTEL_INFO(dev)->gen < 6) |
004777cb | 4662 | return -ENODEV; |
358733e9 | 4663 | |
5c9669ce TR |
4664 | flush_delayed_work(&dev_priv->rps.delayed_resume_work); |
4665 | ||
647416f9 | 4666 | DRM_DEBUG_DRIVER("Manually setting max freq to %llu\n", val); |
358733e9 | 4667 | |
4fc688ce | 4668 | ret = mutex_lock_interruptible(&dev_priv->rps.hw_lock); |
004777cb DV |
4669 | if (ret) |
4670 | return ret; | |
4671 | ||
358733e9 JB |
4672 | /* |
4673 | * Turbo will still be enabled, but won't go above the set value. | |
4674 | */ | |
bc4d91f6 | 4675 | val = intel_freq_opcode(dev_priv, val); |
dd0a1aa1 | 4676 | |
bc4d91f6 AG |
4677 | hw_max = dev_priv->rps.max_freq; |
4678 | hw_min = dev_priv->rps.min_freq; | |
dd0a1aa1 | 4679 | |
b39fb297 | 4680 | if (val < hw_min || val > hw_max || val < dev_priv->rps.min_freq_softlimit) { |
dd0a1aa1 JM |
4681 | mutex_unlock(&dev_priv->rps.hw_lock); |
4682 | return -EINVAL; | |
0a073b84 JB |
4683 | } |
4684 | ||
b39fb297 | 4685 | dev_priv->rps.max_freq_softlimit = val; |
dd0a1aa1 | 4686 | |
ffe02b40 | 4687 | intel_set_rps(dev, val); |
dd0a1aa1 | 4688 | |
4fc688ce | 4689 | mutex_unlock(&dev_priv->rps.hw_lock); |
358733e9 | 4690 | |
647416f9 | 4691 | return 0; |
358733e9 JB |
4692 | } |
4693 | ||
647416f9 KC |
4694 | DEFINE_SIMPLE_ATTRIBUTE(i915_max_freq_fops, |
4695 | i915_max_freq_get, i915_max_freq_set, | |
3a3b4f98 | 4696 | "%llu\n"); |
358733e9 | 4697 | |
647416f9 KC |
4698 | static int |
4699 | i915_min_freq_get(void *data, u64 *val) | |
1523c310 | 4700 | { |
647416f9 | 4701 | struct drm_device *dev = data; |
e277a1f8 | 4702 | struct drm_i915_private *dev_priv = dev->dev_private; |
647416f9 | 4703 | int ret; |
004777cb | 4704 | |
daa3afb2 | 4705 | if (INTEL_INFO(dev)->gen < 6) |
004777cb DV |
4706 | return -ENODEV; |
4707 | ||
5c9669ce TR |
4708 | flush_delayed_work(&dev_priv->rps.delayed_resume_work); |
4709 | ||
4fc688ce | 4710 | ret = mutex_lock_interruptible(&dev_priv->rps.hw_lock); |
004777cb DV |
4711 | if (ret) |
4712 | return ret; | |
1523c310 | 4713 | |
7c59a9c1 | 4714 | *val = intel_gpu_freq(dev_priv, dev_priv->rps.min_freq_softlimit); |
4fc688ce | 4715 | mutex_unlock(&dev_priv->rps.hw_lock); |
1523c310 | 4716 | |
647416f9 | 4717 | return 0; |
1523c310 JB |
4718 | } |
4719 | ||
647416f9 KC |
4720 | static int |
4721 | i915_min_freq_set(void *data, u64 val) | |
1523c310 | 4722 | { |
647416f9 | 4723 | struct drm_device *dev = data; |
1523c310 | 4724 | struct drm_i915_private *dev_priv = dev->dev_private; |
bc4d91f6 | 4725 | u32 hw_max, hw_min; |
647416f9 | 4726 | int ret; |
004777cb | 4727 | |
daa3afb2 | 4728 | if (INTEL_INFO(dev)->gen < 6) |
004777cb | 4729 | return -ENODEV; |
1523c310 | 4730 | |
5c9669ce TR |
4731 | flush_delayed_work(&dev_priv->rps.delayed_resume_work); |
4732 | ||
647416f9 | 4733 | DRM_DEBUG_DRIVER("Manually setting min freq to %llu\n", val); |
1523c310 | 4734 | |
4fc688ce | 4735 | ret = mutex_lock_interruptible(&dev_priv->rps.hw_lock); |
004777cb DV |
4736 | if (ret) |
4737 | return ret; | |
4738 | ||
1523c310 JB |
4739 | /* |
4740 | * Turbo will still be enabled, but won't go below the set value. | |
4741 | */ | |
bc4d91f6 | 4742 | val = intel_freq_opcode(dev_priv, val); |
dd0a1aa1 | 4743 | |
bc4d91f6 AG |
4744 | hw_max = dev_priv->rps.max_freq; |
4745 | hw_min = dev_priv->rps.min_freq; | |
dd0a1aa1 | 4746 | |
b39fb297 | 4747 | if (val < hw_min || val > hw_max || val > dev_priv->rps.max_freq_softlimit) { |
dd0a1aa1 JM |
4748 | mutex_unlock(&dev_priv->rps.hw_lock); |
4749 | return -EINVAL; | |
0a073b84 | 4750 | } |
dd0a1aa1 | 4751 | |
b39fb297 | 4752 | dev_priv->rps.min_freq_softlimit = val; |
dd0a1aa1 | 4753 | |
ffe02b40 | 4754 | intel_set_rps(dev, val); |
dd0a1aa1 | 4755 | |
4fc688ce | 4756 | mutex_unlock(&dev_priv->rps.hw_lock); |
1523c310 | 4757 | |
647416f9 | 4758 | return 0; |
1523c310 JB |
4759 | } |
4760 | ||
647416f9 KC |
4761 | DEFINE_SIMPLE_ATTRIBUTE(i915_min_freq_fops, |
4762 | i915_min_freq_get, i915_min_freq_set, | |
3a3b4f98 | 4763 | "%llu\n"); |
1523c310 | 4764 | |
647416f9 KC |
4765 | static int |
4766 | i915_cache_sharing_get(void *data, u64 *val) | |
07b7ddd9 | 4767 | { |
647416f9 | 4768 | struct drm_device *dev = data; |
e277a1f8 | 4769 | struct drm_i915_private *dev_priv = dev->dev_private; |
07b7ddd9 | 4770 | u32 snpcr; |
647416f9 | 4771 | int ret; |
07b7ddd9 | 4772 | |
004777cb DV |
4773 | if (!(IS_GEN6(dev) || IS_GEN7(dev))) |
4774 | return -ENODEV; | |
4775 | ||
22bcfc6a DV |
4776 | ret = mutex_lock_interruptible(&dev->struct_mutex); |
4777 | if (ret) | |
4778 | return ret; | |
c8c8fb33 | 4779 | intel_runtime_pm_get(dev_priv); |
22bcfc6a | 4780 | |
07b7ddd9 | 4781 | snpcr = I915_READ(GEN6_MBCUNIT_SNPCR); |
c8c8fb33 PZ |
4782 | |
4783 | intel_runtime_pm_put(dev_priv); | |
07b7ddd9 JB |
4784 | mutex_unlock(&dev_priv->dev->struct_mutex); |
4785 | ||
647416f9 | 4786 | *val = (snpcr & GEN6_MBC_SNPCR_MASK) >> GEN6_MBC_SNPCR_SHIFT; |
07b7ddd9 | 4787 | |
647416f9 | 4788 | return 0; |
07b7ddd9 JB |
4789 | } |
4790 | ||
647416f9 KC |
4791 | static int |
4792 | i915_cache_sharing_set(void *data, u64 val) | |
07b7ddd9 | 4793 | { |
647416f9 | 4794 | struct drm_device *dev = data; |
07b7ddd9 | 4795 | struct drm_i915_private *dev_priv = dev->dev_private; |
07b7ddd9 | 4796 | u32 snpcr; |
07b7ddd9 | 4797 | |
004777cb DV |
4798 | if (!(IS_GEN6(dev) || IS_GEN7(dev))) |
4799 | return -ENODEV; | |
4800 | ||
647416f9 | 4801 | if (val > 3) |
07b7ddd9 JB |
4802 | return -EINVAL; |
4803 | ||
c8c8fb33 | 4804 | intel_runtime_pm_get(dev_priv); |
647416f9 | 4805 | DRM_DEBUG_DRIVER("Manually setting uncore sharing to %llu\n", val); |
07b7ddd9 JB |
4806 | |
4807 | /* Update the cache sharing policy here as well */ | |
4808 | snpcr = I915_READ(GEN6_MBCUNIT_SNPCR); | |
4809 | snpcr &= ~GEN6_MBC_SNPCR_MASK; | |
4810 | snpcr |= (val << GEN6_MBC_SNPCR_SHIFT); | |
4811 | I915_WRITE(GEN6_MBCUNIT_SNPCR, snpcr); | |
4812 | ||
c8c8fb33 | 4813 | intel_runtime_pm_put(dev_priv); |
647416f9 | 4814 | return 0; |
07b7ddd9 JB |
4815 | } |
4816 | ||
647416f9 KC |
4817 | DEFINE_SIMPLE_ATTRIBUTE(i915_cache_sharing_fops, |
4818 | i915_cache_sharing_get, i915_cache_sharing_set, | |
4819 | "%llu\n"); | |
07b7ddd9 | 4820 | |
5d39525a JM |
4821 | struct sseu_dev_status { |
4822 | unsigned int slice_total; | |
4823 | unsigned int subslice_total; | |
4824 | unsigned int subslice_per_slice; | |
4825 | unsigned int eu_total; | |
4826 | unsigned int eu_per_subslice; | |
4827 | }; | |
4828 | ||
4829 | static void cherryview_sseu_device_status(struct drm_device *dev, | |
4830 | struct sseu_dev_status *stat) | |
4831 | { | |
4832 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4833 | const int ss_max = 2; | |
4834 | int ss; | |
4835 | u32 sig1[ss_max], sig2[ss_max]; | |
4836 | ||
4837 | sig1[0] = I915_READ(CHV_POWER_SS0_SIG1); | |
4838 | sig1[1] = I915_READ(CHV_POWER_SS1_SIG1); | |
4839 | sig2[0] = I915_READ(CHV_POWER_SS0_SIG2); | |
4840 | sig2[1] = I915_READ(CHV_POWER_SS1_SIG2); | |
4841 | ||
4842 | for (ss = 0; ss < ss_max; ss++) { | |
4843 | unsigned int eu_cnt; | |
4844 | ||
4845 | if (sig1[ss] & CHV_SS_PG_ENABLE) | |
4846 | /* skip disabled subslice */ | |
4847 | continue; | |
4848 | ||
4849 | stat->slice_total = 1; | |
4850 | stat->subslice_per_slice++; | |
4851 | eu_cnt = ((sig1[ss] & CHV_EU08_PG_ENABLE) ? 0 : 2) + | |
4852 | ((sig1[ss] & CHV_EU19_PG_ENABLE) ? 0 : 2) + | |
4853 | ((sig1[ss] & CHV_EU210_PG_ENABLE) ? 0 : 2) + | |
4854 | ((sig2[ss] & CHV_EU311_PG_ENABLE) ? 0 : 2); | |
4855 | stat->eu_total += eu_cnt; | |
4856 | stat->eu_per_subslice = max(stat->eu_per_subslice, eu_cnt); | |
4857 | } | |
4858 | stat->subslice_total = stat->subslice_per_slice; | |
4859 | } | |
4860 | ||
4861 | static void gen9_sseu_device_status(struct drm_device *dev, | |
4862 | struct sseu_dev_status *stat) | |
4863 | { | |
4864 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1c046bc1 | 4865 | int s_max = 3, ss_max = 4; |
5d39525a JM |
4866 | int s, ss; |
4867 | u32 s_reg[s_max], eu_reg[2*s_max], eu_mask[2]; | |
4868 | ||
1c046bc1 JM |
4869 | /* BXT has a single slice and at most 3 subslices. */ |
4870 | if (IS_BROXTON(dev)) { | |
4871 | s_max = 1; | |
4872 | ss_max = 3; | |
4873 | } | |
4874 | ||
4875 | for (s = 0; s < s_max; s++) { | |
4876 | s_reg[s] = I915_READ(GEN9_SLICE_PGCTL_ACK(s)); | |
4877 | eu_reg[2*s] = I915_READ(GEN9_SS01_EU_PGCTL_ACK(s)); | |
4878 | eu_reg[2*s + 1] = I915_READ(GEN9_SS23_EU_PGCTL_ACK(s)); | |
4879 | } | |
4880 | ||
5d39525a JM |
4881 | eu_mask[0] = GEN9_PGCTL_SSA_EU08_ACK | |
4882 | GEN9_PGCTL_SSA_EU19_ACK | | |
4883 | GEN9_PGCTL_SSA_EU210_ACK | | |
4884 | GEN9_PGCTL_SSA_EU311_ACK; | |
4885 | eu_mask[1] = GEN9_PGCTL_SSB_EU08_ACK | | |
4886 | GEN9_PGCTL_SSB_EU19_ACK | | |
4887 | GEN9_PGCTL_SSB_EU210_ACK | | |
4888 | GEN9_PGCTL_SSB_EU311_ACK; | |
4889 | ||
4890 | for (s = 0; s < s_max; s++) { | |
1c046bc1 JM |
4891 | unsigned int ss_cnt = 0; |
4892 | ||
5d39525a JM |
4893 | if ((s_reg[s] & GEN9_PGCTL_SLICE_ACK) == 0) |
4894 | /* skip disabled slice */ | |
4895 | continue; | |
4896 | ||
4897 | stat->slice_total++; | |
1c046bc1 JM |
4898 | |
4899 | if (IS_SKYLAKE(dev)) | |
4900 | ss_cnt = INTEL_INFO(dev)->subslice_per_slice; | |
4901 | ||
5d39525a JM |
4902 | for (ss = 0; ss < ss_max; ss++) { |
4903 | unsigned int eu_cnt; | |
4904 | ||
1c046bc1 JM |
4905 | if (IS_BROXTON(dev) && |
4906 | !(s_reg[s] & (GEN9_PGCTL_SS_ACK(ss)))) | |
4907 | /* skip disabled subslice */ | |
4908 | continue; | |
4909 | ||
4910 | if (IS_BROXTON(dev)) | |
4911 | ss_cnt++; | |
4912 | ||
5d39525a JM |
4913 | eu_cnt = 2 * hweight32(eu_reg[2*s + ss/2] & |
4914 | eu_mask[ss%2]); | |
4915 | stat->eu_total += eu_cnt; | |
4916 | stat->eu_per_subslice = max(stat->eu_per_subslice, | |
4917 | eu_cnt); | |
4918 | } | |
1c046bc1 JM |
4919 | |
4920 | stat->subslice_total += ss_cnt; | |
4921 | stat->subslice_per_slice = max(stat->subslice_per_slice, | |
4922 | ss_cnt); | |
5d39525a JM |
4923 | } |
4924 | } | |
4925 | ||
3873218f JM |
4926 | static int i915_sseu_status(struct seq_file *m, void *unused) |
4927 | { | |
4928 | struct drm_info_node *node = (struct drm_info_node *) m->private; | |
4929 | struct drm_device *dev = node->minor->dev; | |
5d39525a | 4930 | struct sseu_dev_status stat; |
3873218f | 4931 | |
5575f03a | 4932 | if ((INTEL_INFO(dev)->gen < 8) || IS_BROADWELL(dev)) |
3873218f JM |
4933 | return -ENODEV; |
4934 | ||
4935 | seq_puts(m, "SSEU Device Info\n"); | |
4936 | seq_printf(m, " Available Slice Total: %u\n", | |
4937 | INTEL_INFO(dev)->slice_total); | |
4938 | seq_printf(m, " Available Subslice Total: %u\n", | |
4939 | INTEL_INFO(dev)->subslice_total); | |
4940 | seq_printf(m, " Available Subslice Per Slice: %u\n", | |
4941 | INTEL_INFO(dev)->subslice_per_slice); | |
4942 | seq_printf(m, " Available EU Total: %u\n", | |
4943 | INTEL_INFO(dev)->eu_total); | |
4944 | seq_printf(m, " Available EU Per Subslice: %u\n", | |
4945 | INTEL_INFO(dev)->eu_per_subslice); | |
4946 | seq_printf(m, " Has Slice Power Gating: %s\n", | |
4947 | yesno(INTEL_INFO(dev)->has_slice_pg)); | |
4948 | seq_printf(m, " Has Subslice Power Gating: %s\n", | |
4949 | yesno(INTEL_INFO(dev)->has_subslice_pg)); | |
4950 | seq_printf(m, " Has EU Power Gating: %s\n", | |
4951 | yesno(INTEL_INFO(dev)->has_eu_pg)); | |
4952 | ||
7f992aba | 4953 | seq_puts(m, "SSEU Device Status\n"); |
5d39525a | 4954 | memset(&stat, 0, sizeof(stat)); |
5575f03a | 4955 | if (IS_CHERRYVIEW(dev)) { |
5d39525a | 4956 | cherryview_sseu_device_status(dev, &stat); |
1c046bc1 | 4957 | } else if (INTEL_INFO(dev)->gen >= 9) { |
5d39525a | 4958 | gen9_sseu_device_status(dev, &stat); |
7f992aba | 4959 | } |
5d39525a JM |
4960 | seq_printf(m, " Enabled Slice Total: %u\n", |
4961 | stat.slice_total); | |
4962 | seq_printf(m, " Enabled Subslice Total: %u\n", | |
4963 | stat.subslice_total); | |
4964 | seq_printf(m, " Enabled Subslice Per Slice: %u\n", | |
4965 | stat.subslice_per_slice); | |
4966 | seq_printf(m, " Enabled EU Total: %u\n", | |
4967 | stat.eu_total); | |
4968 | seq_printf(m, " Enabled EU Per Subslice: %u\n", | |
4969 | stat.eu_per_subslice); | |
7f992aba | 4970 | |
3873218f JM |
4971 | return 0; |
4972 | } | |
4973 | ||
6d794d42 BW |
4974 | static int i915_forcewake_open(struct inode *inode, struct file *file) |
4975 | { | |
4976 | struct drm_device *dev = inode->i_private; | |
4977 | struct drm_i915_private *dev_priv = dev->dev_private; | |
6d794d42 | 4978 | |
075edca4 | 4979 | if (INTEL_INFO(dev)->gen < 6) |
6d794d42 BW |
4980 | return 0; |
4981 | ||
6daccb0b | 4982 | intel_runtime_pm_get(dev_priv); |
59bad947 | 4983 | intel_uncore_forcewake_get(dev_priv, FORCEWAKE_ALL); |
6d794d42 BW |
4984 | |
4985 | return 0; | |
4986 | } | |
4987 | ||
c43b5634 | 4988 | static int i915_forcewake_release(struct inode *inode, struct file *file) |
6d794d42 BW |
4989 | { |
4990 | struct drm_device *dev = inode->i_private; | |
4991 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4992 | ||
075edca4 | 4993 | if (INTEL_INFO(dev)->gen < 6) |
6d794d42 BW |
4994 | return 0; |
4995 | ||
59bad947 | 4996 | intel_uncore_forcewake_put(dev_priv, FORCEWAKE_ALL); |
6daccb0b | 4997 | intel_runtime_pm_put(dev_priv); |
6d794d42 BW |
4998 | |
4999 | return 0; | |
5000 | } | |
5001 | ||
5002 | static const struct file_operations i915_forcewake_fops = { | |
5003 | .owner = THIS_MODULE, | |
5004 | .open = i915_forcewake_open, | |
5005 | .release = i915_forcewake_release, | |
5006 | }; | |
5007 | ||
5008 | static int i915_forcewake_create(struct dentry *root, struct drm_minor *minor) | |
5009 | { | |
5010 | struct drm_device *dev = minor->dev; | |
5011 | struct dentry *ent; | |
5012 | ||
5013 | ent = debugfs_create_file("i915_forcewake_user", | |
8eb57294 | 5014 | S_IRUSR, |
6d794d42 BW |
5015 | root, dev, |
5016 | &i915_forcewake_fops); | |
f3c5fe97 WY |
5017 | if (!ent) |
5018 | return -ENOMEM; | |
6d794d42 | 5019 | |
8eb57294 | 5020 | return drm_add_fake_info_node(minor, ent, &i915_forcewake_fops); |
6d794d42 BW |
5021 | } |
5022 | ||
6a9c308d DV |
5023 | static int i915_debugfs_create(struct dentry *root, |
5024 | struct drm_minor *minor, | |
5025 | const char *name, | |
5026 | const struct file_operations *fops) | |
07b7ddd9 JB |
5027 | { |
5028 | struct drm_device *dev = minor->dev; | |
5029 | struct dentry *ent; | |
5030 | ||
6a9c308d | 5031 | ent = debugfs_create_file(name, |
07b7ddd9 JB |
5032 | S_IRUGO | S_IWUSR, |
5033 | root, dev, | |
6a9c308d | 5034 | fops); |
f3c5fe97 WY |
5035 | if (!ent) |
5036 | return -ENOMEM; | |
07b7ddd9 | 5037 | |
6a9c308d | 5038 | return drm_add_fake_info_node(minor, ent, fops); |
07b7ddd9 JB |
5039 | } |
5040 | ||
06c5bf8c | 5041 | static const struct drm_info_list i915_debugfs_list[] = { |
311bd68e | 5042 | {"i915_capabilities", i915_capabilities, 0}, |
73aa808f | 5043 | {"i915_gem_objects", i915_gem_object_info, 0}, |
08c18323 | 5044 | {"i915_gem_gtt", i915_gem_gtt_info, 0}, |
1b50247a | 5045 | {"i915_gem_pinned", i915_gem_gtt_info, 0, (void *) PINNED_LIST}, |
433e12f7 | 5046 | {"i915_gem_active", i915_gem_object_list_info, 0, (void *) ACTIVE_LIST}, |
433e12f7 | 5047 | {"i915_gem_inactive", i915_gem_object_list_info, 0, (void *) INACTIVE_LIST}, |
6d2b8885 | 5048 | {"i915_gem_stolen", i915_gem_stolen_list_info }, |
4e5359cd | 5049 | {"i915_gem_pageflip", i915_gem_pageflip_info, 0}, |
2017263e BG |
5050 | {"i915_gem_request", i915_gem_request_info, 0}, |
5051 | {"i915_gem_seqno", i915_gem_seqno_info, 0}, | |
a6172a80 | 5052 | {"i915_gem_fence_regs", i915_gem_fence_regs_info, 0}, |
2017263e | 5053 | {"i915_gem_interrupt", i915_interrupt_info, 0}, |
1ec14ad3 CW |
5054 | {"i915_gem_hws", i915_hws_info, 0, (void *)RCS}, |
5055 | {"i915_gem_hws_blt", i915_hws_info, 0, (void *)BCS}, | |
5056 | {"i915_gem_hws_bsd", i915_hws_info, 0, (void *)VCS}, | |
9010ebfd | 5057 | {"i915_gem_hws_vebox", i915_hws_info, 0, (void *)VECS}, |
493018dc | 5058 | {"i915_gem_batch_pool", i915_gem_batch_pool_info, 0}, |
adb4bd12 | 5059 | {"i915_frequency_info", i915_frequency_info, 0}, |
f654449a | 5060 | {"i915_hangcheck_info", i915_hangcheck_info, 0}, |
f97108d1 | 5061 | {"i915_drpc_info", i915_drpc_info, 0}, |
7648fa99 | 5062 | {"i915_emon_status", i915_emon_status, 0}, |
23b2f8bb | 5063 | {"i915_ring_freq_table", i915_ring_freq_table, 0}, |
9a851789 | 5064 | {"i915_frontbuffer_tracking", i915_frontbuffer_tracking, 0}, |
b5e50c3f | 5065 | {"i915_fbc_status", i915_fbc_status, 0}, |
92d44621 | 5066 | {"i915_ips_status", i915_ips_status, 0}, |
4a9bef37 | 5067 | {"i915_sr_status", i915_sr_status, 0}, |
44834a67 | 5068 | {"i915_opregion", i915_opregion, 0}, |
37811fcc | 5069 | {"i915_gem_framebuffer", i915_gem_framebuffer_info, 0}, |
e76d3630 | 5070 | {"i915_context_status", i915_context_status, 0}, |
c0ab1ae9 | 5071 | {"i915_dump_lrc", i915_dump_lrc, 0}, |
4ba70e44 | 5072 | {"i915_execlists", i915_execlists, 0}, |
f65367b5 | 5073 | {"i915_forcewake_domains", i915_forcewake_domains, 0}, |
ea16a3cd | 5074 | {"i915_swizzle_info", i915_swizzle_info, 0}, |
3cf17fc5 | 5075 | {"i915_ppgtt_info", i915_ppgtt_info, 0}, |
63573eb7 | 5076 | {"i915_llc", i915_llc, 0}, |
e91fd8c6 | 5077 | {"i915_edp_psr_status", i915_edp_psr_status, 0}, |
d2e216d0 | 5078 | {"i915_sink_crc_eDP1", i915_sink_crc, 0}, |
ec013e7f | 5079 | {"i915_energy_uJ", i915_energy_uJ, 0}, |
6455c870 | 5080 | {"i915_runtime_pm_status", i915_runtime_pm_status, 0}, |
1da51581 | 5081 | {"i915_power_domain_info", i915_power_domain_info, 0}, |
53f5e3ca | 5082 | {"i915_display_info", i915_display_info, 0}, |
e04934cf | 5083 | {"i915_semaphore_status", i915_semaphore_status, 0}, |
728e29d7 | 5084 | {"i915_shared_dplls_info", i915_shared_dplls_info, 0}, |
11bed958 | 5085 | {"i915_dp_mst_info", i915_dp_mst_info, 0}, |
1ed1ef9d | 5086 | {"i915_wa_registers", i915_wa_registers, 0}, |
c5511e44 | 5087 | {"i915_ddb_info", i915_ddb_info, 0}, |
3873218f | 5088 | {"i915_sseu_status", i915_sseu_status, 0}, |
a54746e3 | 5089 | {"i915_drrs_status", i915_drrs_status, 0}, |
1854d5ca | 5090 | {"i915_rps_boost_info", i915_rps_boost_info, 0}, |
2017263e | 5091 | }; |
27c202ad | 5092 | #define I915_DEBUGFS_ENTRIES ARRAY_SIZE(i915_debugfs_list) |
2017263e | 5093 | |
06c5bf8c | 5094 | static const struct i915_debugfs_files { |
34b9674c DV |
5095 | const char *name; |
5096 | const struct file_operations *fops; | |
5097 | } i915_debugfs_files[] = { | |
5098 | {"i915_wedged", &i915_wedged_fops}, | |
5099 | {"i915_max_freq", &i915_max_freq_fops}, | |
5100 | {"i915_min_freq", &i915_min_freq_fops}, | |
5101 | {"i915_cache_sharing", &i915_cache_sharing_fops}, | |
5102 | {"i915_ring_stop", &i915_ring_stop_fops}, | |
094f9a54 CW |
5103 | {"i915_ring_missed_irq", &i915_ring_missed_irq_fops}, |
5104 | {"i915_ring_test_irq", &i915_ring_test_irq_fops}, | |
34b9674c DV |
5105 | {"i915_gem_drop_caches", &i915_drop_caches_fops}, |
5106 | {"i915_error_state", &i915_error_state_fops}, | |
5107 | {"i915_next_seqno", &i915_next_seqno_fops}, | |
bd9db02f | 5108 | {"i915_display_crc_ctl", &i915_display_crc_ctl_fops}, |
369a1342 VS |
5109 | {"i915_pri_wm_latency", &i915_pri_wm_latency_fops}, |
5110 | {"i915_spr_wm_latency", &i915_spr_wm_latency_fops}, | |
5111 | {"i915_cur_wm_latency", &i915_cur_wm_latency_fops}, | |
da46f936 | 5112 | {"i915_fbc_false_color", &i915_fbc_fc_fops}, |
eb3394fa TP |
5113 | {"i915_dp_test_data", &i915_displayport_test_data_fops}, |
5114 | {"i915_dp_test_type", &i915_displayport_test_type_fops}, | |
5115 | {"i915_dp_test_active", &i915_displayport_test_active_fops} | |
34b9674c DV |
5116 | }; |
5117 | ||
07144428 DL |
5118 | void intel_display_crc_init(struct drm_device *dev) |
5119 | { | |
5120 | struct drm_i915_private *dev_priv = dev->dev_private; | |
b378360e | 5121 | enum pipe pipe; |
07144428 | 5122 | |
055e393f | 5123 | for_each_pipe(dev_priv, pipe) { |
b378360e | 5124 | struct intel_pipe_crc *pipe_crc = &dev_priv->pipe_crc[pipe]; |
07144428 | 5125 | |
d538bbdf DL |
5126 | pipe_crc->opened = false; |
5127 | spin_lock_init(&pipe_crc->lock); | |
07144428 DL |
5128 | init_waitqueue_head(&pipe_crc->wq); |
5129 | } | |
5130 | } | |
5131 | ||
27c202ad | 5132 | int i915_debugfs_init(struct drm_minor *minor) |
2017263e | 5133 | { |
34b9674c | 5134 | int ret, i; |
f3cd474b | 5135 | |
6d794d42 | 5136 | ret = i915_forcewake_create(minor->debugfs_root, minor); |
358733e9 JB |
5137 | if (ret) |
5138 | return ret; | |
6a9c308d | 5139 | |
07144428 DL |
5140 | for (i = 0; i < ARRAY_SIZE(i915_pipe_crc_data); i++) { |
5141 | ret = i915_pipe_crc_create(minor->debugfs_root, minor, i); | |
5142 | if (ret) | |
5143 | return ret; | |
5144 | } | |
5145 | ||
34b9674c DV |
5146 | for (i = 0; i < ARRAY_SIZE(i915_debugfs_files); i++) { |
5147 | ret = i915_debugfs_create(minor->debugfs_root, minor, | |
5148 | i915_debugfs_files[i].name, | |
5149 | i915_debugfs_files[i].fops); | |
5150 | if (ret) | |
5151 | return ret; | |
5152 | } | |
40633219 | 5153 | |
27c202ad BG |
5154 | return drm_debugfs_create_files(i915_debugfs_list, |
5155 | I915_DEBUGFS_ENTRIES, | |
2017263e BG |
5156 | minor->debugfs_root, minor); |
5157 | } | |
5158 | ||
27c202ad | 5159 | void i915_debugfs_cleanup(struct drm_minor *minor) |
2017263e | 5160 | { |
34b9674c DV |
5161 | int i; |
5162 | ||
27c202ad BG |
5163 | drm_debugfs_remove_files(i915_debugfs_list, |
5164 | I915_DEBUGFS_ENTRIES, minor); | |
07144428 | 5165 | |
6d794d42 BW |
5166 | drm_debugfs_remove_files((struct drm_info_list *) &i915_forcewake_fops, |
5167 | 1, minor); | |
07144428 | 5168 | |
e309a997 | 5169 | for (i = 0; i < ARRAY_SIZE(i915_pipe_crc_data); i++) { |
07144428 DL |
5170 | struct drm_info_list *info_list = |
5171 | (struct drm_info_list *)&i915_pipe_crc_data[i]; | |
5172 | ||
5173 | drm_debugfs_remove_files(info_list, 1, minor); | |
5174 | } | |
5175 | ||
34b9674c DV |
5176 | for (i = 0; i < ARRAY_SIZE(i915_debugfs_files); i++) { |
5177 | struct drm_info_list *info_list = | |
5178 | (struct drm_info_list *) i915_debugfs_files[i].fops; | |
5179 | ||
5180 | drm_debugfs_remove_files(info_list, 1, minor); | |
5181 | } | |
2017263e | 5182 | } |
aa7471d2 JN |
5183 | |
5184 | struct dpcd_block { | |
5185 | /* DPCD dump start address. */ | |
5186 | unsigned int offset; | |
5187 | /* DPCD dump end address, inclusive. If unset, .size will be used. */ | |
5188 | unsigned int end; | |
5189 | /* DPCD dump size. Used if .end is unset. If unset, defaults to 1. */ | |
5190 | size_t size; | |
5191 | /* Only valid for eDP. */ | |
5192 | bool edp; | |
5193 | }; | |
5194 | ||
5195 | static const struct dpcd_block i915_dpcd_debug[] = { | |
5196 | { .offset = DP_DPCD_REV, .size = DP_RECEIVER_CAP_SIZE }, | |
5197 | { .offset = DP_PSR_SUPPORT, .end = DP_PSR_CAPS }, | |
5198 | { .offset = DP_DOWNSTREAM_PORT_0, .size = 16 }, | |
5199 | { .offset = DP_LINK_BW_SET, .end = DP_EDP_CONFIGURATION_SET }, | |
5200 | { .offset = DP_SINK_COUNT, .end = DP_ADJUST_REQUEST_LANE2_3 }, | |
5201 | { .offset = DP_SET_POWER }, | |
5202 | { .offset = DP_EDP_DPCD_REV }, | |
5203 | { .offset = DP_EDP_GENERAL_CAP_1, .end = DP_EDP_GENERAL_CAP_3 }, | |
5204 | { .offset = DP_EDP_DISPLAY_CONTROL_REGISTER, .end = DP_EDP_BACKLIGHT_FREQ_CAP_MAX_LSB }, | |
5205 | { .offset = DP_EDP_DBC_MINIMUM_BRIGHTNESS_SET, .end = DP_EDP_DBC_MAXIMUM_BRIGHTNESS_SET }, | |
5206 | }; | |
5207 | ||
5208 | static int i915_dpcd_show(struct seq_file *m, void *data) | |
5209 | { | |
5210 | struct drm_connector *connector = m->private; | |
5211 | struct intel_dp *intel_dp = | |
5212 | enc_to_intel_dp(&intel_attached_encoder(connector)->base); | |
5213 | uint8_t buf[16]; | |
5214 | ssize_t err; | |
5215 | int i; | |
5216 | ||
5c1a8875 MK |
5217 | if (connector->status != connector_status_connected) |
5218 | return -ENODEV; | |
5219 | ||
aa7471d2 JN |
5220 | for (i = 0; i < ARRAY_SIZE(i915_dpcd_debug); i++) { |
5221 | const struct dpcd_block *b = &i915_dpcd_debug[i]; | |
5222 | size_t size = b->end ? b->end - b->offset + 1 : (b->size ?: 1); | |
5223 | ||
5224 | if (b->edp && | |
5225 | connector->connector_type != DRM_MODE_CONNECTOR_eDP) | |
5226 | continue; | |
5227 | ||
5228 | /* low tech for now */ | |
5229 | if (WARN_ON(size > sizeof(buf))) | |
5230 | continue; | |
5231 | ||
5232 | err = drm_dp_dpcd_read(&intel_dp->aux, b->offset, buf, size); | |
5233 | if (err <= 0) { | |
5234 | DRM_ERROR("dpcd read (%zu bytes at %u) failed (%zd)\n", | |
5235 | size, b->offset, err); | |
5236 | continue; | |
5237 | } | |
5238 | ||
5239 | seq_printf(m, "%04x: %*ph\n", b->offset, (int) size, buf); | |
b3f9d7d7 | 5240 | } |
aa7471d2 JN |
5241 | |
5242 | return 0; | |
5243 | } | |
5244 | ||
5245 | static int i915_dpcd_open(struct inode *inode, struct file *file) | |
5246 | { | |
5247 | return single_open(file, i915_dpcd_show, inode->i_private); | |
5248 | } | |
5249 | ||
5250 | static const struct file_operations i915_dpcd_fops = { | |
5251 | .owner = THIS_MODULE, | |
5252 | .open = i915_dpcd_open, | |
5253 | .read = seq_read, | |
5254 | .llseek = seq_lseek, | |
5255 | .release = single_release, | |
5256 | }; | |
5257 | ||
5258 | /** | |
5259 | * i915_debugfs_connector_add - add i915 specific connector debugfs files | |
5260 | * @connector: pointer to a registered drm_connector | |
5261 | * | |
5262 | * Cleanup will be done by drm_connector_unregister() through a call to | |
5263 | * drm_debugfs_connector_remove(). | |
5264 | * | |
5265 | * Returns 0 on success, negative error codes on error. | |
5266 | */ | |
5267 | int i915_debugfs_connector_add(struct drm_connector *connector) | |
5268 | { | |
5269 | struct dentry *root = connector->debugfs_entry; | |
5270 | ||
5271 | /* The connector must have been registered beforehands. */ | |
5272 | if (!root) | |
5273 | return -ENODEV; | |
5274 | ||
5275 | if (connector->connector_type == DRM_MODE_CONNECTOR_DisplayPort || | |
5276 | connector->connector_type == DRM_MODE_CONNECTOR_eDP) | |
5277 | debugfs_create_file("i915_dpcd", S_IRUGO, root, connector, | |
5278 | &i915_dpcd_fops); | |
5279 | ||
5280 | return 0; | |
5281 | } |