]>
Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* i915_dma.c -- DMA support for the I915 -*- linux-c -*- |
2 | */ | |
0d6aa60b | 3 | /* |
1da177e4 LT |
4 | * Copyright 2003 Tungsten Graphics, Inc., Cedar Park, Texas. |
5 | * All Rights Reserved. | |
bc54fd1a DA |
6 | * |
7 | * Permission is hereby granted, free of charge, to any person obtaining a | |
8 | * copy of this software and associated documentation files (the | |
9 | * "Software"), to deal in the Software without restriction, including | |
10 | * without limitation the rights to use, copy, modify, merge, publish, | |
11 | * distribute, sub license, and/or sell copies of the Software, and to | |
12 | * permit persons to whom the Software is furnished to do so, subject to | |
13 | * the following conditions: | |
14 | * | |
15 | * The above copyright notice and this permission notice (including the | |
16 | * next paragraph) shall be included in all copies or substantial portions | |
17 | * of the Software. | |
18 | * | |
19 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS | |
20 | * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF | |
21 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. | |
22 | * IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR | |
23 | * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, | |
24 | * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE | |
25 | * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE. | |
26 | * | |
0d6aa60b | 27 | */ |
1da177e4 LT |
28 | |
29 | #include "drmP.h" | |
30 | #include "drm.h" | |
79e53945 | 31 | #include "drm_crtc_helper.h" |
785b93ef | 32 | #include "drm_fb_helper.h" |
79e53945 | 33 | #include "intel_drv.h" |
1da177e4 LT |
34 | #include "i915_drm.h" |
35 | #include "i915_drv.h" | |
1c5d22f7 | 36 | #include "i915_trace.h" |
63ee41d7 | 37 | #include "../../../platform/x86/intel_ips.h" |
dcdb1674 | 38 | #include <linux/pci.h> |
28d52043 | 39 | #include <linux/vgaarb.h> |
c4804411 ZW |
40 | #include <linux/acpi.h> |
41 | #include <linux/pnp.h> | |
6a9ee8af | 42 | #include <linux/vga_switcheroo.h> |
5a0e3ad6 | 43 | #include <linux/slab.h> |
44834a67 | 44 | #include <acpi/video.h> |
1da177e4 | 45 | |
398c9cb2 KP |
46 | /** |
47 | * Sets up the hardware status page for devices that need a physical address | |
48 | * in the register. | |
49 | */ | |
3043c60c | 50 | static int i915_init_phys_hws(struct drm_device *dev) |
398c9cb2 KP |
51 | { |
52 | drm_i915_private_t *dev_priv = dev->dev_private; | |
1ec14ad3 CW |
53 | struct intel_ring_buffer *ring = LP_RING(dev_priv); |
54 | ||
398c9cb2 KP |
55 | /* Program Hardware Status Page */ |
56 | dev_priv->status_page_dmah = | |
e6be8d9d | 57 | drm_pci_alloc(dev, PAGE_SIZE, PAGE_SIZE); |
398c9cb2 KP |
58 | |
59 | if (!dev_priv->status_page_dmah) { | |
60 | DRM_ERROR("Can not allocate hardware status page\n"); | |
61 | return -ENOMEM; | |
62 | } | |
1ec14ad3 | 63 | ring->status_page.page_addr = dev_priv->status_page_dmah->vaddr; |
398c9cb2 KP |
64 | dev_priv->dma_status_page = dev_priv->status_page_dmah->busaddr; |
65 | ||
1ec14ad3 | 66 | memset(ring->status_page.page_addr, 0, PAGE_SIZE); |
398c9cb2 | 67 | |
a6c45cf0 | 68 | if (INTEL_INFO(dev)->gen >= 4) |
9b974cc1 ZW |
69 | dev_priv->dma_status_page |= (dev_priv->dma_status_page >> 28) & |
70 | 0xf0; | |
71 | ||
398c9cb2 | 72 | I915_WRITE(HWS_PGA, dev_priv->dma_status_page); |
8a4c47f3 | 73 | DRM_DEBUG_DRIVER("Enabled hardware status page\n"); |
398c9cb2 KP |
74 | return 0; |
75 | } | |
76 | ||
77 | /** | |
78 | * Frees the hardware status page, whether it's a physical address or a virtual | |
79 | * address set up by the X Server. | |
80 | */ | |
3043c60c | 81 | static void i915_free_hws(struct drm_device *dev) |
398c9cb2 KP |
82 | { |
83 | drm_i915_private_t *dev_priv = dev->dev_private; | |
1ec14ad3 CW |
84 | struct intel_ring_buffer *ring = LP_RING(dev_priv); |
85 | ||
398c9cb2 KP |
86 | if (dev_priv->status_page_dmah) { |
87 | drm_pci_free(dev, dev_priv->status_page_dmah); | |
88 | dev_priv->status_page_dmah = NULL; | |
89 | } | |
90 | ||
1ec14ad3 CW |
91 | if (ring->status_page.gfx_addr) { |
92 | ring->status_page.gfx_addr = 0; | |
398c9cb2 KP |
93 | drm_core_ioremapfree(&dev_priv->hws_map, dev); |
94 | } | |
95 | ||
96 | /* Need to rewrite hardware status page */ | |
97 | I915_WRITE(HWS_PGA, 0x1ffff000); | |
98 | } | |
99 | ||
84b1fd10 | 100 | void i915_kernel_lost_context(struct drm_device * dev) |
1da177e4 LT |
101 | { |
102 | drm_i915_private_t *dev_priv = dev->dev_private; | |
7c1c2871 | 103 | struct drm_i915_master_private *master_priv; |
1ec14ad3 | 104 | struct intel_ring_buffer *ring = LP_RING(dev_priv); |
1da177e4 | 105 | |
79e53945 JB |
106 | /* |
107 | * We should never lose context on the ring with modesetting | |
108 | * as we don't expose it to userspace | |
109 | */ | |
110 | if (drm_core_check_feature(dev, DRIVER_MODESET)) | |
111 | return; | |
112 | ||
8168bd48 CW |
113 | ring->head = I915_READ_HEAD(ring) & HEAD_ADDR; |
114 | ring->tail = I915_READ_TAIL(ring) & TAIL_ADDR; | |
1da177e4 LT |
115 | ring->space = ring->head - (ring->tail + 8); |
116 | if (ring->space < 0) | |
8187a2b7 | 117 | ring->space += ring->size; |
1da177e4 | 118 | |
7c1c2871 DA |
119 | if (!dev->primary->master) |
120 | return; | |
121 | ||
122 | master_priv = dev->primary->master->driver_priv; | |
123 | if (ring->head == ring->tail && master_priv->sarea_priv) | |
124 | master_priv->sarea_priv->perf_boxes |= I915_BOX_RING_EMPTY; | |
1da177e4 LT |
125 | } |
126 | ||
84b1fd10 | 127 | static int i915_dma_cleanup(struct drm_device * dev) |
1da177e4 | 128 | { |
ba8bbcf6 | 129 | drm_i915_private_t *dev_priv = dev->dev_private; |
1ec14ad3 CW |
130 | int i; |
131 | ||
1da177e4 LT |
132 | /* Make sure interrupts are disabled here because the uninstall ioctl |
133 | * may not have been called from userspace and after dev_private | |
134 | * is freed, it's too late. | |
135 | */ | |
ed4cb414 | 136 | if (dev->irq_enabled) |
b5e89ed5 | 137 | drm_irq_uninstall(dev); |
1da177e4 | 138 | |
ee0c6bfb | 139 | mutex_lock(&dev->struct_mutex); |
1ec14ad3 CW |
140 | for (i = 0; i < I915_NUM_RINGS; i++) |
141 | intel_cleanup_ring_buffer(&dev_priv->ring[i]); | |
ee0c6bfb | 142 | mutex_unlock(&dev->struct_mutex); |
dc7a9319 | 143 | |
398c9cb2 KP |
144 | /* Clear the HWS virtual address at teardown */ |
145 | if (I915_NEED_GFX_HWS(dev)) | |
146 | i915_free_hws(dev); | |
1da177e4 LT |
147 | |
148 | return 0; | |
149 | } | |
150 | ||
ba8bbcf6 | 151 | static int i915_initialize(struct drm_device * dev, drm_i915_init_t * init) |
1da177e4 | 152 | { |
ba8bbcf6 | 153 | drm_i915_private_t *dev_priv = dev->dev_private; |
7c1c2871 | 154 | struct drm_i915_master_private *master_priv = dev->primary->master->driver_priv; |
1ec14ad3 | 155 | struct intel_ring_buffer *ring = LP_RING(dev_priv); |
1da177e4 | 156 | |
3a03ac1a DA |
157 | master_priv->sarea = drm_getsarea(dev); |
158 | if (master_priv->sarea) { | |
159 | master_priv->sarea_priv = (drm_i915_sarea_t *) | |
160 | ((u8 *)master_priv->sarea->handle + init->sarea_priv_offset); | |
161 | } else { | |
8a4c47f3 | 162 | DRM_DEBUG_DRIVER("sarea not found assuming DRI2 userspace\n"); |
3a03ac1a DA |
163 | } |
164 | ||
673a394b | 165 | if (init->ring_size != 0) { |
1ec14ad3 | 166 | if (ring->obj != NULL) { |
673a394b EA |
167 | i915_dma_cleanup(dev); |
168 | DRM_ERROR("Client tried to initialize ringbuffer in " | |
169 | "GEM mode\n"); | |
170 | return -EINVAL; | |
171 | } | |
1da177e4 | 172 | |
1ec14ad3 | 173 | ring->size = init->ring_size; |
1da177e4 | 174 | |
1ec14ad3 CW |
175 | ring->map.offset = init->ring_start; |
176 | ring->map.size = init->ring_size; | |
177 | ring->map.type = 0; | |
178 | ring->map.flags = 0; | |
179 | ring->map.mtrr = 0; | |
1da177e4 | 180 | |
1ec14ad3 | 181 | drm_core_ioremap_wc(&ring->map, dev); |
673a394b | 182 | |
1ec14ad3 | 183 | if (ring->map.handle == NULL) { |
673a394b EA |
184 | i915_dma_cleanup(dev); |
185 | DRM_ERROR("can not ioremap virtual address for" | |
186 | " ring buffer\n"); | |
187 | return -ENOMEM; | |
188 | } | |
1da177e4 LT |
189 | } |
190 | ||
1ec14ad3 | 191 | ring->virtual_start = ring->map.handle; |
1da177e4 | 192 | |
a6b54f3f | 193 | dev_priv->cpp = init->cpp; |
1da177e4 LT |
194 | dev_priv->back_offset = init->back_offset; |
195 | dev_priv->front_offset = init->front_offset; | |
196 | dev_priv->current_page = 0; | |
7c1c2871 DA |
197 | if (master_priv->sarea_priv) |
198 | master_priv->sarea_priv->pf_current_page = 0; | |
1da177e4 | 199 | |
1da177e4 LT |
200 | /* Allow hardware batchbuffers unless told otherwise. |
201 | */ | |
202 | dev_priv->allow_batchbuffer = 1; | |
203 | ||
1da177e4 LT |
204 | return 0; |
205 | } | |
206 | ||
84b1fd10 | 207 | static int i915_dma_resume(struct drm_device * dev) |
1da177e4 LT |
208 | { |
209 | drm_i915_private_t *dev_priv = (drm_i915_private_t *) dev->dev_private; | |
1ec14ad3 | 210 | struct intel_ring_buffer *ring = LP_RING(dev_priv); |
1da177e4 | 211 | |
8a4c47f3 | 212 | DRM_DEBUG_DRIVER("%s\n", __func__); |
1da177e4 | 213 | |
8187a2b7 | 214 | if (ring->map.handle == NULL) { |
1da177e4 LT |
215 | DRM_ERROR("can not ioremap virtual address for" |
216 | " ring buffer\n"); | |
20caafa6 | 217 | return -ENOMEM; |
1da177e4 LT |
218 | } |
219 | ||
220 | /* Program Hardware Status Page */ | |
8187a2b7 | 221 | if (!ring->status_page.page_addr) { |
1da177e4 | 222 | DRM_ERROR("Can not find hardware status page\n"); |
20caafa6 | 223 | return -EINVAL; |
1da177e4 | 224 | } |
8a4c47f3 | 225 | DRM_DEBUG_DRIVER("hw status page @ %p\n", |
8187a2b7 ZN |
226 | ring->status_page.page_addr); |
227 | if (ring->status_page.gfx_addr != 0) | |
78501eac | 228 | intel_ring_setup_status_page(ring); |
dc7a9319 | 229 | else |
585fb111 | 230 | I915_WRITE(HWS_PGA, dev_priv->dma_status_page); |
8187a2b7 | 231 | |
8a4c47f3 | 232 | DRM_DEBUG_DRIVER("Enabled hardware status page\n"); |
1da177e4 LT |
233 | |
234 | return 0; | |
235 | } | |
236 | ||
c153f45f EA |
237 | static int i915_dma_init(struct drm_device *dev, void *data, |
238 | struct drm_file *file_priv) | |
1da177e4 | 239 | { |
c153f45f | 240 | drm_i915_init_t *init = data; |
1da177e4 LT |
241 | int retcode = 0; |
242 | ||
c153f45f | 243 | switch (init->func) { |
1da177e4 | 244 | case I915_INIT_DMA: |
ba8bbcf6 | 245 | retcode = i915_initialize(dev, init); |
1da177e4 LT |
246 | break; |
247 | case I915_CLEANUP_DMA: | |
248 | retcode = i915_dma_cleanup(dev); | |
249 | break; | |
250 | case I915_RESUME_DMA: | |
0d6aa60b | 251 | retcode = i915_dma_resume(dev); |
1da177e4 LT |
252 | break; |
253 | default: | |
20caafa6 | 254 | retcode = -EINVAL; |
1da177e4 LT |
255 | break; |
256 | } | |
257 | ||
258 | return retcode; | |
259 | } | |
260 | ||
261 | /* Implement basically the same security restrictions as hardware does | |
262 | * for MI_BATCH_NON_SECURE. These can be made stricter at any time. | |
263 | * | |
264 | * Most of the calculations below involve calculating the size of a | |
265 | * particular instruction. It's important to get the size right as | |
266 | * that tells us where the next instruction to check is. Any illegal | |
267 | * instruction detected will be given a size of zero, which is a | |
268 | * signal to abort the rest of the buffer. | |
269 | */ | |
e1f99ce6 | 270 | static int validate_cmd(int cmd) |
1da177e4 LT |
271 | { |
272 | switch (((cmd >> 29) & 0x7)) { | |
273 | case 0x0: | |
274 | switch ((cmd >> 23) & 0x3f) { | |
275 | case 0x0: | |
276 | return 1; /* MI_NOOP */ | |
277 | case 0x4: | |
278 | return 1; /* MI_FLUSH */ | |
279 | default: | |
280 | return 0; /* disallow everything else */ | |
281 | } | |
282 | break; | |
283 | case 0x1: | |
284 | return 0; /* reserved */ | |
285 | case 0x2: | |
286 | return (cmd & 0xff) + 2; /* 2d commands */ | |
287 | case 0x3: | |
288 | if (((cmd >> 24) & 0x1f) <= 0x18) | |
289 | return 1; | |
290 | ||
291 | switch ((cmd >> 24) & 0x1f) { | |
292 | case 0x1c: | |
293 | return 1; | |
294 | case 0x1d: | |
b5e89ed5 | 295 | switch ((cmd >> 16) & 0xff) { |
1da177e4 LT |
296 | case 0x3: |
297 | return (cmd & 0x1f) + 2; | |
298 | case 0x4: | |
299 | return (cmd & 0xf) + 2; | |
300 | default: | |
301 | return (cmd & 0xffff) + 2; | |
302 | } | |
303 | case 0x1e: | |
304 | if (cmd & (1 << 23)) | |
305 | return (cmd & 0xffff) + 1; | |
306 | else | |
307 | return 1; | |
308 | case 0x1f: | |
309 | if ((cmd & (1 << 23)) == 0) /* inline vertices */ | |
310 | return (cmd & 0x1ffff) + 2; | |
311 | else if (cmd & (1 << 17)) /* indirect random */ | |
312 | if ((cmd & 0xffff) == 0) | |
313 | return 0; /* unknown length, too hard */ | |
314 | else | |
315 | return (((cmd & 0xffff) + 1) / 2) + 1; | |
316 | else | |
317 | return 2; /* indirect sequential */ | |
318 | default: | |
319 | return 0; | |
320 | } | |
321 | default: | |
322 | return 0; | |
323 | } | |
324 | ||
325 | return 0; | |
326 | } | |
327 | ||
201361a5 | 328 | static int i915_emit_cmds(struct drm_device * dev, int *buffer, int dwords) |
1da177e4 LT |
329 | { |
330 | drm_i915_private_t *dev_priv = dev->dev_private; | |
e1f99ce6 | 331 | int i, ret; |
1da177e4 | 332 | |
1ec14ad3 | 333 | if ((dwords+1) * sizeof(int) >= LP_RING(dev_priv)->size - 8) |
20caafa6 | 334 | return -EINVAL; |
de227f5f | 335 | |
1da177e4 | 336 | for (i = 0; i < dwords;) { |
e1f99ce6 CW |
337 | int sz = validate_cmd(buffer[i]); |
338 | if (sz == 0 || i + sz > dwords) | |
20caafa6 | 339 | return -EINVAL; |
e1f99ce6 | 340 | i += sz; |
1da177e4 LT |
341 | } |
342 | ||
e1f99ce6 CW |
343 | ret = BEGIN_LP_RING((dwords+1)&~1); |
344 | if (ret) | |
345 | return ret; | |
346 | ||
347 | for (i = 0; i < dwords; i++) | |
348 | OUT_RING(buffer[i]); | |
de227f5f DA |
349 | if (dwords & 1) |
350 | OUT_RING(0); | |
351 | ||
352 | ADVANCE_LP_RING(); | |
353 | ||
1da177e4 LT |
354 | return 0; |
355 | } | |
356 | ||
673a394b EA |
357 | int |
358 | i915_emit_box(struct drm_device *dev, | |
c4e7a414 CW |
359 | struct drm_clip_rect *box, |
360 | int DR1, int DR4) | |
1da177e4 | 361 | { |
e1f99ce6 | 362 | struct drm_i915_private *dev_priv = dev->dev_private; |
e1f99ce6 | 363 | int ret; |
1da177e4 | 364 | |
c4e7a414 CW |
365 | if (box->y2 <= box->y1 || box->x2 <= box->x1 || |
366 | box->y2 <= 0 || box->x2 <= 0) { | |
1da177e4 | 367 | DRM_ERROR("Bad box %d,%d..%d,%d\n", |
c4e7a414 | 368 | box->x1, box->y1, box->x2, box->y2); |
20caafa6 | 369 | return -EINVAL; |
1da177e4 LT |
370 | } |
371 | ||
a6c45cf0 | 372 | if (INTEL_INFO(dev)->gen >= 4) { |
e1f99ce6 CW |
373 | ret = BEGIN_LP_RING(4); |
374 | if (ret) | |
375 | return ret; | |
376 | ||
c29b669c | 377 | OUT_RING(GFX_OP_DRAWRECT_INFO_I965); |
c4e7a414 CW |
378 | OUT_RING((box->x1 & 0xffff) | (box->y1 << 16)); |
379 | OUT_RING(((box->x2 - 1) & 0xffff) | ((box->y2 - 1) << 16)); | |
c29b669c | 380 | OUT_RING(DR4); |
c29b669c | 381 | } else { |
e1f99ce6 CW |
382 | ret = BEGIN_LP_RING(6); |
383 | if (ret) | |
384 | return ret; | |
385 | ||
c29b669c AH |
386 | OUT_RING(GFX_OP_DRAWRECT_INFO); |
387 | OUT_RING(DR1); | |
c4e7a414 CW |
388 | OUT_RING((box->x1 & 0xffff) | (box->y1 << 16)); |
389 | OUT_RING(((box->x2 - 1) & 0xffff) | ((box->y2 - 1) << 16)); | |
c29b669c AH |
390 | OUT_RING(DR4); |
391 | OUT_RING(0); | |
c29b669c | 392 | } |
e1f99ce6 | 393 | ADVANCE_LP_RING(); |
1da177e4 LT |
394 | |
395 | return 0; | |
396 | } | |
397 | ||
c29b669c AH |
398 | /* XXX: Emitting the counter should really be moved to part of the IRQ |
399 | * emit. For now, do it in both places: | |
400 | */ | |
401 | ||
84b1fd10 | 402 | static void i915_emit_breadcrumb(struct drm_device *dev) |
de227f5f DA |
403 | { |
404 | drm_i915_private_t *dev_priv = dev->dev_private; | |
7c1c2871 | 405 | struct drm_i915_master_private *master_priv = dev->primary->master->driver_priv; |
de227f5f | 406 | |
c99b058f | 407 | dev_priv->counter++; |
af6061af | 408 | if (dev_priv->counter > 0x7FFFFFFFUL) |
c99b058f | 409 | dev_priv->counter = 0; |
7c1c2871 DA |
410 | if (master_priv->sarea_priv) |
411 | master_priv->sarea_priv->last_enqueue = dev_priv->counter; | |
de227f5f | 412 | |
e1f99ce6 CW |
413 | if (BEGIN_LP_RING(4) == 0) { |
414 | OUT_RING(MI_STORE_DWORD_INDEX); | |
415 | OUT_RING(I915_BREADCRUMB_INDEX << MI_STORE_DWORD_INDEX_SHIFT); | |
416 | OUT_RING(dev_priv->counter); | |
417 | OUT_RING(0); | |
418 | ADVANCE_LP_RING(); | |
419 | } | |
de227f5f DA |
420 | } |
421 | ||
84b1fd10 | 422 | static int i915_dispatch_cmdbuffer(struct drm_device * dev, |
201361a5 EA |
423 | drm_i915_cmdbuffer_t *cmd, |
424 | struct drm_clip_rect *cliprects, | |
425 | void *cmdbuf) | |
1da177e4 LT |
426 | { |
427 | int nbox = cmd->num_cliprects; | |
428 | int i = 0, count, ret; | |
429 | ||
430 | if (cmd->sz & 0x3) { | |
431 | DRM_ERROR("alignment"); | |
20caafa6 | 432 | return -EINVAL; |
1da177e4 LT |
433 | } |
434 | ||
435 | i915_kernel_lost_context(dev); | |
436 | ||
437 | count = nbox ? nbox : 1; | |
438 | ||
439 | for (i = 0; i < count; i++) { | |
440 | if (i < nbox) { | |
c4e7a414 | 441 | ret = i915_emit_box(dev, &cliprects[i], |
1da177e4 LT |
442 | cmd->DR1, cmd->DR4); |
443 | if (ret) | |
444 | return ret; | |
445 | } | |
446 | ||
201361a5 | 447 | ret = i915_emit_cmds(dev, cmdbuf, cmd->sz / 4); |
1da177e4 LT |
448 | if (ret) |
449 | return ret; | |
450 | } | |
451 | ||
de227f5f | 452 | i915_emit_breadcrumb(dev); |
1da177e4 LT |
453 | return 0; |
454 | } | |
455 | ||
84b1fd10 | 456 | static int i915_dispatch_batchbuffer(struct drm_device * dev, |
201361a5 EA |
457 | drm_i915_batchbuffer_t * batch, |
458 | struct drm_clip_rect *cliprects) | |
1da177e4 | 459 | { |
e1f99ce6 | 460 | struct drm_i915_private *dev_priv = dev->dev_private; |
1da177e4 | 461 | int nbox = batch->num_cliprects; |
e1f99ce6 | 462 | int i, count, ret; |
1da177e4 LT |
463 | |
464 | if ((batch->start | batch->used) & 0x7) { | |
465 | DRM_ERROR("alignment"); | |
20caafa6 | 466 | return -EINVAL; |
1da177e4 LT |
467 | } |
468 | ||
469 | i915_kernel_lost_context(dev); | |
470 | ||
471 | count = nbox ? nbox : 1; | |
1da177e4 LT |
472 | for (i = 0; i < count; i++) { |
473 | if (i < nbox) { | |
c4e7a414 | 474 | ret = i915_emit_box(dev, &cliprects[i], |
e1f99ce6 | 475 | batch->DR1, batch->DR4); |
1da177e4 LT |
476 | if (ret) |
477 | return ret; | |
478 | } | |
479 | ||
0790d5e1 | 480 | if (!IS_I830(dev) && !IS_845G(dev)) { |
e1f99ce6 CW |
481 | ret = BEGIN_LP_RING(2); |
482 | if (ret) | |
483 | return ret; | |
484 | ||
a6c45cf0 | 485 | if (INTEL_INFO(dev)->gen >= 4) { |
21f16289 DA |
486 | OUT_RING(MI_BATCH_BUFFER_START | (2 << 6) | MI_BATCH_NON_SECURE_I965); |
487 | OUT_RING(batch->start); | |
488 | } else { | |
489 | OUT_RING(MI_BATCH_BUFFER_START | (2 << 6)); | |
490 | OUT_RING(batch->start | MI_BATCH_NON_SECURE); | |
491 | } | |
1da177e4 | 492 | } else { |
e1f99ce6 CW |
493 | ret = BEGIN_LP_RING(4); |
494 | if (ret) | |
495 | return ret; | |
496 | ||
1da177e4 LT |
497 | OUT_RING(MI_BATCH_BUFFER); |
498 | OUT_RING(batch->start | MI_BATCH_NON_SECURE); | |
499 | OUT_RING(batch->start + batch->used - 4); | |
500 | OUT_RING(0); | |
1da177e4 | 501 | } |
e1f99ce6 | 502 | ADVANCE_LP_RING(); |
1da177e4 LT |
503 | } |
504 | ||
1cafd347 | 505 | |
f00a3ddf | 506 | if (IS_G4X(dev) || IS_GEN5(dev)) { |
e1f99ce6 CW |
507 | if (BEGIN_LP_RING(2) == 0) { |
508 | OUT_RING(MI_FLUSH | MI_NO_WRITE_FLUSH | MI_INVALIDATE_ISP); | |
509 | OUT_RING(MI_NOOP); | |
510 | ADVANCE_LP_RING(); | |
511 | } | |
1cafd347 | 512 | } |
1da177e4 | 513 | |
e1f99ce6 | 514 | i915_emit_breadcrumb(dev); |
1da177e4 LT |
515 | return 0; |
516 | } | |
517 | ||
af6061af | 518 | static int i915_dispatch_flip(struct drm_device * dev) |
1da177e4 LT |
519 | { |
520 | drm_i915_private_t *dev_priv = dev->dev_private; | |
7c1c2871 DA |
521 | struct drm_i915_master_private *master_priv = |
522 | dev->primary->master->driver_priv; | |
e1f99ce6 | 523 | int ret; |
1da177e4 | 524 | |
7c1c2871 | 525 | if (!master_priv->sarea_priv) |
c99b058f KH |
526 | return -EINVAL; |
527 | ||
8a4c47f3 | 528 | DRM_DEBUG_DRIVER("%s: page=%d pfCurrentPage=%d\n", |
be25ed9c | 529 | __func__, |
530 | dev_priv->current_page, | |
531 | master_priv->sarea_priv->pf_current_page); | |
1da177e4 | 532 | |
af6061af DA |
533 | i915_kernel_lost_context(dev); |
534 | ||
e1f99ce6 CW |
535 | ret = BEGIN_LP_RING(10); |
536 | if (ret) | |
537 | return ret; | |
538 | ||
585fb111 | 539 | OUT_RING(MI_FLUSH | MI_READ_FLUSH); |
af6061af | 540 | OUT_RING(0); |
1da177e4 | 541 | |
af6061af DA |
542 | OUT_RING(CMD_OP_DISPLAYBUFFER_INFO | ASYNC_FLIP); |
543 | OUT_RING(0); | |
544 | if (dev_priv->current_page == 0) { | |
545 | OUT_RING(dev_priv->back_offset); | |
546 | dev_priv->current_page = 1; | |
1da177e4 | 547 | } else { |
af6061af DA |
548 | OUT_RING(dev_priv->front_offset); |
549 | dev_priv->current_page = 0; | |
1da177e4 | 550 | } |
af6061af | 551 | OUT_RING(0); |
1da177e4 | 552 | |
af6061af DA |
553 | OUT_RING(MI_WAIT_FOR_EVENT | MI_WAIT_FOR_PLANE_A_FLIP); |
554 | OUT_RING(0); | |
e1f99ce6 | 555 | |
af6061af | 556 | ADVANCE_LP_RING(); |
1da177e4 | 557 | |
7c1c2871 | 558 | master_priv->sarea_priv->last_enqueue = dev_priv->counter++; |
1da177e4 | 559 | |
e1f99ce6 CW |
560 | if (BEGIN_LP_RING(4) == 0) { |
561 | OUT_RING(MI_STORE_DWORD_INDEX); | |
562 | OUT_RING(I915_BREADCRUMB_INDEX << MI_STORE_DWORD_INDEX_SHIFT); | |
563 | OUT_RING(dev_priv->counter); | |
564 | OUT_RING(0); | |
565 | ADVANCE_LP_RING(); | |
566 | } | |
1da177e4 | 567 | |
7c1c2871 | 568 | master_priv->sarea_priv->pf_current_page = dev_priv->current_page; |
af6061af | 569 | return 0; |
1da177e4 LT |
570 | } |
571 | ||
1ec14ad3 | 572 | static int i915_quiescent(struct drm_device *dev) |
1da177e4 | 573 | { |
1ec14ad3 | 574 | struct intel_ring_buffer *ring = LP_RING(dev->dev_private); |
1da177e4 LT |
575 | |
576 | i915_kernel_lost_context(dev); | |
1ec14ad3 | 577 | return intel_wait_ring_buffer(ring, ring->size - 8); |
1da177e4 LT |
578 | } |
579 | ||
c153f45f EA |
580 | static int i915_flush_ioctl(struct drm_device *dev, void *data, |
581 | struct drm_file *file_priv) | |
1da177e4 | 582 | { |
546b0974 EA |
583 | int ret; |
584 | ||
585 | RING_LOCK_TEST_WITH_RETURN(dev, file_priv); | |
1da177e4 | 586 | |
546b0974 EA |
587 | mutex_lock(&dev->struct_mutex); |
588 | ret = i915_quiescent(dev); | |
589 | mutex_unlock(&dev->struct_mutex); | |
590 | ||
591 | return ret; | |
1da177e4 LT |
592 | } |
593 | ||
c153f45f EA |
594 | static int i915_batchbuffer(struct drm_device *dev, void *data, |
595 | struct drm_file *file_priv) | |
1da177e4 | 596 | { |
1da177e4 | 597 | drm_i915_private_t *dev_priv = (drm_i915_private_t *) dev->dev_private; |
7c1c2871 | 598 | struct drm_i915_master_private *master_priv = dev->primary->master->driver_priv; |
1da177e4 | 599 | drm_i915_sarea_t *sarea_priv = (drm_i915_sarea_t *) |
7c1c2871 | 600 | master_priv->sarea_priv; |
c153f45f | 601 | drm_i915_batchbuffer_t *batch = data; |
1da177e4 | 602 | int ret; |
201361a5 | 603 | struct drm_clip_rect *cliprects = NULL; |
1da177e4 LT |
604 | |
605 | if (!dev_priv->allow_batchbuffer) { | |
606 | DRM_ERROR("Batchbuffer ioctl disabled\n"); | |
20caafa6 | 607 | return -EINVAL; |
1da177e4 LT |
608 | } |
609 | ||
8a4c47f3 | 610 | DRM_DEBUG_DRIVER("i915 batchbuffer, start %x used %d cliprects %d\n", |
be25ed9c | 611 | batch->start, batch->used, batch->num_cliprects); |
1da177e4 | 612 | |
546b0974 | 613 | RING_LOCK_TEST_WITH_RETURN(dev, file_priv); |
1da177e4 | 614 | |
201361a5 EA |
615 | if (batch->num_cliprects < 0) |
616 | return -EINVAL; | |
617 | ||
618 | if (batch->num_cliprects) { | |
9a298b2a EA |
619 | cliprects = kcalloc(batch->num_cliprects, |
620 | sizeof(struct drm_clip_rect), | |
621 | GFP_KERNEL); | |
201361a5 EA |
622 | if (cliprects == NULL) |
623 | return -ENOMEM; | |
624 | ||
625 | ret = copy_from_user(cliprects, batch->cliprects, | |
626 | batch->num_cliprects * | |
627 | sizeof(struct drm_clip_rect)); | |
9927a403 DC |
628 | if (ret != 0) { |
629 | ret = -EFAULT; | |
201361a5 | 630 | goto fail_free; |
9927a403 | 631 | } |
201361a5 | 632 | } |
1da177e4 | 633 | |
546b0974 | 634 | mutex_lock(&dev->struct_mutex); |
201361a5 | 635 | ret = i915_dispatch_batchbuffer(dev, batch, cliprects); |
546b0974 | 636 | mutex_unlock(&dev->struct_mutex); |
1da177e4 | 637 | |
c99b058f | 638 | if (sarea_priv) |
0baf823a | 639 | sarea_priv->last_dispatch = READ_BREADCRUMB(dev_priv); |
201361a5 EA |
640 | |
641 | fail_free: | |
9a298b2a | 642 | kfree(cliprects); |
201361a5 | 643 | |
1da177e4 LT |
644 | return ret; |
645 | } | |
646 | ||
c153f45f EA |
647 | static int i915_cmdbuffer(struct drm_device *dev, void *data, |
648 | struct drm_file *file_priv) | |
1da177e4 | 649 | { |
1da177e4 | 650 | drm_i915_private_t *dev_priv = (drm_i915_private_t *) dev->dev_private; |
7c1c2871 | 651 | struct drm_i915_master_private *master_priv = dev->primary->master->driver_priv; |
1da177e4 | 652 | drm_i915_sarea_t *sarea_priv = (drm_i915_sarea_t *) |
7c1c2871 | 653 | master_priv->sarea_priv; |
c153f45f | 654 | drm_i915_cmdbuffer_t *cmdbuf = data; |
201361a5 EA |
655 | struct drm_clip_rect *cliprects = NULL; |
656 | void *batch_data; | |
1da177e4 LT |
657 | int ret; |
658 | ||
8a4c47f3 | 659 | DRM_DEBUG_DRIVER("i915 cmdbuffer, buf %p sz %d cliprects %d\n", |
be25ed9c | 660 | cmdbuf->buf, cmdbuf->sz, cmdbuf->num_cliprects); |
1da177e4 | 661 | |
546b0974 | 662 | RING_LOCK_TEST_WITH_RETURN(dev, file_priv); |
1da177e4 | 663 | |
201361a5 EA |
664 | if (cmdbuf->num_cliprects < 0) |
665 | return -EINVAL; | |
666 | ||
9a298b2a | 667 | batch_data = kmalloc(cmdbuf->sz, GFP_KERNEL); |
201361a5 EA |
668 | if (batch_data == NULL) |
669 | return -ENOMEM; | |
670 | ||
671 | ret = copy_from_user(batch_data, cmdbuf->buf, cmdbuf->sz); | |
9927a403 DC |
672 | if (ret != 0) { |
673 | ret = -EFAULT; | |
201361a5 | 674 | goto fail_batch_free; |
9927a403 | 675 | } |
201361a5 EA |
676 | |
677 | if (cmdbuf->num_cliprects) { | |
9a298b2a EA |
678 | cliprects = kcalloc(cmdbuf->num_cliprects, |
679 | sizeof(struct drm_clip_rect), GFP_KERNEL); | |
a40e8d31 OA |
680 | if (cliprects == NULL) { |
681 | ret = -ENOMEM; | |
201361a5 | 682 | goto fail_batch_free; |
a40e8d31 | 683 | } |
201361a5 EA |
684 | |
685 | ret = copy_from_user(cliprects, cmdbuf->cliprects, | |
686 | cmdbuf->num_cliprects * | |
687 | sizeof(struct drm_clip_rect)); | |
9927a403 DC |
688 | if (ret != 0) { |
689 | ret = -EFAULT; | |
201361a5 | 690 | goto fail_clip_free; |
9927a403 | 691 | } |
1da177e4 LT |
692 | } |
693 | ||
546b0974 | 694 | mutex_lock(&dev->struct_mutex); |
201361a5 | 695 | ret = i915_dispatch_cmdbuffer(dev, cmdbuf, cliprects, batch_data); |
546b0974 | 696 | mutex_unlock(&dev->struct_mutex); |
1da177e4 LT |
697 | if (ret) { |
698 | DRM_ERROR("i915_dispatch_cmdbuffer failed\n"); | |
355d7f37 | 699 | goto fail_clip_free; |
1da177e4 LT |
700 | } |
701 | ||
c99b058f | 702 | if (sarea_priv) |
0baf823a | 703 | sarea_priv->last_dispatch = READ_BREADCRUMB(dev_priv); |
201361a5 | 704 | |
201361a5 | 705 | fail_clip_free: |
9a298b2a | 706 | kfree(cliprects); |
355d7f37 | 707 | fail_batch_free: |
9a298b2a | 708 | kfree(batch_data); |
201361a5 EA |
709 | |
710 | return ret; | |
1da177e4 LT |
711 | } |
712 | ||
c153f45f EA |
713 | static int i915_flip_bufs(struct drm_device *dev, void *data, |
714 | struct drm_file *file_priv) | |
1da177e4 | 715 | { |
546b0974 EA |
716 | int ret; |
717 | ||
8a4c47f3 | 718 | DRM_DEBUG_DRIVER("%s\n", __func__); |
1da177e4 | 719 | |
546b0974 | 720 | RING_LOCK_TEST_WITH_RETURN(dev, file_priv); |
1da177e4 | 721 | |
546b0974 EA |
722 | mutex_lock(&dev->struct_mutex); |
723 | ret = i915_dispatch_flip(dev); | |
724 | mutex_unlock(&dev->struct_mutex); | |
725 | ||
726 | return ret; | |
1da177e4 LT |
727 | } |
728 | ||
c153f45f EA |
729 | static int i915_getparam(struct drm_device *dev, void *data, |
730 | struct drm_file *file_priv) | |
1da177e4 | 731 | { |
1da177e4 | 732 | drm_i915_private_t *dev_priv = dev->dev_private; |
c153f45f | 733 | drm_i915_getparam_t *param = data; |
1da177e4 LT |
734 | int value; |
735 | ||
736 | if (!dev_priv) { | |
3e684eae | 737 | DRM_ERROR("called with no initialization\n"); |
20caafa6 | 738 | return -EINVAL; |
1da177e4 LT |
739 | } |
740 | ||
c153f45f | 741 | switch (param->param) { |
1da177e4 | 742 | case I915_PARAM_IRQ_ACTIVE: |
0a3e67a4 | 743 | value = dev->pdev->irq ? 1 : 0; |
1da177e4 LT |
744 | break; |
745 | case I915_PARAM_ALLOW_BATCHBUFFER: | |
746 | value = dev_priv->allow_batchbuffer ? 1 : 0; | |
747 | break; | |
0d6aa60b DA |
748 | case I915_PARAM_LAST_DISPATCH: |
749 | value = READ_BREADCRUMB(dev_priv); | |
750 | break; | |
ed4c9c4a KH |
751 | case I915_PARAM_CHIPSET_ID: |
752 | value = dev->pci_device; | |
753 | break; | |
673a394b | 754 | case I915_PARAM_HAS_GEM: |
ac5c4e76 | 755 | value = dev_priv->has_gem; |
673a394b | 756 | break; |
0f973f27 JB |
757 | case I915_PARAM_NUM_FENCES_AVAIL: |
758 | value = dev_priv->num_fence_regs - dev_priv->fence_reg_start; | |
759 | break; | |
02e792fb DV |
760 | case I915_PARAM_HAS_OVERLAY: |
761 | value = dev_priv->overlay ? 1 : 0; | |
762 | break; | |
e9560f7c JB |
763 | case I915_PARAM_HAS_PAGEFLIPPING: |
764 | value = 1; | |
765 | break; | |
76446cac JB |
766 | case I915_PARAM_HAS_EXECBUF2: |
767 | /* depends on GEM */ | |
768 | value = dev_priv->has_gem; | |
769 | break; | |
e3a815fc ZN |
770 | case I915_PARAM_HAS_BSD: |
771 | value = HAS_BSD(dev); | |
772 | break; | |
549f7365 CW |
773 | case I915_PARAM_HAS_BLT: |
774 | value = HAS_BLT(dev); | |
775 | break; | |
a00b10c3 CW |
776 | case I915_PARAM_HAS_RELAXED_FENCING: |
777 | value = 1; | |
778 | break; | |
bbf0c6b3 DV |
779 | case I915_PARAM_HAS_COHERENT_RINGS: |
780 | value = 1; | |
781 | break; | |
72bfa19c CW |
782 | case I915_PARAM_HAS_EXEC_CONSTANTS: |
783 | value = INTEL_INFO(dev)->gen >= 4; | |
784 | break; | |
1da177e4 | 785 | default: |
8a4c47f3 | 786 | DRM_DEBUG_DRIVER("Unknown parameter %d\n", |
76446cac | 787 | param->param); |
20caafa6 | 788 | return -EINVAL; |
1da177e4 LT |
789 | } |
790 | ||
c153f45f | 791 | if (DRM_COPY_TO_USER(param->value, &value, sizeof(int))) { |
1da177e4 | 792 | DRM_ERROR("DRM_COPY_TO_USER failed\n"); |
20caafa6 | 793 | return -EFAULT; |
1da177e4 LT |
794 | } |
795 | ||
796 | return 0; | |
797 | } | |
798 | ||
c153f45f EA |
799 | static int i915_setparam(struct drm_device *dev, void *data, |
800 | struct drm_file *file_priv) | |
1da177e4 | 801 | { |
1da177e4 | 802 | drm_i915_private_t *dev_priv = dev->dev_private; |
c153f45f | 803 | drm_i915_setparam_t *param = data; |
1da177e4 LT |
804 | |
805 | if (!dev_priv) { | |
3e684eae | 806 | DRM_ERROR("called with no initialization\n"); |
20caafa6 | 807 | return -EINVAL; |
1da177e4 LT |
808 | } |
809 | ||
c153f45f | 810 | switch (param->param) { |
1da177e4 | 811 | case I915_SETPARAM_USE_MI_BATCHBUFFER_START: |
1da177e4 LT |
812 | break; |
813 | case I915_SETPARAM_TEX_LRU_LOG_GRANULARITY: | |
c153f45f | 814 | dev_priv->tex_lru_log_granularity = param->value; |
1da177e4 LT |
815 | break; |
816 | case I915_SETPARAM_ALLOW_BATCHBUFFER: | |
c153f45f | 817 | dev_priv->allow_batchbuffer = param->value; |
1da177e4 | 818 | break; |
0f973f27 JB |
819 | case I915_SETPARAM_NUM_USED_FENCES: |
820 | if (param->value > dev_priv->num_fence_regs || | |
821 | param->value < 0) | |
822 | return -EINVAL; | |
823 | /* Userspace can use first N regs */ | |
824 | dev_priv->fence_reg_start = param->value; | |
825 | break; | |
1da177e4 | 826 | default: |
8a4c47f3 | 827 | DRM_DEBUG_DRIVER("unknown parameter %d\n", |
be25ed9c | 828 | param->param); |
20caafa6 | 829 | return -EINVAL; |
1da177e4 LT |
830 | } |
831 | ||
832 | return 0; | |
833 | } | |
834 | ||
c153f45f EA |
835 | static int i915_set_status_page(struct drm_device *dev, void *data, |
836 | struct drm_file *file_priv) | |
dc7a9319 | 837 | { |
dc7a9319 | 838 | drm_i915_private_t *dev_priv = dev->dev_private; |
c153f45f | 839 | drm_i915_hws_addr_t *hws = data; |
1ec14ad3 | 840 | struct intel_ring_buffer *ring = LP_RING(dev_priv); |
b39d50e5 ZW |
841 | |
842 | if (!I915_NEED_GFX_HWS(dev)) | |
843 | return -EINVAL; | |
dc7a9319 WZ |
844 | |
845 | if (!dev_priv) { | |
3e684eae | 846 | DRM_ERROR("called with no initialization\n"); |
20caafa6 | 847 | return -EINVAL; |
dc7a9319 | 848 | } |
dc7a9319 | 849 | |
79e53945 JB |
850 | if (drm_core_check_feature(dev, DRIVER_MODESET)) { |
851 | WARN(1, "tried to set status page when mode setting active\n"); | |
852 | return 0; | |
853 | } | |
854 | ||
8a4c47f3 | 855 | DRM_DEBUG_DRIVER("set status page addr 0x%08x\n", (u32)hws->addr); |
c153f45f | 856 | |
8187a2b7 | 857 | ring->status_page.gfx_addr = hws->addr & (0x1ffff<<12); |
dc7a9319 | 858 | |
8b409580 | 859 | dev_priv->hws_map.offset = dev->agp->base + hws->addr; |
dc7a9319 WZ |
860 | dev_priv->hws_map.size = 4*1024; |
861 | dev_priv->hws_map.type = 0; | |
862 | dev_priv->hws_map.flags = 0; | |
863 | dev_priv->hws_map.mtrr = 0; | |
864 | ||
dd0910b3 | 865 | drm_core_ioremap_wc(&dev_priv->hws_map, dev); |
dc7a9319 | 866 | if (dev_priv->hws_map.handle == NULL) { |
dc7a9319 | 867 | i915_dma_cleanup(dev); |
e20f9c64 | 868 | ring->status_page.gfx_addr = 0; |
dc7a9319 WZ |
869 | DRM_ERROR("can not ioremap virtual address for" |
870 | " G33 hw status page\n"); | |
20caafa6 | 871 | return -ENOMEM; |
dc7a9319 | 872 | } |
8187a2b7 ZN |
873 | ring->status_page.page_addr = dev_priv->hws_map.handle; |
874 | memset(ring->status_page.page_addr, 0, PAGE_SIZE); | |
875 | I915_WRITE(HWS_PGA, ring->status_page.gfx_addr); | |
dc7a9319 | 876 | |
8a4c47f3 | 877 | DRM_DEBUG_DRIVER("load hws HWS_PGA with gfx mem 0x%x\n", |
e20f9c64 | 878 | ring->status_page.gfx_addr); |
8a4c47f3 | 879 | DRM_DEBUG_DRIVER("load hws at %p\n", |
e20f9c64 | 880 | ring->status_page.page_addr); |
dc7a9319 WZ |
881 | return 0; |
882 | } | |
883 | ||
ec2a4c3f DA |
884 | static int i915_get_bridge_dev(struct drm_device *dev) |
885 | { | |
886 | struct drm_i915_private *dev_priv = dev->dev_private; | |
887 | ||
888 | dev_priv->bridge_dev = pci_get_bus_and_slot(0, PCI_DEVFN(0,0)); | |
889 | if (!dev_priv->bridge_dev) { | |
890 | DRM_ERROR("bridge device not found\n"); | |
891 | return -1; | |
892 | } | |
893 | return 0; | |
894 | } | |
895 | ||
c4804411 ZW |
896 | #define MCHBAR_I915 0x44 |
897 | #define MCHBAR_I965 0x48 | |
898 | #define MCHBAR_SIZE (4*4096) | |
899 | ||
900 | #define DEVEN_REG 0x54 | |
901 | #define DEVEN_MCHBAR_EN (1 << 28) | |
902 | ||
903 | /* Allocate space for the MCH regs if needed, return nonzero on error */ | |
904 | static int | |
905 | intel_alloc_mchbar_resource(struct drm_device *dev) | |
906 | { | |
907 | drm_i915_private_t *dev_priv = dev->dev_private; | |
a6c45cf0 | 908 | int reg = INTEL_INFO(dev)->gen >= 4 ? MCHBAR_I965 : MCHBAR_I915; |
c4804411 ZW |
909 | u32 temp_lo, temp_hi = 0; |
910 | u64 mchbar_addr; | |
a25c25c2 | 911 | int ret; |
c4804411 | 912 | |
a6c45cf0 | 913 | if (INTEL_INFO(dev)->gen >= 4) |
c4804411 ZW |
914 | pci_read_config_dword(dev_priv->bridge_dev, reg + 4, &temp_hi); |
915 | pci_read_config_dword(dev_priv->bridge_dev, reg, &temp_lo); | |
916 | mchbar_addr = ((u64)temp_hi << 32) | temp_lo; | |
917 | ||
918 | /* If ACPI doesn't have it, assume we need to allocate it ourselves */ | |
919 | #ifdef CONFIG_PNP | |
920 | if (mchbar_addr && | |
a25c25c2 CW |
921 | pnp_range_reserved(mchbar_addr, mchbar_addr + MCHBAR_SIZE)) |
922 | return 0; | |
c4804411 ZW |
923 | #endif |
924 | ||
925 | /* Get some space for it */ | |
a25c25c2 CW |
926 | dev_priv->mch_res.name = "i915 MCHBAR"; |
927 | dev_priv->mch_res.flags = IORESOURCE_MEM; | |
928 | ret = pci_bus_alloc_resource(dev_priv->bridge_dev->bus, | |
929 | &dev_priv->mch_res, | |
c4804411 ZW |
930 | MCHBAR_SIZE, MCHBAR_SIZE, |
931 | PCIBIOS_MIN_MEM, | |
a25c25c2 | 932 | 0, pcibios_align_resource, |
c4804411 ZW |
933 | dev_priv->bridge_dev); |
934 | if (ret) { | |
935 | DRM_DEBUG_DRIVER("failed bus alloc: %d\n", ret); | |
936 | dev_priv->mch_res.start = 0; | |
a25c25c2 | 937 | return ret; |
c4804411 ZW |
938 | } |
939 | ||
a6c45cf0 | 940 | if (INTEL_INFO(dev)->gen >= 4) |
c4804411 ZW |
941 | pci_write_config_dword(dev_priv->bridge_dev, reg + 4, |
942 | upper_32_bits(dev_priv->mch_res.start)); | |
943 | ||
944 | pci_write_config_dword(dev_priv->bridge_dev, reg, | |
945 | lower_32_bits(dev_priv->mch_res.start)); | |
a25c25c2 | 946 | return 0; |
c4804411 ZW |
947 | } |
948 | ||
949 | /* Setup MCHBAR if possible, return true if we should disable it again */ | |
950 | static void | |
951 | intel_setup_mchbar(struct drm_device *dev) | |
952 | { | |
953 | drm_i915_private_t *dev_priv = dev->dev_private; | |
a6c45cf0 | 954 | int mchbar_reg = INTEL_INFO(dev)->gen >= 4 ? MCHBAR_I965 : MCHBAR_I915; |
c4804411 ZW |
955 | u32 temp; |
956 | bool enabled; | |
957 | ||
958 | dev_priv->mchbar_need_disable = false; | |
959 | ||
960 | if (IS_I915G(dev) || IS_I915GM(dev)) { | |
961 | pci_read_config_dword(dev_priv->bridge_dev, DEVEN_REG, &temp); | |
962 | enabled = !!(temp & DEVEN_MCHBAR_EN); | |
963 | } else { | |
964 | pci_read_config_dword(dev_priv->bridge_dev, mchbar_reg, &temp); | |
965 | enabled = temp & 1; | |
966 | } | |
967 | ||
968 | /* If it's already enabled, don't have to do anything */ | |
969 | if (enabled) | |
970 | return; | |
971 | ||
972 | if (intel_alloc_mchbar_resource(dev)) | |
973 | return; | |
974 | ||
975 | dev_priv->mchbar_need_disable = true; | |
976 | ||
977 | /* Space is allocated or reserved, so enable it. */ | |
978 | if (IS_I915G(dev) || IS_I915GM(dev)) { | |
979 | pci_write_config_dword(dev_priv->bridge_dev, DEVEN_REG, | |
980 | temp | DEVEN_MCHBAR_EN); | |
981 | } else { | |
982 | pci_read_config_dword(dev_priv->bridge_dev, mchbar_reg, &temp); | |
983 | pci_write_config_dword(dev_priv->bridge_dev, mchbar_reg, temp | 1); | |
984 | } | |
985 | } | |
986 | ||
987 | static void | |
988 | intel_teardown_mchbar(struct drm_device *dev) | |
989 | { | |
990 | drm_i915_private_t *dev_priv = dev->dev_private; | |
a6c45cf0 | 991 | int mchbar_reg = INTEL_INFO(dev)->gen >= 4 ? MCHBAR_I965 : MCHBAR_I915; |
c4804411 ZW |
992 | u32 temp; |
993 | ||
994 | if (dev_priv->mchbar_need_disable) { | |
995 | if (IS_I915G(dev) || IS_I915GM(dev)) { | |
996 | pci_read_config_dword(dev_priv->bridge_dev, DEVEN_REG, &temp); | |
997 | temp &= ~DEVEN_MCHBAR_EN; | |
998 | pci_write_config_dword(dev_priv->bridge_dev, DEVEN_REG, temp); | |
999 | } else { | |
1000 | pci_read_config_dword(dev_priv->bridge_dev, mchbar_reg, &temp); | |
1001 | temp &= ~1; | |
1002 | pci_write_config_dword(dev_priv->bridge_dev, mchbar_reg, temp); | |
1003 | } | |
1004 | } | |
1005 | ||
1006 | if (dev_priv->mch_res.start) | |
1007 | release_resource(&dev_priv->mch_res); | |
1008 | } | |
1009 | ||
80824003 JB |
1010 | #define PTE_ADDRESS_MASK 0xfffff000 |
1011 | #define PTE_ADDRESS_MASK_HIGH 0x000000f0 /* i915+ */ | |
1012 | #define PTE_MAPPING_TYPE_UNCACHED (0 << 1) | |
1013 | #define PTE_MAPPING_TYPE_DCACHE (1 << 1) /* i830 only */ | |
1014 | #define PTE_MAPPING_TYPE_CACHED (3 << 1) | |
1015 | #define PTE_MAPPING_TYPE_MASK (3 << 1) | |
1016 | #define PTE_VALID (1 << 0) | |
1017 | ||
1018 | /** | |
fe669bf8 CW |
1019 | * i915_stolen_to_phys - take an offset into stolen memory and turn it into |
1020 | * a physical one | |
80824003 | 1021 | * @dev: drm device |
fe669bf8 | 1022 | * @offset: address to translate |
80824003 | 1023 | * |
fe669bf8 CW |
1024 | * Some chip functions require allocations from stolen space and need the |
1025 | * physical address of the memory in question. | |
80824003 | 1026 | */ |
fe669bf8 | 1027 | static unsigned long i915_stolen_to_phys(struct drm_device *dev, u32 offset) |
80824003 | 1028 | { |
fe669bf8 CW |
1029 | struct drm_i915_private *dev_priv = dev->dev_private; |
1030 | struct pci_dev *pdev = dev_priv->bridge_dev; | |
1031 | u32 base; | |
1032 | ||
1033 | #if 0 | |
1034 | /* On the machines I have tested the Graphics Base of Stolen Memory | |
1035 | * is unreliable, so compute the base by subtracting the stolen memory | |
1036 | * from the Top of Low Usable DRAM which is where the BIOS places | |
1037 | * the graphics stolen memory. | |
1038 | */ | |
1039 | if (INTEL_INFO(dev)->gen > 3 || IS_G33(dev)) { | |
1040 | /* top 32bits are reserved = 0 */ | |
1041 | pci_read_config_dword(pdev, 0xA4, &base); | |
80824003 | 1042 | } else { |
fe669bf8 CW |
1043 | /* XXX presume 8xx is the same as i915 */ |
1044 | pci_bus_read_config_dword(pdev->bus, 2, 0x5C, &base); | |
1045 | } | |
1046 | #else | |
1047 | if (INTEL_INFO(dev)->gen > 3 || IS_G33(dev)) { | |
1048 | u16 val; | |
1049 | pci_read_config_word(pdev, 0xb0, &val); | |
1050 | base = val >> 4 << 20; | |
1051 | } else { | |
1052 | u8 val; | |
1053 | pci_read_config_byte(pdev, 0x9c, &val); | |
1054 | base = val >> 3 << 27; | |
80824003 | 1055 | } |
c64f7ba5 | 1056 | base -= dev_priv->mm.gtt->stolen_size; |
fe669bf8 | 1057 | #endif |
80824003 | 1058 | |
fe669bf8 | 1059 | return base + offset; |
80824003 JB |
1060 | } |
1061 | ||
1062 | static void i915_warn_stolen(struct drm_device *dev) | |
1063 | { | |
1064 | DRM_ERROR("not enough stolen space for compressed buffer, disabling\n"); | |
1065 | DRM_ERROR("hint: you may be able to increase stolen memory size in the BIOS to avoid this\n"); | |
1066 | } | |
1067 | ||
1068 | static void i915_setup_compression(struct drm_device *dev, int size) | |
1069 | { | |
1070 | struct drm_i915_private *dev_priv = dev->dev_private; | |
132b6aab | 1071 | struct drm_mm_node *compressed_fb, *uninitialized_var(compressed_llb); |
29bd0ae2 AM |
1072 | unsigned long cfb_base; |
1073 | unsigned long ll_base = 0; | |
80824003 | 1074 | |
fe669bf8 CW |
1075 | compressed_fb = drm_mm_search_free(&dev_priv->mm.stolen, size, 4096, 0); |
1076 | if (compressed_fb) | |
1077 | compressed_fb = drm_mm_get_block(compressed_fb, size, 4096); | |
1078 | if (!compressed_fb) | |
1079 | goto err; | |
80824003 | 1080 | |
fe669bf8 CW |
1081 | cfb_base = i915_stolen_to_phys(dev, compressed_fb->start); |
1082 | if (!cfb_base) | |
1083 | goto err_fb; | |
80824003 | 1084 | |
9c04f015 | 1085 | if (!(IS_GM45(dev) || HAS_PCH_SPLIT(dev))) { |
fe669bf8 CW |
1086 | compressed_llb = drm_mm_search_free(&dev_priv->mm.stolen, |
1087 | 4096, 4096, 0); | |
1088 | if (compressed_llb) | |
1089 | compressed_llb = drm_mm_get_block(compressed_llb, | |
1090 | 4096, 4096); | |
1091 | if (!compressed_llb) | |
1092 | goto err_fb; | |
74dff282 | 1093 | |
fe669bf8 CW |
1094 | ll_base = i915_stolen_to_phys(dev, compressed_llb->start); |
1095 | if (!ll_base) | |
1096 | goto err_llb; | |
80824003 JB |
1097 | } |
1098 | ||
1099 | dev_priv->cfb_size = size; | |
1100 | ||
ee5382ae | 1101 | intel_disable_fbc(dev); |
20bf377e | 1102 | dev_priv->compressed_fb = compressed_fb; |
9c04f015 | 1103 | if (HAS_PCH_SPLIT(dev)) |
b52eb4dc ZY |
1104 | I915_WRITE(ILK_DPFC_CB_BASE, compressed_fb->start); |
1105 | else if (IS_GM45(dev)) { | |
74dff282 JB |
1106 | I915_WRITE(DPFC_CB_BASE, compressed_fb->start); |
1107 | } else { | |
74dff282 JB |
1108 | I915_WRITE(FBC_CFB_BASE, cfb_base); |
1109 | I915_WRITE(FBC_LL_BASE, ll_base); | |
20bf377e | 1110 | dev_priv->compressed_llb = compressed_llb; |
80824003 JB |
1111 | } |
1112 | ||
fe669bf8 CW |
1113 | DRM_DEBUG_KMS("FBC base 0x%08lx, ll base 0x%08lx, size %dM\n", |
1114 | cfb_base, ll_base, size >> 20); | |
1115 | return; | |
1116 | ||
1117 | err_llb: | |
1118 | drm_mm_put_block(compressed_llb); | |
1119 | err_fb: | |
1120 | drm_mm_put_block(compressed_fb); | |
1121 | err: | |
1122 | dev_priv->no_fbc_reason = FBC_STOLEN_TOO_SMALL; | |
1123 | i915_warn_stolen(dev); | |
80824003 JB |
1124 | } |
1125 | ||
20bf377e JB |
1126 | static void i915_cleanup_compression(struct drm_device *dev) |
1127 | { | |
1128 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1129 | ||
1130 | drm_mm_put_block(dev_priv->compressed_fb); | |
aebf0daf | 1131 | if (dev_priv->compressed_llb) |
20bf377e JB |
1132 | drm_mm_put_block(dev_priv->compressed_llb); |
1133 | } | |
1134 | ||
28d52043 DA |
1135 | /* true = enable decode, false = disable decoder */ |
1136 | static unsigned int i915_vga_set_decode(void *cookie, bool state) | |
1137 | { | |
1138 | struct drm_device *dev = cookie; | |
1139 | ||
1140 | intel_modeset_vga_set_state(dev, state); | |
1141 | if (state) | |
1142 | return VGA_RSRC_LEGACY_IO | VGA_RSRC_LEGACY_MEM | | |
1143 | VGA_RSRC_NORMAL_IO | VGA_RSRC_NORMAL_MEM; | |
1144 | else | |
1145 | return VGA_RSRC_NORMAL_IO | VGA_RSRC_NORMAL_MEM; | |
1146 | } | |
1147 | ||
6a9ee8af DA |
1148 | static void i915_switcheroo_set_state(struct pci_dev *pdev, enum vga_switcheroo_state state) |
1149 | { | |
1150 | struct drm_device *dev = pci_get_drvdata(pdev); | |
1151 | pm_message_t pmm = { .event = PM_EVENT_SUSPEND }; | |
1152 | if (state == VGA_SWITCHEROO_ON) { | |
fbf81762 | 1153 | printk(KERN_INFO "i915: switched on\n"); |
5bcf719b | 1154 | dev->switch_power_state = DRM_SWITCH_POWER_CHANGING; |
6a9ee8af DA |
1155 | /* i915 resume handler doesn't set to D0 */ |
1156 | pci_set_power_state(dev->pdev, PCI_D0); | |
1157 | i915_resume(dev); | |
5bcf719b | 1158 | dev->switch_power_state = DRM_SWITCH_POWER_ON; |
6a9ee8af DA |
1159 | } else { |
1160 | printk(KERN_ERR "i915: switched off\n"); | |
5bcf719b | 1161 | dev->switch_power_state = DRM_SWITCH_POWER_CHANGING; |
6a9ee8af | 1162 | i915_suspend(dev, pmm); |
5bcf719b | 1163 | dev->switch_power_state = DRM_SWITCH_POWER_OFF; |
6a9ee8af DA |
1164 | } |
1165 | } | |
1166 | ||
1167 | static bool i915_switcheroo_can_switch(struct pci_dev *pdev) | |
1168 | { | |
1169 | struct drm_device *dev = pci_get_drvdata(pdev); | |
1170 | bool can_switch; | |
1171 | ||
1172 | spin_lock(&dev->count_lock); | |
1173 | can_switch = (dev->open_count == 0); | |
1174 | spin_unlock(&dev->count_lock); | |
1175 | return can_switch; | |
1176 | } | |
1177 | ||
53984635 | 1178 | static int i915_load_modeset_init(struct drm_device *dev) |
79e53945 JB |
1179 | { |
1180 | struct drm_i915_private *dev_priv = dev->dev_private; | |
53984635 | 1181 | unsigned long prealloc_size, gtt_size, mappable_size; |
79e53945 JB |
1182 | int ret = 0; |
1183 | ||
c64f7ba5 | 1184 | prealloc_size = dev_priv->mm.gtt->stolen_size; |
53984635 DV |
1185 | gtt_size = dev_priv->mm.gtt->gtt_total_entries << PAGE_SHIFT; |
1186 | mappable_size = dev_priv->mm.gtt->gtt_mappable_entries << PAGE_SHIFT; | |
53984635 | 1187 | |
fe669bf8 CW |
1188 | /* Basic memrange allocator for stolen space */ |
1189 | drm_mm_init(&dev_priv->mm.stolen, 0, prealloc_size); | |
79e53945 | 1190 | |
fe669bf8 | 1191 | /* Let GEM Manage all of the aperture. |
13f4c435 EA |
1192 | * |
1193 | * However, leave one page at the end still bound to the scratch page. | |
1194 | * There are a number of places where the hardware apparently | |
1195 | * prefetches past the end of the object, and we've seen multiple | |
1196 | * hangs with the GPU head pointer stuck in a batchbuffer bound | |
1197 | * at the last page of the aperture. One page should be enough to | |
1198 | * keep any prefetching inside of the aperture. | |
1199 | */ | |
fe669bf8 | 1200 | i915_gem_do_init(dev, 0, mappable_size, gtt_size - PAGE_SIZE); |
79e53945 | 1201 | |
11ed50ec | 1202 | mutex_lock(&dev->struct_mutex); |
79e53945 | 1203 | ret = i915_gem_init_ringbuffer(dev); |
11ed50ec | 1204 | mutex_unlock(&dev->struct_mutex); |
79e53945 | 1205 | if (ret) |
b8da7de5 | 1206 | goto out; |
79e53945 | 1207 | |
80824003 | 1208 | /* Try to set up FBC with a reasonable compressed buffer size */ |
9216d44d | 1209 | if (I915_HAS_FBC(dev) && i915_powersave) { |
80824003 JB |
1210 | int cfb_size; |
1211 | ||
fe669bf8 CW |
1212 | /* Leave 1M for line length buffer & misc. */ |
1213 | ||
1214 | /* Try to get a 32M buffer... */ | |
1215 | if (prealloc_size > (36*1024*1024)) | |
1216 | cfb_size = 32*1024*1024; | |
80824003 JB |
1217 | else /* fall back to 7/8 of the stolen space */ |
1218 | cfb_size = prealloc_size * 7 / 8; | |
1219 | i915_setup_compression(dev, cfb_size); | |
1220 | } | |
1221 | ||
fe669bf8 | 1222 | /* Allow hardware batchbuffers unless told otherwise. */ |
79e53945 JB |
1223 | dev_priv->allow_batchbuffer = 1; |
1224 | ||
6d139a87 | 1225 | ret = intel_parse_bios(dev); |
79e53945 JB |
1226 | if (ret) |
1227 | DRM_INFO("failed to find VBIOS tables\n"); | |
1228 | ||
28d52043 DA |
1229 | /* if we have > 1 VGA cards, then disable the radeon VGA resources */ |
1230 | ret = vga_client_register(dev->pdev, dev, NULL, i915_vga_set_decode); | |
1231 | if (ret) | |
5a79395b | 1232 | goto cleanup_ringbuffer; |
28d52043 | 1233 | |
723bfd70 JB |
1234 | intel_register_dsm_handler(); |
1235 | ||
6a9ee8af DA |
1236 | ret = vga_switcheroo_register_client(dev->pdev, |
1237 | i915_switcheroo_set_state, | |
8d608aa6 | 1238 | NULL, |
6a9ee8af DA |
1239 | i915_switcheroo_can_switch); |
1240 | if (ret) | |
5a79395b | 1241 | goto cleanup_vga_client; |
6a9ee8af | 1242 | |
1afe3e9d JB |
1243 | /* IIR "flip pending" bit means done if this bit is set */ |
1244 | if (IS_GEN3(dev) && (I915_READ(ECOSKPD) & ECO_FLIP_DONE)) | |
1245 | dev_priv->flip_pending_is_done = true; | |
1246 | ||
b01f2c3a JB |
1247 | intel_modeset_init(dev); |
1248 | ||
79e53945 JB |
1249 | ret = drm_irq_install(dev); |
1250 | if (ret) | |
5a79395b | 1251 | goto cleanup_vga_switcheroo; |
79e53945 | 1252 | |
79e53945 JB |
1253 | /* Always safe in the mode setting case. */ |
1254 | /* FIXME: do pre/post-mode set stuff in core KMS code */ | |
1255 | dev->vblank_disable_allowed = 1; | |
1256 | ||
5a79395b CW |
1257 | ret = intel_fbdev_init(dev); |
1258 | if (ret) | |
1259 | goto cleanup_irq; | |
1260 | ||
eb1f8e4f | 1261 | drm_kms_helper_poll_init(dev); |
87acb0a5 CW |
1262 | |
1263 | /* We're off and running w/KMS */ | |
1264 | dev_priv->mm.suspended = 0; | |
1265 | ||
79e53945 JB |
1266 | return 0; |
1267 | ||
5a79395b CW |
1268 | cleanup_irq: |
1269 | drm_irq_uninstall(dev); | |
1270 | cleanup_vga_switcheroo: | |
1271 | vga_switcheroo_unregister_client(dev->pdev); | |
1272 | cleanup_vga_client: | |
1273 | vga_client_register(dev->pdev, NULL, NULL, NULL); | |
1274 | cleanup_ringbuffer: | |
21099537 | 1275 | mutex_lock(&dev->struct_mutex); |
79e53945 | 1276 | i915_gem_cleanup_ringbuffer(dev); |
21099537 | 1277 | mutex_unlock(&dev->struct_mutex); |
79e53945 JB |
1278 | out: |
1279 | return ret; | |
1280 | } | |
1281 | ||
7c1c2871 DA |
1282 | int i915_master_create(struct drm_device *dev, struct drm_master *master) |
1283 | { | |
1284 | struct drm_i915_master_private *master_priv; | |
1285 | ||
9a298b2a | 1286 | master_priv = kzalloc(sizeof(*master_priv), GFP_KERNEL); |
7c1c2871 DA |
1287 | if (!master_priv) |
1288 | return -ENOMEM; | |
1289 | ||
1290 | master->driver_priv = master_priv; | |
1291 | return 0; | |
1292 | } | |
1293 | ||
1294 | void i915_master_destroy(struct drm_device *dev, struct drm_master *master) | |
1295 | { | |
1296 | struct drm_i915_master_private *master_priv = master->driver_priv; | |
1297 | ||
1298 | if (!master_priv) | |
1299 | return; | |
1300 | ||
9a298b2a | 1301 | kfree(master_priv); |
7c1c2871 DA |
1302 | |
1303 | master->driver_priv = NULL; | |
1304 | } | |
1305 | ||
7648fa99 | 1306 | static void i915_pineview_get_mem_freq(struct drm_device *dev) |
7662c8bd SL |
1307 | { |
1308 | drm_i915_private_t *dev_priv = dev->dev_private; | |
1309 | u32 tmp; | |
1310 | ||
7662c8bd SL |
1311 | tmp = I915_READ(CLKCFG); |
1312 | ||
1313 | switch (tmp & CLKCFG_FSB_MASK) { | |
1314 | case CLKCFG_FSB_533: | |
1315 | dev_priv->fsb_freq = 533; /* 133*4 */ | |
1316 | break; | |
1317 | case CLKCFG_FSB_800: | |
1318 | dev_priv->fsb_freq = 800; /* 200*4 */ | |
1319 | break; | |
1320 | case CLKCFG_FSB_667: | |
1321 | dev_priv->fsb_freq = 667; /* 167*4 */ | |
1322 | break; | |
1323 | case CLKCFG_FSB_400: | |
1324 | dev_priv->fsb_freq = 400; /* 100*4 */ | |
1325 | break; | |
1326 | } | |
1327 | ||
1328 | switch (tmp & CLKCFG_MEM_MASK) { | |
1329 | case CLKCFG_MEM_533: | |
1330 | dev_priv->mem_freq = 533; | |
1331 | break; | |
1332 | case CLKCFG_MEM_667: | |
1333 | dev_priv->mem_freq = 667; | |
1334 | break; | |
1335 | case CLKCFG_MEM_800: | |
1336 | dev_priv->mem_freq = 800; | |
1337 | break; | |
1338 | } | |
95534263 LP |
1339 | |
1340 | /* detect pineview DDR3 setting */ | |
1341 | tmp = I915_READ(CSHRDDR3CTL); | |
1342 | dev_priv->is_ddr3 = (tmp & CSHRDDR3CTL_DDR3) ? 1 : 0; | |
7662c8bd SL |
1343 | } |
1344 | ||
7648fa99 JB |
1345 | static void i915_ironlake_get_mem_freq(struct drm_device *dev) |
1346 | { | |
1347 | drm_i915_private_t *dev_priv = dev->dev_private; | |
1348 | u16 ddrpll, csipll; | |
1349 | ||
1350 | ddrpll = I915_READ16(DDRMPLL1); | |
1351 | csipll = I915_READ16(CSIPLL0); | |
1352 | ||
1353 | switch (ddrpll & 0xff) { | |
1354 | case 0xc: | |
1355 | dev_priv->mem_freq = 800; | |
1356 | break; | |
1357 | case 0x10: | |
1358 | dev_priv->mem_freq = 1066; | |
1359 | break; | |
1360 | case 0x14: | |
1361 | dev_priv->mem_freq = 1333; | |
1362 | break; | |
1363 | case 0x18: | |
1364 | dev_priv->mem_freq = 1600; | |
1365 | break; | |
1366 | default: | |
1367 | DRM_DEBUG_DRIVER("unknown memory frequency 0x%02x\n", | |
1368 | ddrpll & 0xff); | |
1369 | dev_priv->mem_freq = 0; | |
1370 | break; | |
1371 | } | |
1372 | ||
1373 | dev_priv->r_t = dev_priv->mem_freq; | |
1374 | ||
1375 | switch (csipll & 0x3ff) { | |
1376 | case 0x00c: | |
1377 | dev_priv->fsb_freq = 3200; | |
1378 | break; | |
1379 | case 0x00e: | |
1380 | dev_priv->fsb_freq = 3733; | |
1381 | break; | |
1382 | case 0x010: | |
1383 | dev_priv->fsb_freq = 4266; | |
1384 | break; | |
1385 | case 0x012: | |
1386 | dev_priv->fsb_freq = 4800; | |
1387 | break; | |
1388 | case 0x014: | |
1389 | dev_priv->fsb_freq = 5333; | |
1390 | break; | |
1391 | case 0x016: | |
1392 | dev_priv->fsb_freq = 5866; | |
1393 | break; | |
1394 | case 0x018: | |
1395 | dev_priv->fsb_freq = 6400; | |
1396 | break; | |
1397 | default: | |
1398 | DRM_DEBUG_DRIVER("unknown fsb frequency 0x%04x\n", | |
1399 | csipll & 0x3ff); | |
1400 | dev_priv->fsb_freq = 0; | |
1401 | break; | |
1402 | } | |
1403 | ||
1404 | if (dev_priv->fsb_freq == 3200) { | |
1405 | dev_priv->c_m = 0; | |
1406 | } else if (dev_priv->fsb_freq > 3200 && dev_priv->fsb_freq <= 4800) { | |
1407 | dev_priv->c_m = 1; | |
1408 | } else { | |
1409 | dev_priv->c_m = 2; | |
1410 | } | |
1411 | } | |
1412 | ||
faa60c41 CW |
1413 | static const struct cparams { |
1414 | u16 i; | |
1415 | u16 t; | |
1416 | u16 m; | |
1417 | u16 c; | |
1418 | } cparams[] = { | |
7648fa99 JB |
1419 | { 1, 1333, 301, 28664 }, |
1420 | { 1, 1066, 294, 24460 }, | |
1421 | { 1, 800, 294, 25192 }, | |
1422 | { 0, 1333, 276, 27605 }, | |
1423 | { 0, 1066, 276, 27605 }, | |
1424 | { 0, 800, 231, 23784 }, | |
1425 | }; | |
1426 | ||
1427 | unsigned long i915_chipset_val(struct drm_i915_private *dev_priv) | |
1428 | { | |
1429 | u64 total_count, diff, ret; | |
1430 | u32 count1, count2, count3, m = 0, c = 0; | |
1431 | unsigned long now = jiffies_to_msecs(jiffies), diff1; | |
1432 | int i; | |
1433 | ||
1434 | diff1 = now - dev_priv->last_time1; | |
1435 | ||
1436 | count1 = I915_READ(DMIEC); | |
1437 | count2 = I915_READ(DDREC); | |
1438 | count3 = I915_READ(CSIEC); | |
1439 | ||
1440 | total_count = count1 + count2 + count3; | |
1441 | ||
1442 | /* FIXME: handle per-counter overflow */ | |
1443 | if (total_count < dev_priv->last_count1) { | |
1444 | diff = ~0UL - dev_priv->last_count1; | |
1445 | diff += total_count; | |
1446 | } else { | |
1447 | diff = total_count - dev_priv->last_count1; | |
1448 | } | |
1449 | ||
1450 | for (i = 0; i < ARRAY_SIZE(cparams); i++) { | |
1451 | if (cparams[i].i == dev_priv->c_m && | |
1452 | cparams[i].t == dev_priv->r_t) { | |
1453 | m = cparams[i].m; | |
1454 | c = cparams[i].c; | |
1455 | break; | |
1456 | } | |
1457 | } | |
1458 | ||
d270ae34 | 1459 | diff = div_u64(diff, diff1); |
7648fa99 | 1460 | ret = ((m * diff) + c); |
d270ae34 | 1461 | ret = div_u64(ret, 10); |
7648fa99 JB |
1462 | |
1463 | dev_priv->last_count1 = total_count; | |
1464 | dev_priv->last_time1 = now; | |
1465 | ||
1466 | return ret; | |
1467 | } | |
1468 | ||
1469 | unsigned long i915_mch_val(struct drm_i915_private *dev_priv) | |
1470 | { | |
1471 | unsigned long m, x, b; | |
1472 | u32 tsfs; | |
1473 | ||
1474 | tsfs = I915_READ(TSFS); | |
1475 | ||
1476 | m = ((tsfs & TSFS_SLOPE_MASK) >> TSFS_SLOPE_SHIFT); | |
1477 | x = I915_READ8(TR1); | |
1478 | ||
1479 | b = tsfs & TSFS_INTR_MASK; | |
1480 | ||
1481 | return ((m * x) / 127) - b; | |
1482 | } | |
1483 | ||
faa60c41 | 1484 | static u16 pvid_to_extvid(struct drm_i915_private *dev_priv, u8 pxvid) |
7648fa99 | 1485 | { |
faa60c41 CW |
1486 | static const struct v_table { |
1487 | u16 vd; /* in .1 mil */ | |
1488 | u16 vm; /* in .1 mil */ | |
1489 | } v_table[] = { | |
1490 | { 0, 0, }, | |
1491 | { 375, 0, }, | |
1492 | { 500, 0, }, | |
1493 | { 625, 0, }, | |
1494 | { 750, 0, }, | |
1495 | { 875, 0, }, | |
1496 | { 1000, 0, }, | |
1497 | { 1125, 0, }, | |
1498 | { 4125, 3000, }, | |
1499 | { 4125, 3000, }, | |
1500 | { 4125, 3000, }, | |
1501 | { 4125, 3000, }, | |
1502 | { 4125, 3000, }, | |
1503 | { 4125, 3000, }, | |
1504 | { 4125, 3000, }, | |
1505 | { 4125, 3000, }, | |
1506 | { 4125, 3000, }, | |
1507 | { 4125, 3000, }, | |
1508 | { 4125, 3000, }, | |
1509 | { 4125, 3000, }, | |
1510 | { 4125, 3000, }, | |
1511 | { 4125, 3000, }, | |
1512 | { 4125, 3000, }, | |
1513 | { 4125, 3000, }, | |
1514 | { 4125, 3000, }, | |
1515 | { 4125, 3000, }, | |
1516 | { 4125, 3000, }, | |
1517 | { 4125, 3000, }, | |
1518 | { 4125, 3000, }, | |
1519 | { 4125, 3000, }, | |
1520 | { 4125, 3000, }, | |
1521 | { 4125, 3000, }, | |
1522 | { 4250, 3125, }, | |
1523 | { 4375, 3250, }, | |
1524 | { 4500, 3375, }, | |
1525 | { 4625, 3500, }, | |
1526 | { 4750, 3625, }, | |
1527 | { 4875, 3750, }, | |
1528 | { 5000, 3875, }, | |
1529 | { 5125, 4000, }, | |
1530 | { 5250, 4125, }, | |
1531 | { 5375, 4250, }, | |
1532 | { 5500, 4375, }, | |
1533 | { 5625, 4500, }, | |
1534 | { 5750, 4625, }, | |
1535 | { 5875, 4750, }, | |
1536 | { 6000, 4875, }, | |
1537 | { 6125, 5000, }, | |
1538 | { 6250, 5125, }, | |
1539 | { 6375, 5250, }, | |
1540 | { 6500, 5375, }, | |
1541 | { 6625, 5500, }, | |
1542 | { 6750, 5625, }, | |
1543 | { 6875, 5750, }, | |
1544 | { 7000, 5875, }, | |
1545 | { 7125, 6000, }, | |
1546 | { 7250, 6125, }, | |
1547 | { 7375, 6250, }, | |
1548 | { 7500, 6375, }, | |
1549 | { 7625, 6500, }, | |
1550 | { 7750, 6625, }, | |
1551 | { 7875, 6750, }, | |
1552 | { 8000, 6875, }, | |
1553 | { 8125, 7000, }, | |
1554 | { 8250, 7125, }, | |
1555 | { 8375, 7250, }, | |
1556 | { 8500, 7375, }, | |
1557 | { 8625, 7500, }, | |
1558 | { 8750, 7625, }, | |
1559 | { 8875, 7750, }, | |
1560 | { 9000, 7875, }, | |
1561 | { 9125, 8000, }, | |
1562 | { 9250, 8125, }, | |
1563 | { 9375, 8250, }, | |
1564 | { 9500, 8375, }, | |
1565 | { 9625, 8500, }, | |
1566 | { 9750, 8625, }, | |
1567 | { 9875, 8750, }, | |
1568 | { 10000, 8875, }, | |
1569 | { 10125, 9000, }, | |
1570 | { 10250, 9125, }, | |
1571 | { 10375, 9250, }, | |
1572 | { 10500, 9375, }, | |
1573 | { 10625, 9500, }, | |
1574 | { 10750, 9625, }, | |
1575 | { 10875, 9750, }, | |
1576 | { 11000, 9875, }, | |
1577 | { 11125, 10000, }, | |
1578 | { 11250, 10125, }, | |
1579 | { 11375, 10250, }, | |
1580 | { 11500, 10375, }, | |
1581 | { 11625, 10500, }, | |
1582 | { 11750, 10625, }, | |
1583 | { 11875, 10750, }, | |
1584 | { 12000, 10875, }, | |
1585 | { 12125, 11000, }, | |
1586 | { 12250, 11125, }, | |
1587 | { 12375, 11250, }, | |
1588 | { 12500, 11375, }, | |
1589 | { 12625, 11500, }, | |
1590 | { 12750, 11625, }, | |
1591 | { 12875, 11750, }, | |
1592 | { 13000, 11875, }, | |
1593 | { 13125, 12000, }, | |
1594 | { 13250, 12125, }, | |
1595 | { 13375, 12250, }, | |
1596 | { 13500, 12375, }, | |
1597 | { 13625, 12500, }, | |
1598 | { 13750, 12625, }, | |
1599 | { 13875, 12750, }, | |
1600 | { 14000, 12875, }, | |
1601 | { 14125, 13000, }, | |
1602 | { 14250, 13125, }, | |
1603 | { 14375, 13250, }, | |
1604 | { 14500, 13375, }, | |
1605 | { 14625, 13500, }, | |
1606 | { 14750, 13625, }, | |
1607 | { 14875, 13750, }, | |
1608 | { 15000, 13875, }, | |
1609 | { 15125, 14000, }, | |
1610 | { 15250, 14125, }, | |
1611 | { 15375, 14250, }, | |
1612 | { 15500, 14375, }, | |
1613 | { 15625, 14500, }, | |
1614 | { 15750, 14625, }, | |
1615 | { 15875, 14750, }, | |
1616 | { 16000, 14875, }, | |
1617 | { 16125, 15000, }, | |
1618 | }; | |
1619 | if (dev_priv->info->is_mobile) | |
1620 | return v_table[pxvid].vm; | |
1621 | else | |
1622 | return v_table[pxvid].vd; | |
7648fa99 JB |
1623 | } |
1624 | ||
1625 | void i915_update_gfx_val(struct drm_i915_private *dev_priv) | |
1626 | { | |
1627 | struct timespec now, diff1; | |
1628 | u64 diff; | |
1629 | unsigned long diffms; | |
1630 | u32 count; | |
1631 | ||
1632 | getrawmonotonic(&now); | |
1633 | diff1 = timespec_sub(now, dev_priv->last_time2); | |
1634 | ||
1635 | /* Don't divide by 0 */ | |
1636 | diffms = diff1.tv_sec * 1000 + diff1.tv_nsec / 1000000; | |
1637 | if (!diffms) | |
1638 | return; | |
1639 | ||
1640 | count = I915_READ(GFXEC); | |
1641 | ||
1642 | if (count < dev_priv->last_count2) { | |
1643 | diff = ~0UL - dev_priv->last_count2; | |
1644 | diff += count; | |
1645 | } else { | |
1646 | diff = count - dev_priv->last_count2; | |
1647 | } | |
1648 | ||
1649 | dev_priv->last_count2 = count; | |
1650 | dev_priv->last_time2 = now; | |
1651 | ||
1652 | /* More magic constants... */ | |
1653 | diff = diff * 1181; | |
d270ae34 | 1654 | diff = div_u64(diff, diffms * 10); |
7648fa99 JB |
1655 | dev_priv->gfx_power = diff; |
1656 | } | |
1657 | ||
1658 | unsigned long i915_gfx_val(struct drm_i915_private *dev_priv) | |
1659 | { | |
1660 | unsigned long t, corr, state1, corr2, state2; | |
1661 | u32 pxvid, ext_v; | |
1662 | ||
1663 | pxvid = I915_READ(PXVFREQ_BASE + (dev_priv->cur_delay * 4)); | |
1664 | pxvid = (pxvid >> 24) & 0x7f; | |
1665 | ext_v = pvid_to_extvid(dev_priv, pxvid); | |
1666 | ||
1667 | state1 = ext_v; | |
1668 | ||
1669 | t = i915_mch_val(dev_priv); | |
1670 | ||
1671 | /* Revel in the empirically derived constants */ | |
1672 | ||
1673 | /* Correction factor in 1/100000 units */ | |
1674 | if (t > 80) | |
1675 | corr = ((t * 2349) + 135940); | |
1676 | else if (t >= 50) | |
1677 | corr = ((t * 964) + 29317); | |
1678 | else /* < 50 */ | |
1679 | corr = ((t * 301) + 1004); | |
1680 | ||
1681 | corr = corr * ((150142 * state1) / 10000 - 78642); | |
1682 | corr /= 100000; | |
1683 | corr2 = (corr * dev_priv->corr); | |
1684 | ||
1685 | state2 = (corr2 * state1) / 10000; | |
1686 | state2 /= 100; /* convert to mW */ | |
1687 | ||
1688 | i915_update_gfx_val(dev_priv); | |
1689 | ||
1690 | return dev_priv->gfx_power + state2; | |
1691 | } | |
1692 | ||
1693 | /* Global for IPS driver to get at the current i915 device */ | |
1694 | static struct drm_i915_private *i915_mch_dev; | |
1695 | /* | |
1696 | * Lock protecting IPS related data structures | |
1697 | * - i915_mch_dev | |
1698 | * - dev_priv->max_delay | |
1699 | * - dev_priv->min_delay | |
1700 | * - dev_priv->fmax | |
1701 | * - dev_priv->gpu_busy | |
1702 | */ | |
995b6762 | 1703 | static DEFINE_SPINLOCK(mchdev_lock); |
7648fa99 JB |
1704 | |
1705 | /** | |
1706 | * i915_read_mch_val - return value for IPS use | |
1707 | * | |
1708 | * Calculate and return a value for the IPS driver to use when deciding whether | |
1709 | * we have thermal and power headroom to increase CPU or GPU power budget. | |
1710 | */ | |
1711 | unsigned long i915_read_mch_val(void) | |
1712 | { | |
1713 | struct drm_i915_private *dev_priv; | |
1714 | unsigned long chipset_val, graphics_val, ret = 0; | |
1715 | ||
1716 | spin_lock(&mchdev_lock); | |
1717 | if (!i915_mch_dev) | |
1718 | goto out_unlock; | |
1719 | dev_priv = i915_mch_dev; | |
1720 | ||
1721 | chipset_val = i915_chipset_val(dev_priv); | |
1722 | graphics_val = i915_gfx_val(dev_priv); | |
1723 | ||
1724 | ret = chipset_val + graphics_val; | |
1725 | ||
1726 | out_unlock: | |
1727 | spin_unlock(&mchdev_lock); | |
1728 | ||
1729 | return ret; | |
1730 | } | |
1731 | EXPORT_SYMBOL_GPL(i915_read_mch_val); | |
1732 | ||
1733 | /** | |
1734 | * i915_gpu_raise - raise GPU frequency limit | |
1735 | * | |
1736 | * Raise the limit; IPS indicates we have thermal headroom. | |
1737 | */ | |
1738 | bool i915_gpu_raise(void) | |
1739 | { | |
1740 | struct drm_i915_private *dev_priv; | |
1741 | bool ret = true; | |
1742 | ||
1743 | spin_lock(&mchdev_lock); | |
1744 | if (!i915_mch_dev) { | |
1745 | ret = false; | |
1746 | goto out_unlock; | |
1747 | } | |
1748 | dev_priv = i915_mch_dev; | |
1749 | ||
1750 | if (dev_priv->max_delay > dev_priv->fmax) | |
1751 | dev_priv->max_delay--; | |
1752 | ||
1753 | out_unlock: | |
1754 | spin_unlock(&mchdev_lock); | |
1755 | ||
1756 | return ret; | |
1757 | } | |
1758 | EXPORT_SYMBOL_GPL(i915_gpu_raise); | |
1759 | ||
1760 | /** | |
1761 | * i915_gpu_lower - lower GPU frequency limit | |
1762 | * | |
1763 | * IPS indicates we're close to a thermal limit, so throttle back the GPU | |
1764 | * frequency maximum. | |
1765 | */ | |
1766 | bool i915_gpu_lower(void) | |
1767 | { | |
1768 | struct drm_i915_private *dev_priv; | |
1769 | bool ret = true; | |
1770 | ||
1771 | spin_lock(&mchdev_lock); | |
1772 | if (!i915_mch_dev) { | |
1773 | ret = false; | |
1774 | goto out_unlock; | |
1775 | } | |
1776 | dev_priv = i915_mch_dev; | |
1777 | ||
1778 | if (dev_priv->max_delay < dev_priv->min_delay) | |
1779 | dev_priv->max_delay++; | |
1780 | ||
1781 | out_unlock: | |
1782 | spin_unlock(&mchdev_lock); | |
1783 | ||
1784 | return ret; | |
1785 | } | |
1786 | EXPORT_SYMBOL_GPL(i915_gpu_lower); | |
1787 | ||
1788 | /** | |
1789 | * i915_gpu_busy - indicate GPU business to IPS | |
1790 | * | |
1791 | * Tell the IPS driver whether or not the GPU is busy. | |
1792 | */ | |
1793 | bool i915_gpu_busy(void) | |
1794 | { | |
1795 | struct drm_i915_private *dev_priv; | |
1796 | bool ret = false; | |
1797 | ||
1798 | spin_lock(&mchdev_lock); | |
1799 | if (!i915_mch_dev) | |
1800 | goto out_unlock; | |
1801 | dev_priv = i915_mch_dev; | |
1802 | ||
1803 | ret = dev_priv->busy; | |
1804 | ||
1805 | out_unlock: | |
1806 | spin_unlock(&mchdev_lock); | |
1807 | ||
1808 | return ret; | |
1809 | } | |
1810 | EXPORT_SYMBOL_GPL(i915_gpu_busy); | |
1811 | ||
1812 | /** | |
1813 | * i915_gpu_turbo_disable - disable graphics turbo | |
1814 | * | |
1815 | * Disable graphics turbo by resetting the max frequency and setting the | |
1816 | * current frequency to the default. | |
1817 | */ | |
1818 | bool i915_gpu_turbo_disable(void) | |
1819 | { | |
1820 | struct drm_i915_private *dev_priv; | |
1821 | bool ret = true; | |
1822 | ||
1823 | spin_lock(&mchdev_lock); | |
1824 | if (!i915_mch_dev) { | |
1825 | ret = false; | |
1826 | goto out_unlock; | |
1827 | } | |
1828 | dev_priv = i915_mch_dev; | |
1829 | ||
1830 | dev_priv->max_delay = dev_priv->fstart; | |
1831 | ||
1832 | if (!ironlake_set_drps(dev_priv->dev, dev_priv->fstart)) | |
1833 | ret = false; | |
1834 | ||
1835 | out_unlock: | |
1836 | spin_unlock(&mchdev_lock); | |
1837 | ||
1838 | return ret; | |
1839 | } | |
1840 | EXPORT_SYMBOL_GPL(i915_gpu_turbo_disable); | |
1841 | ||
63ee41d7 EA |
1842 | /** |
1843 | * Tells the intel_ips driver that the i915 driver is now loaded, if | |
1844 | * IPS got loaded first. | |
1845 | * | |
1846 | * This awkward dance is so that neither module has to depend on the | |
1847 | * other in order for IPS to do the appropriate communication of | |
1848 | * GPU turbo limits to i915. | |
1849 | */ | |
1850 | static void | |
1851 | ips_ping_for_i915_load(void) | |
1852 | { | |
1853 | void (*link)(void); | |
1854 | ||
1855 | link = symbol_get(ips_link_to_i915_driver); | |
1856 | if (link) { | |
1857 | link(); | |
1858 | symbol_put(ips_link_to_i915_driver); | |
1859 | } | |
1860 | } | |
1861 | ||
79e53945 JB |
1862 | /** |
1863 | * i915_driver_load - setup chip and create an initial config | |
1864 | * @dev: DRM device | |
1865 | * @flags: startup flags | |
1866 | * | |
1867 | * The driver load routine has to do several things: | |
1868 | * - drive output discovery via intel_modeset_init() | |
1869 | * - initialize the memory manager | |
1870 | * - allocate initial config memory | |
1871 | * - setup the DRM framebuffer with the allocated memory | |
1872 | */ | |
84b1fd10 | 1873 | int i915_driver_load(struct drm_device *dev, unsigned long flags) |
22eae947 | 1874 | { |
ea059a1e | 1875 | struct drm_i915_private *dev_priv; |
cfdf1fa2 | 1876 | int ret = 0, mmio_bar; |
fe669bf8 CW |
1877 | uint32_t agp_size; |
1878 | ||
22eae947 DA |
1879 | /* i915 has 4 more counters */ |
1880 | dev->counters += 4; | |
1881 | dev->types[6] = _DRM_STAT_IRQ; | |
1882 | dev->types[7] = _DRM_STAT_PRIMARY; | |
1883 | dev->types[8] = _DRM_STAT_SECONDARY; | |
1884 | dev->types[9] = _DRM_STAT_DMA; | |
1885 | ||
9a298b2a | 1886 | dev_priv = kzalloc(sizeof(drm_i915_private_t), GFP_KERNEL); |
ba8bbcf6 JB |
1887 | if (dev_priv == NULL) |
1888 | return -ENOMEM; | |
1889 | ||
ba8bbcf6 | 1890 | dev->dev_private = (void *)dev_priv; |
673a394b | 1891 | dev_priv->dev = dev; |
cfdf1fa2 | 1892 | dev_priv->info = (struct intel_device_info *) flags; |
ba8bbcf6 | 1893 | |
ec2a4c3f DA |
1894 | if (i915_get_bridge_dev(dev)) { |
1895 | ret = -EIO; | |
1896 | goto free_priv; | |
1897 | } | |
1898 | ||
9f82d238 DV |
1899 | /* overlay on gen2 is broken and can't address above 1G */ |
1900 | if (IS_GEN2(dev)) | |
1901 | dma_set_coherent_mask(&dev->pdev->dev, DMA_BIT_MASK(30)); | |
1902 | ||
b4ce0f85 CW |
1903 | mmio_bar = IS_GEN2(dev) ? 1 : 0; |
1904 | dev_priv->regs = pci_iomap(dev->pdev, mmio_bar, 0); | |
1905 | if (!dev_priv->regs) { | |
1906 | DRM_ERROR("failed to map registers\n"); | |
1907 | ret = -EIO; | |
1908 | goto put_bridge; | |
1909 | } | |
1910 | ||
71e9339c CW |
1911 | dev_priv->mm.gtt = intel_gtt_get(); |
1912 | if (!dev_priv->mm.gtt) { | |
1913 | DRM_ERROR("Failed to initialize GTT\n"); | |
1914 | ret = -ENODEV; | |
1915 | goto out_iomapfree; | |
1916 | } | |
1917 | ||
71e9339c CW |
1918 | agp_size = dev_priv->mm.gtt->gtt_mappable_entries << PAGE_SHIFT; |
1919 | ||
ab657db1 | 1920 | dev_priv->mm.gtt_mapping = |
71e9339c | 1921 | io_mapping_create_wc(dev->agp->base, agp_size); |
6644107d VP |
1922 | if (dev_priv->mm.gtt_mapping == NULL) { |
1923 | ret = -EIO; | |
1924 | goto out_rmmap; | |
1925 | } | |
1926 | ||
ab657db1 EA |
1927 | /* Set up a WC MTRR for non-PAT systems. This is more common than |
1928 | * one would think, because the kernel disables PAT on first | |
1929 | * generation Core chips because WC PAT gets overridden by a UC | |
1930 | * MTRR if present. Even if a UC MTRR isn't present. | |
1931 | */ | |
1932 | dev_priv->mm.gtt_mtrr = mtrr_add(dev->agp->base, | |
71e9339c | 1933 | agp_size, |
ab657db1 EA |
1934 | MTRR_TYPE_WRCOMB, 1); |
1935 | if (dev_priv->mm.gtt_mtrr < 0) { | |
040aefa2 | 1936 | DRM_INFO("MTRR allocation failed. Graphics " |
ab657db1 EA |
1937 | "performance may suffer.\n"); |
1938 | } | |
19966754 | 1939 | |
e642abbf CW |
1940 | /* The i915 workqueue is primarily used for batched retirement of |
1941 | * requests (and thus managing bo) once the task has been completed | |
1942 | * by the GPU. i915_gem_retire_requests() is called directly when we | |
1943 | * need high-priority retirement, such as waiting for an explicit | |
1944 | * bo. | |
1945 | * | |
1946 | * It is also used for periodic low-priority events, such as | |
df9c2042 | 1947 | * idle-timers and recording error state. |
e642abbf CW |
1948 | * |
1949 | * All tasks on the workqueue are expected to acquire the dev mutex | |
1950 | * so there is no point in running more than one instance of the | |
1951 | * workqueue at any time: max_active = 1 and NON_REENTRANT. | |
1952 | */ | |
1953 | dev_priv->wq = alloc_workqueue("i915", | |
1954 | WQ_UNBOUND | WQ_NON_REENTRANT, | |
1955 | 1); | |
9c9fe1f8 EA |
1956 | if (dev_priv->wq == NULL) { |
1957 | DRM_ERROR("Failed to create our workqueue.\n"); | |
1958 | ret = -ENOMEM; | |
1959 | goto out_iomapfree; | |
1960 | } | |
1961 | ||
ac5c4e76 DA |
1962 | /* enable GEM by default */ |
1963 | dev_priv->has_gem = 1; | |
ac5c4e76 | 1964 | |
79a78dd6 CW |
1965 | if (dev_priv->has_gem == 0 && |
1966 | drm_core_check_feature(dev, DRIVER_MODESET)) { | |
1967 | DRM_ERROR("kernel modesetting requires GEM, disabling driver.\n"); | |
1968 | ret = -ENODEV; | |
56e2ea34 | 1969 | goto out_workqueue_free; |
79a78dd6 CW |
1970 | } |
1971 | ||
9880b7a5 | 1972 | dev->driver->get_vblank_counter = i915_get_vblank_counter; |
42c2798b | 1973 | dev->max_vblank_count = 0xffffff; /* only 24 bits of frame count */ |
f00a3ddf | 1974 | if (IS_G4X(dev) || IS_GEN5(dev) || IS_GEN6(dev)) { |
42c2798b | 1975 | dev->max_vblank_count = 0xffffffff; /* full 32 bit counter */ |
9880b7a5 | 1976 | dev->driver->get_vblank_counter = gm45_get_vblank_counter; |
42c2798b | 1977 | } |
9880b7a5 | 1978 | |
c4804411 ZW |
1979 | /* Try to make sure MCHBAR is enabled before poking at it */ |
1980 | intel_setup_mchbar(dev); | |
f899fc64 | 1981 | intel_setup_gmbus(dev); |
44834a67 | 1982 | intel_opregion_setup(dev); |
c4804411 | 1983 | |
6d139a87 BF |
1984 | /* Make sure the bios did its job and set up vital registers */ |
1985 | intel_setup_bios(dev); | |
1986 | ||
673a394b EA |
1987 | i915_gem_load(dev); |
1988 | ||
398c9cb2 KP |
1989 | /* Init HWS */ |
1990 | if (!I915_NEED_GFX_HWS(dev)) { | |
1991 | ret = i915_init_phys_hws(dev); | |
56e2ea34 CW |
1992 | if (ret) |
1993 | goto out_gem_unload; | |
398c9cb2 | 1994 | } |
ed4cb414 | 1995 | |
7648fa99 JB |
1996 | if (IS_PINEVIEW(dev)) |
1997 | i915_pineview_get_mem_freq(dev); | |
f00a3ddf | 1998 | else if (IS_GEN5(dev)) |
7648fa99 | 1999 | i915_ironlake_get_mem_freq(dev); |
7662c8bd | 2000 | |
ed4cb414 EA |
2001 | /* On the 945G/GM, the chipset reports the MSI capability on the |
2002 | * integrated graphics even though the support isn't actually there | |
2003 | * according to the published specs. It doesn't appear to function | |
2004 | * correctly in testing on 945G. | |
2005 | * This may be a side effect of MSI having been made available for PEG | |
2006 | * and the registers being closely associated. | |
d1ed629f KP |
2007 | * |
2008 | * According to chipset errata, on the 965GM, MSI interrupts may | |
b60678a7 KP |
2009 | * be lost or delayed, but we use them anyways to avoid |
2010 | * stuck interrupts on some machines. | |
ed4cb414 | 2011 | */ |
b60678a7 | 2012 | if (!IS_I945G(dev) && !IS_I945GM(dev)) |
d3e74d02 | 2013 | pci_enable_msi(dev->pdev); |
ed4cb414 | 2014 | |
1ec14ad3 | 2015 | spin_lock_init(&dev_priv->irq_lock); |
63eeaf38 | 2016 | spin_lock_init(&dev_priv->error_lock); |
9d34e5db | 2017 | dev_priv->trace_irq_seqno = 0; |
ed4cb414 | 2018 | |
52440211 | 2019 | ret = drm_vblank_init(dev, I915_NUM_PIPE); |
56e2ea34 CW |
2020 | if (ret) |
2021 | goto out_gem_unload; | |
52440211 | 2022 | |
11ed50ec BG |
2023 | /* Start out suspended */ |
2024 | dev_priv->mm.suspended = 1; | |
2025 | ||
3bad0781 ZW |
2026 | intel_detect_pch(dev); |
2027 | ||
79e53945 | 2028 | if (drm_core_check_feature(dev, DRIVER_MODESET)) { |
53984635 | 2029 | ret = i915_load_modeset_init(dev); |
79e53945 JB |
2030 | if (ret < 0) { |
2031 | DRM_ERROR("failed to init modeset\n"); | |
56e2ea34 | 2032 | goto out_gem_unload; |
79e53945 JB |
2033 | } |
2034 | } | |
2035 | ||
74a365b3 | 2036 | /* Must be done after probing outputs */ |
44834a67 CW |
2037 | intel_opregion_init(dev); |
2038 | acpi_video_register(); | |
74a365b3 | 2039 | |
f65d9421 BG |
2040 | setup_timer(&dev_priv->hangcheck_timer, i915_hangcheck_elapsed, |
2041 | (unsigned long) dev); | |
7648fa99 JB |
2042 | |
2043 | spin_lock(&mchdev_lock); | |
2044 | i915_mch_dev = dev_priv; | |
2045 | dev_priv->mchdev_lock = &mchdev_lock; | |
2046 | spin_unlock(&mchdev_lock); | |
2047 | ||
63ee41d7 EA |
2048 | ips_ping_for_i915_load(); |
2049 | ||
79e53945 JB |
2050 | return 0; |
2051 | ||
56e2ea34 CW |
2052 | out_gem_unload: |
2053 | if (dev->pdev->msi_enabled) | |
2054 | pci_disable_msi(dev->pdev); | |
2055 | ||
2056 | intel_teardown_gmbus(dev); | |
2057 | intel_teardown_mchbar(dev); | |
9c9fe1f8 EA |
2058 | out_workqueue_free: |
2059 | destroy_workqueue(dev_priv->wq); | |
6644107d VP |
2060 | out_iomapfree: |
2061 | io_mapping_free(dev_priv->mm.gtt_mapping); | |
79e53945 | 2062 | out_rmmap: |
6dda569f | 2063 | pci_iounmap(dev->pdev, dev_priv->regs); |
ec2a4c3f DA |
2064 | put_bridge: |
2065 | pci_dev_put(dev_priv->bridge_dev); | |
79e53945 | 2066 | free_priv: |
9a298b2a | 2067 | kfree(dev_priv); |
ba8bbcf6 JB |
2068 | return ret; |
2069 | } | |
2070 | ||
2071 | int i915_driver_unload(struct drm_device *dev) | |
2072 | { | |
2073 | struct drm_i915_private *dev_priv = dev->dev_private; | |
c911fc1c | 2074 | int ret; |
ba8bbcf6 | 2075 | |
7648fa99 JB |
2076 | spin_lock(&mchdev_lock); |
2077 | i915_mch_dev = NULL; | |
2078 | spin_unlock(&mchdev_lock); | |
2079 | ||
17250b71 CW |
2080 | if (dev_priv->mm.inactive_shrinker.shrink) |
2081 | unregister_shrinker(&dev_priv->mm.inactive_shrinker); | |
2082 | ||
c911fc1c DV |
2083 | mutex_lock(&dev->struct_mutex); |
2084 | ret = i915_gpu_idle(dev); | |
2085 | if (ret) | |
2086 | DRM_ERROR("failed to idle hardware: %d\n", ret); | |
2087 | mutex_unlock(&dev->struct_mutex); | |
2088 | ||
75ef9da2 DV |
2089 | /* Cancel the retire work handler, which should be idle now. */ |
2090 | cancel_delayed_work_sync(&dev_priv->mm.retire_work); | |
2091 | ||
ab657db1 EA |
2092 | io_mapping_free(dev_priv->mm.gtt_mapping); |
2093 | if (dev_priv->mm.gtt_mtrr >= 0) { | |
2094 | mtrr_del(dev_priv->mm.gtt_mtrr, dev->agp->base, | |
2095 | dev->agp->agp_info.aper_size * 1024 * 1024); | |
2096 | dev_priv->mm.gtt_mtrr = -1; | |
2097 | } | |
2098 | ||
44834a67 CW |
2099 | acpi_video_unregister(); |
2100 | ||
79e53945 | 2101 | if (drm_core_check_feature(dev, DRIVER_MODESET)) { |
7b4f3990 | 2102 | intel_fbdev_fini(dev); |
3d8620cc JB |
2103 | intel_modeset_cleanup(dev); |
2104 | ||
6363ee6f ZY |
2105 | /* |
2106 | * free the memory space allocated for the child device | |
2107 | * config parsed from VBT | |
2108 | */ | |
2109 | if (dev_priv->child_dev && dev_priv->child_dev_num) { | |
2110 | kfree(dev_priv->child_dev); | |
2111 | dev_priv->child_dev = NULL; | |
2112 | dev_priv->child_dev_num = 0; | |
2113 | } | |
6c0d9350 | 2114 | |
6a9ee8af | 2115 | vga_switcheroo_unregister_client(dev->pdev); |
28d52043 | 2116 | vga_client_register(dev->pdev, NULL, NULL, NULL); |
79e53945 JB |
2117 | } |
2118 | ||
a8b4899e | 2119 | /* Free error state after interrupts are fully disabled. */ |
bc0c7f14 DV |
2120 | del_timer_sync(&dev_priv->hangcheck_timer); |
2121 | cancel_work_sync(&dev_priv->error_work); | |
a8b4899e | 2122 | i915_destroy_error_state(dev); |
bc0c7f14 | 2123 | |
ed4cb414 EA |
2124 | if (dev->pdev->msi_enabled) |
2125 | pci_disable_msi(dev->pdev); | |
2126 | ||
44834a67 | 2127 | intel_opregion_fini(dev); |
8ee1c3db | 2128 | |
79e53945 | 2129 | if (drm_core_check_feature(dev, DRIVER_MODESET)) { |
67e77c5a DV |
2130 | /* Flush any outstanding unpin_work. */ |
2131 | flush_workqueue(dev_priv->wq); | |
2132 | ||
71acb5eb DA |
2133 | i915_gem_free_all_phys_object(dev); |
2134 | ||
79e53945 JB |
2135 | mutex_lock(&dev->struct_mutex); |
2136 | i915_gem_cleanup_ringbuffer(dev); | |
2137 | mutex_unlock(&dev->struct_mutex); | |
20bf377e JB |
2138 | if (I915_HAS_FBC(dev) && i915_powersave) |
2139 | i915_cleanup_compression(dev); | |
fe669bf8 | 2140 | drm_mm_takedown(&dev_priv->mm.stolen); |
02e792fb DV |
2141 | |
2142 | intel_cleanup_overlay(dev); | |
c2873e96 KP |
2143 | |
2144 | if (!I915_NEED_GFX_HWS(dev)) | |
2145 | i915_free_hws(dev); | |
79e53945 JB |
2146 | } |
2147 | ||
701394cc | 2148 | if (dev_priv->regs != NULL) |
6dda569f | 2149 | pci_iounmap(dev->pdev, dev_priv->regs); |
701394cc | 2150 | |
f899fc64 | 2151 | intel_teardown_gmbus(dev); |
c4804411 ZW |
2152 | intel_teardown_mchbar(dev); |
2153 | ||
bc0c7f14 DV |
2154 | destroy_workqueue(dev_priv->wq); |
2155 | ||
ec2a4c3f | 2156 | pci_dev_put(dev_priv->bridge_dev); |
9a298b2a | 2157 | kfree(dev->dev_private); |
ba8bbcf6 | 2158 | |
22eae947 DA |
2159 | return 0; |
2160 | } | |
2161 | ||
f787a5f5 | 2162 | int i915_driver_open(struct drm_device *dev, struct drm_file *file) |
673a394b | 2163 | { |
f787a5f5 | 2164 | struct drm_i915_file_private *file_priv; |
673a394b | 2165 | |
8a4c47f3 | 2166 | DRM_DEBUG_DRIVER("\n"); |
f787a5f5 CW |
2167 | file_priv = kmalloc(sizeof(*file_priv), GFP_KERNEL); |
2168 | if (!file_priv) | |
673a394b EA |
2169 | return -ENOMEM; |
2170 | ||
f787a5f5 | 2171 | file->driver_priv = file_priv; |
673a394b | 2172 | |
1c25595f | 2173 | spin_lock_init(&file_priv->mm.lock); |
f787a5f5 | 2174 | INIT_LIST_HEAD(&file_priv->mm.request_list); |
673a394b EA |
2175 | |
2176 | return 0; | |
2177 | } | |
2178 | ||
79e53945 JB |
2179 | /** |
2180 | * i915_driver_lastclose - clean up after all DRM clients have exited | |
2181 | * @dev: DRM device | |
2182 | * | |
2183 | * Take care of cleaning up after all DRM clients have exited. In the | |
2184 | * mode setting case, we want to restore the kernel's initial mode (just | |
2185 | * in case the last client left us in a bad state). | |
2186 | * | |
2187 | * Additionally, in the non-mode setting case, we'll tear down the AGP | |
2188 | * and DMA structures, since the kernel won't be using them, and clea | |
2189 | * up any GEM state. | |
2190 | */ | |
84b1fd10 | 2191 | void i915_driver_lastclose(struct drm_device * dev) |
1da177e4 | 2192 | { |
ba8bbcf6 JB |
2193 | drm_i915_private_t *dev_priv = dev->dev_private; |
2194 | ||
79e53945 | 2195 | if (!dev_priv || drm_core_check_feature(dev, DRIVER_MODESET)) { |
785b93ef | 2196 | drm_fb_helper_restore(); |
6a9ee8af | 2197 | vga_switcheroo_process_delayed_switch(); |
144a75fa | 2198 | return; |
79e53945 | 2199 | } |
144a75fa | 2200 | |
673a394b EA |
2201 | i915_gem_lastclose(dev); |
2202 | ||
ba8bbcf6 | 2203 | if (dev_priv->agp_heap) |
b5e89ed5 | 2204 | i915_mem_takedown(&(dev_priv->agp_heap)); |
ba8bbcf6 | 2205 | |
b5e89ed5 | 2206 | i915_dma_cleanup(dev); |
1da177e4 LT |
2207 | } |
2208 | ||
6c340eac | 2209 | void i915_driver_preclose(struct drm_device * dev, struct drm_file *file_priv) |
1da177e4 | 2210 | { |
ba8bbcf6 | 2211 | drm_i915_private_t *dev_priv = dev->dev_private; |
b962442e | 2212 | i915_gem_release(dev, file_priv); |
79e53945 JB |
2213 | if (!drm_core_check_feature(dev, DRIVER_MODESET)) |
2214 | i915_mem_release(dev, file_priv, dev_priv->agp_heap); | |
1da177e4 LT |
2215 | } |
2216 | ||
f787a5f5 | 2217 | void i915_driver_postclose(struct drm_device *dev, struct drm_file *file) |
673a394b | 2218 | { |
f787a5f5 | 2219 | struct drm_i915_file_private *file_priv = file->driver_priv; |
673a394b | 2220 | |
f787a5f5 | 2221 | kfree(file_priv); |
673a394b EA |
2222 | } |
2223 | ||
c153f45f | 2224 | struct drm_ioctl_desc i915_ioctls[] = { |
1b2f1489 DA |
2225 | DRM_IOCTL_DEF_DRV(I915_INIT, i915_dma_init, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY), |
2226 | DRM_IOCTL_DEF_DRV(I915_FLUSH, i915_flush_ioctl, DRM_AUTH), | |
2227 | DRM_IOCTL_DEF_DRV(I915_FLIP, i915_flip_bufs, DRM_AUTH), | |
2228 | DRM_IOCTL_DEF_DRV(I915_BATCHBUFFER, i915_batchbuffer, DRM_AUTH), | |
2229 | DRM_IOCTL_DEF_DRV(I915_IRQ_EMIT, i915_irq_emit, DRM_AUTH), | |
2230 | DRM_IOCTL_DEF_DRV(I915_IRQ_WAIT, i915_irq_wait, DRM_AUTH), | |
2231 | DRM_IOCTL_DEF_DRV(I915_GETPARAM, i915_getparam, DRM_AUTH), | |
2232 | DRM_IOCTL_DEF_DRV(I915_SETPARAM, i915_setparam, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY), | |
2233 | DRM_IOCTL_DEF_DRV(I915_ALLOC, i915_mem_alloc, DRM_AUTH), | |
2234 | DRM_IOCTL_DEF_DRV(I915_FREE, i915_mem_free, DRM_AUTH), | |
2235 | DRM_IOCTL_DEF_DRV(I915_INIT_HEAP, i915_mem_init_heap, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY), | |
2236 | DRM_IOCTL_DEF_DRV(I915_CMDBUFFER, i915_cmdbuffer, DRM_AUTH), | |
2237 | DRM_IOCTL_DEF_DRV(I915_DESTROY_HEAP, i915_mem_destroy_heap, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY), | |
2238 | DRM_IOCTL_DEF_DRV(I915_SET_VBLANK_PIPE, i915_vblank_pipe_set, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY), | |
2239 | DRM_IOCTL_DEF_DRV(I915_GET_VBLANK_PIPE, i915_vblank_pipe_get, DRM_AUTH), | |
2240 | DRM_IOCTL_DEF_DRV(I915_VBLANK_SWAP, i915_vblank_swap, DRM_AUTH), | |
2241 | DRM_IOCTL_DEF_DRV(I915_HWS_ADDR, i915_set_status_page, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY), | |
2242 | DRM_IOCTL_DEF_DRV(I915_GEM_INIT, i915_gem_init_ioctl, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY|DRM_UNLOCKED), | |
2243 | DRM_IOCTL_DEF_DRV(I915_GEM_EXECBUFFER, i915_gem_execbuffer, DRM_AUTH|DRM_UNLOCKED), | |
2244 | DRM_IOCTL_DEF_DRV(I915_GEM_EXECBUFFER2, i915_gem_execbuffer2, DRM_AUTH|DRM_UNLOCKED), | |
2245 | DRM_IOCTL_DEF_DRV(I915_GEM_PIN, i915_gem_pin_ioctl, DRM_AUTH|DRM_ROOT_ONLY|DRM_UNLOCKED), | |
2246 | DRM_IOCTL_DEF_DRV(I915_GEM_UNPIN, i915_gem_unpin_ioctl, DRM_AUTH|DRM_ROOT_ONLY|DRM_UNLOCKED), | |
2247 | DRM_IOCTL_DEF_DRV(I915_GEM_BUSY, i915_gem_busy_ioctl, DRM_AUTH|DRM_UNLOCKED), | |
2248 | DRM_IOCTL_DEF_DRV(I915_GEM_THROTTLE, i915_gem_throttle_ioctl, DRM_AUTH|DRM_UNLOCKED), | |
2249 | DRM_IOCTL_DEF_DRV(I915_GEM_ENTERVT, i915_gem_entervt_ioctl, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY|DRM_UNLOCKED), | |
2250 | DRM_IOCTL_DEF_DRV(I915_GEM_LEAVEVT, i915_gem_leavevt_ioctl, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY|DRM_UNLOCKED), | |
2251 | DRM_IOCTL_DEF_DRV(I915_GEM_CREATE, i915_gem_create_ioctl, DRM_UNLOCKED), | |
2252 | DRM_IOCTL_DEF_DRV(I915_GEM_PREAD, i915_gem_pread_ioctl, DRM_UNLOCKED), | |
2253 | DRM_IOCTL_DEF_DRV(I915_GEM_PWRITE, i915_gem_pwrite_ioctl, DRM_UNLOCKED), | |
2254 | DRM_IOCTL_DEF_DRV(I915_GEM_MMAP, i915_gem_mmap_ioctl, DRM_UNLOCKED), | |
2255 | DRM_IOCTL_DEF_DRV(I915_GEM_MMAP_GTT, i915_gem_mmap_gtt_ioctl, DRM_UNLOCKED), | |
2256 | DRM_IOCTL_DEF_DRV(I915_GEM_SET_DOMAIN, i915_gem_set_domain_ioctl, DRM_UNLOCKED), | |
2257 | DRM_IOCTL_DEF_DRV(I915_GEM_SW_FINISH, i915_gem_sw_finish_ioctl, DRM_UNLOCKED), | |
2258 | DRM_IOCTL_DEF_DRV(I915_GEM_SET_TILING, i915_gem_set_tiling, DRM_UNLOCKED), | |
2259 | DRM_IOCTL_DEF_DRV(I915_GEM_GET_TILING, i915_gem_get_tiling, DRM_UNLOCKED), | |
2260 | DRM_IOCTL_DEF_DRV(I915_GEM_GET_APERTURE, i915_gem_get_aperture_ioctl, DRM_UNLOCKED), | |
2261 | DRM_IOCTL_DEF_DRV(I915_GET_PIPE_FROM_CRTC_ID, intel_get_pipe_from_crtc_id, DRM_UNLOCKED), | |
2262 | DRM_IOCTL_DEF_DRV(I915_GEM_MADVISE, i915_gem_madvise_ioctl, DRM_UNLOCKED), | |
2263 | DRM_IOCTL_DEF_DRV(I915_OVERLAY_PUT_IMAGE, intel_overlay_put_image, DRM_MASTER|DRM_CONTROL_ALLOW|DRM_UNLOCKED), | |
2264 | DRM_IOCTL_DEF_DRV(I915_OVERLAY_ATTRS, intel_overlay_attrs, DRM_MASTER|DRM_CONTROL_ALLOW|DRM_UNLOCKED), | |
c94f7029 DA |
2265 | }; |
2266 | ||
2267 | int i915_max_ioctl = DRM_ARRAY_SIZE(i915_ioctls); | |
cda17380 DA |
2268 | |
2269 | /** | |
2270 | * Determine if the device really is AGP or not. | |
2271 | * | |
2272 | * All Intel graphics chipsets are treated as AGP, even if they are really | |
2273 | * PCI-e. | |
2274 | * | |
2275 | * \param dev The device to be tested. | |
2276 | * | |
2277 | * \returns | |
2278 | * A value of 1 is always retured to indictate every i9x5 is AGP. | |
2279 | */ | |
84b1fd10 | 2280 | int i915_driver_device_is_agp(struct drm_device * dev) |
cda17380 DA |
2281 | { |
2282 | return 1; | |
2283 | } |