]>
Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* i915_drv.c -- i830,i845,i855,i865,i915 driver -*- linux-c -*- |
2 | */ | |
0d6aa60b | 3 | /* |
bc54fd1a | 4 | * |
1da177e4 LT |
5 | * Copyright 2003 Tungsten Graphics, Inc., Cedar Park, Texas. |
6 | * All Rights Reserved. | |
bc54fd1a DA |
7 | * |
8 | * Permission is hereby granted, free of charge, to any person obtaining a | |
9 | * copy of this software and associated documentation files (the | |
10 | * "Software"), to deal in the Software without restriction, including | |
11 | * without limitation the rights to use, copy, modify, merge, publish, | |
12 | * distribute, sub license, and/or sell copies of the Software, and to | |
13 | * permit persons to whom the Software is furnished to do so, subject to | |
14 | * the following conditions: | |
15 | * | |
16 | * The above copyright notice and this permission notice (including the | |
17 | * next paragraph) shall be included in all copies or substantial portions | |
18 | * of the Software. | |
19 | * | |
20 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS | |
21 | * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF | |
22 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. | |
23 | * IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR | |
24 | * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, | |
25 | * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE | |
26 | * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE. | |
27 | * | |
0d6aa60b | 28 | */ |
1da177e4 | 29 | |
e5747e3a | 30 | #include <linux/acpi.h> |
0673ad47 CW |
31 | #include <linux/device.h> |
32 | #include <linux/oom.h> | |
e0cd3608 | 33 | #include <linux/module.h> |
0673ad47 CW |
34 | #include <linux/pci.h> |
35 | #include <linux/pm.h> | |
d6102977 | 36 | #include <linux/pm_runtime.h> |
0673ad47 CW |
37 | #include <linux/pnp.h> |
38 | #include <linux/slab.h> | |
39 | #include <linux/vgaarb.h> | |
704ab614 | 40 | #include <linux/vga_switcheroo.h> |
0673ad47 CW |
41 | #include <linux/vt.h> |
42 | #include <acpi/video.h> | |
43 | ||
44 | #include <drm/drmP.h> | |
760285e7 | 45 | #include <drm/drm_crtc_helper.h> |
a667fb40 | 46 | #include <drm/drm_atomic_helper.h> |
0673ad47 CW |
47 | #include <drm/i915_drm.h> |
48 | ||
49 | #include "i915_drv.h" | |
50 | #include "i915_trace.h" | |
51 | #include "i915_vgpu.h" | |
52 | #include "intel_drv.h" | |
5464cd65 | 53 | #include "intel_uc.h" |
79e53945 | 54 | |
112b715e KH |
55 | static struct drm_driver driver; |
56 | ||
0673ad47 CW |
57 | static unsigned int i915_load_fail_count; |
58 | ||
59 | bool __i915_inject_load_failure(const char *func, int line) | |
60 | { | |
4f044a88 | 61 | if (i915_load_fail_count >= i915_modparams.inject_load_failure) |
0673ad47 CW |
62 | return false; |
63 | ||
4f044a88 | 64 | if (++i915_load_fail_count == i915_modparams.inject_load_failure) { |
0673ad47 | 65 | DRM_INFO("Injecting failure at checkpoint %u [%s:%d]\n", |
4f044a88 | 66 | i915_modparams.inject_load_failure, func, line); |
0673ad47 CW |
67 | return true; |
68 | } | |
69 | ||
70 | return false; | |
71 | } | |
72 | ||
73 | #define FDO_BUG_URL "https://bugs.freedesktop.org/enter_bug.cgi?product=DRI" | |
74 | #define FDO_BUG_MSG "Please file a bug at " FDO_BUG_URL " against DRM/Intel " \ | |
75 | "providing the dmesg log by booting with drm.debug=0xf" | |
76 | ||
77 | void | |
78 | __i915_printk(struct drm_i915_private *dev_priv, const char *level, | |
79 | const char *fmt, ...) | |
80 | { | |
81 | static bool shown_bug_once; | |
c49d13ee | 82 | struct device *kdev = dev_priv->drm.dev; |
0673ad47 CW |
83 | bool is_error = level[1] <= KERN_ERR[1]; |
84 | bool is_debug = level[1] == KERN_DEBUG[1]; | |
85 | struct va_format vaf; | |
86 | va_list args; | |
87 | ||
88 | if (is_debug && !(drm_debug & DRM_UT_DRIVER)) | |
89 | return; | |
90 | ||
91 | va_start(args, fmt); | |
92 | ||
93 | vaf.fmt = fmt; | |
94 | vaf.va = &args; | |
95 | ||
c49d13ee | 96 | dev_printk(level, kdev, "[" DRM_NAME ":%ps] %pV", |
0673ad47 CW |
97 | __builtin_return_address(0), &vaf); |
98 | ||
99 | if (is_error && !shown_bug_once) { | |
c49d13ee | 100 | dev_notice(kdev, "%s", FDO_BUG_MSG); |
0673ad47 CW |
101 | shown_bug_once = true; |
102 | } | |
103 | ||
104 | va_end(args); | |
105 | } | |
106 | ||
107 | static bool i915_error_injected(struct drm_i915_private *dev_priv) | |
108 | { | |
4f044a88 MW |
109 | return i915_modparams.inject_load_failure && |
110 | i915_load_fail_count == i915_modparams.inject_load_failure; | |
0673ad47 CW |
111 | } |
112 | ||
113 | #define i915_load_error(dev_priv, fmt, ...) \ | |
114 | __i915_printk(dev_priv, \ | |
115 | i915_error_injected(dev_priv) ? KERN_DEBUG : KERN_ERR, \ | |
116 | fmt, ##__VA_ARGS__) | |
117 | ||
118 | ||
fd6b8f43 | 119 | static enum intel_pch intel_virt_detect_pch(struct drm_i915_private *dev_priv) |
0673ad47 CW |
120 | { |
121 | enum intel_pch ret = PCH_NOP; | |
122 | ||
123 | /* | |
124 | * In a virtualized passthrough environment we can be in a | |
125 | * setup where the ISA bridge is not able to be passed through. | |
126 | * In this case, a south bridge can be emulated and we have to | |
127 | * make an educated guess as to which PCH is really there. | |
128 | */ | |
129 | ||
fd6b8f43 | 130 | if (IS_GEN5(dev_priv)) { |
0673ad47 CW |
131 | ret = PCH_IBX; |
132 | DRM_DEBUG_KMS("Assuming Ibex Peak PCH\n"); | |
fd6b8f43 | 133 | } else if (IS_GEN6(dev_priv) || IS_IVYBRIDGE(dev_priv)) { |
0673ad47 | 134 | ret = PCH_CPT; |
aa032130 | 135 | DRM_DEBUG_KMS("Assuming CougarPoint PCH\n"); |
fd6b8f43 | 136 | } else if (IS_HASWELL(dev_priv) || IS_BROADWELL(dev_priv)) { |
0673ad47 | 137 | ret = PCH_LPT; |
817aef5d XZ |
138 | if (IS_HSW_ULT(dev_priv) || IS_BDW_ULT(dev_priv)) |
139 | dev_priv->pch_id = INTEL_PCH_LPT_LP_DEVICE_ID_TYPE; | |
140 | else | |
141 | dev_priv->pch_id = INTEL_PCH_LPT_DEVICE_ID_TYPE; | |
0673ad47 | 142 | DRM_DEBUG_KMS("Assuming LynxPoint PCH\n"); |
fd6b8f43 | 143 | } else if (IS_SKYLAKE(dev_priv) || IS_KABYLAKE(dev_priv)) { |
0673ad47 CW |
144 | ret = PCH_SPT; |
145 | DRM_DEBUG_KMS("Assuming SunrisePoint PCH\n"); | |
80937819 | 146 | } else if (IS_COFFEELAKE(dev_priv) || IS_CANNONLAKE(dev_priv)) { |
acf1dba6 | 147 | ret = PCH_CNP; |
80937819 | 148 | DRM_DEBUG_KMS("Assuming CannonPoint PCH\n"); |
0673ad47 CW |
149 | } |
150 | ||
151 | return ret; | |
152 | } | |
153 | ||
da5f53bf | 154 | static void intel_detect_pch(struct drm_i915_private *dev_priv) |
0673ad47 | 155 | { |
0673ad47 CW |
156 | struct pci_dev *pch = NULL; |
157 | ||
158 | /* In all current cases, num_pipes is equivalent to the PCH_NOP setting | |
159 | * (which really amounts to a PCH but no South Display). | |
160 | */ | |
b7f05d4a | 161 | if (INTEL_INFO(dev_priv)->num_pipes == 0) { |
0673ad47 CW |
162 | dev_priv->pch_type = PCH_NOP; |
163 | return; | |
164 | } | |
165 | ||
166 | /* | |
167 | * The reason to probe ISA bridge instead of Dev31:Fun0 is to | |
168 | * make graphics device passthrough work easy for VMM, that only | |
169 | * need to expose ISA bridge to let driver know the real hardware | |
170 | * underneath. This is a requirement from virtualization team. | |
171 | * | |
172 | * In some virtualized environments (e.g. XEN), there is irrelevant | |
173 | * ISA bridge in the system. To work reliably, we should scan trhough | |
174 | * all the ISA bridge devices and check for the first match, instead | |
175 | * of only checking the first one. | |
176 | */ | |
177 | while ((pch = pci_get_class(PCI_CLASS_BRIDGE_ISA << 8, pch))) { | |
178 | if (pch->vendor == PCI_VENDOR_ID_INTEL) { | |
179 | unsigned short id = pch->device & INTEL_PCH_DEVICE_ID_MASK; | |
c5e855d0 VS |
180 | |
181 | dev_priv->pch_id = id; | |
ec7e0bb3 | 182 | |
0673ad47 CW |
183 | if (id == INTEL_PCH_IBX_DEVICE_ID_TYPE) { |
184 | dev_priv->pch_type = PCH_IBX; | |
185 | DRM_DEBUG_KMS("Found Ibex Peak PCH\n"); | |
5db94019 | 186 | WARN_ON(!IS_GEN5(dev_priv)); |
0673ad47 CW |
187 | } else if (id == INTEL_PCH_CPT_DEVICE_ID_TYPE) { |
188 | dev_priv->pch_type = PCH_CPT; | |
189 | DRM_DEBUG_KMS("Found CougarPoint PCH\n"); | |
d4cdbf03 VS |
190 | WARN_ON(!IS_GEN6(dev_priv) && |
191 | !IS_IVYBRIDGE(dev_priv)); | |
0673ad47 CW |
192 | } else if (id == INTEL_PCH_PPT_DEVICE_ID_TYPE) { |
193 | /* PantherPoint is CPT compatible */ | |
194 | dev_priv->pch_type = PCH_CPT; | |
195 | DRM_DEBUG_KMS("Found PantherPoint PCH\n"); | |
d4cdbf03 VS |
196 | WARN_ON(!IS_GEN6(dev_priv) && |
197 | !IS_IVYBRIDGE(dev_priv)); | |
0673ad47 CW |
198 | } else if (id == INTEL_PCH_LPT_DEVICE_ID_TYPE) { |
199 | dev_priv->pch_type = PCH_LPT; | |
200 | DRM_DEBUG_KMS("Found LynxPoint PCH\n"); | |
8652744b TU |
201 | WARN_ON(!IS_HASWELL(dev_priv) && |
202 | !IS_BROADWELL(dev_priv)); | |
50a0bc90 TU |
203 | WARN_ON(IS_HSW_ULT(dev_priv) || |
204 | IS_BDW_ULT(dev_priv)); | |
0673ad47 CW |
205 | } else if (id == INTEL_PCH_LPT_LP_DEVICE_ID_TYPE) { |
206 | dev_priv->pch_type = PCH_LPT; | |
207 | DRM_DEBUG_KMS("Found LynxPoint LP PCH\n"); | |
8652744b TU |
208 | WARN_ON(!IS_HASWELL(dev_priv) && |
209 | !IS_BROADWELL(dev_priv)); | |
50a0bc90 TU |
210 | WARN_ON(!IS_HSW_ULT(dev_priv) && |
211 | !IS_BDW_ULT(dev_priv)); | |
c5e855d0 VS |
212 | } else if (id == INTEL_PCH_WPT_DEVICE_ID_TYPE) { |
213 | /* WildcatPoint is LPT compatible */ | |
214 | dev_priv->pch_type = PCH_LPT; | |
215 | DRM_DEBUG_KMS("Found WildcatPoint PCH\n"); | |
216 | WARN_ON(!IS_HASWELL(dev_priv) && | |
217 | !IS_BROADWELL(dev_priv)); | |
218 | WARN_ON(IS_HSW_ULT(dev_priv) || | |
219 | IS_BDW_ULT(dev_priv)); | |
220 | } else if (id == INTEL_PCH_WPT_LP_DEVICE_ID_TYPE) { | |
221 | /* WildcatPoint is LPT compatible */ | |
222 | dev_priv->pch_type = PCH_LPT; | |
223 | DRM_DEBUG_KMS("Found WildcatPoint LP PCH\n"); | |
224 | WARN_ON(!IS_HASWELL(dev_priv) && | |
225 | !IS_BROADWELL(dev_priv)); | |
226 | WARN_ON(!IS_HSW_ULT(dev_priv) && | |
227 | !IS_BDW_ULT(dev_priv)); | |
0673ad47 CW |
228 | } else if (id == INTEL_PCH_SPT_DEVICE_ID_TYPE) { |
229 | dev_priv->pch_type = PCH_SPT; | |
230 | DRM_DEBUG_KMS("Found SunrisePoint PCH\n"); | |
0853723b TU |
231 | WARN_ON(!IS_SKYLAKE(dev_priv) && |
232 | !IS_KABYLAKE(dev_priv)); | |
c5e855d0 | 233 | } else if (id == INTEL_PCH_SPT_LP_DEVICE_ID_TYPE) { |
0673ad47 CW |
234 | dev_priv->pch_type = PCH_SPT; |
235 | DRM_DEBUG_KMS("Found SunrisePoint LP PCH\n"); | |
0853723b TU |
236 | WARN_ON(!IS_SKYLAKE(dev_priv) && |
237 | !IS_KABYLAKE(dev_priv)); | |
22dea0be RV |
238 | } else if (id == INTEL_PCH_KBP_DEVICE_ID_TYPE) { |
239 | dev_priv->pch_type = PCH_KBP; | |
23247d71 | 240 | DRM_DEBUG_KMS("Found Kaby Lake PCH (KBP)\n"); |
85327748 | 241 | WARN_ON(!IS_SKYLAKE(dev_priv) && |
eb371933 RV |
242 | !IS_KABYLAKE(dev_priv) && |
243 | !IS_COFFEELAKE(dev_priv)); | |
7b22b8c4 RV |
244 | } else if (id == INTEL_PCH_CNP_DEVICE_ID_TYPE) { |
245 | dev_priv->pch_type = PCH_CNP; | |
23247d71 | 246 | DRM_DEBUG_KMS("Found Cannon Lake PCH (CNP)\n"); |
80937819 RV |
247 | WARN_ON(!IS_CANNONLAKE(dev_priv) && |
248 | !IS_COFFEELAKE(dev_priv)); | |
c5e855d0 | 249 | } else if (id == INTEL_PCH_CNP_LP_DEVICE_ID_TYPE) { |
ec7e0bb3 | 250 | dev_priv->pch_type = PCH_CNP; |
23247d71 | 251 | DRM_DEBUG_KMS("Found Cannon Lake LP PCH (CNP-LP)\n"); |
80937819 RV |
252 | WARN_ON(!IS_CANNONLAKE(dev_priv) && |
253 | !IS_COFFEELAKE(dev_priv)); | |
d4cdbf03 VS |
254 | } else if (id == INTEL_PCH_P2X_DEVICE_ID_TYPE || |
255 | id == INTEL_PCH_P3X_DEVICE_ID_TYPE || | |
256 | (id == INTEL_PCH_QEMU_DEVICE_ID_TYPE && | |
0673ad47 CW |
257 | pch->subsystem_vendor == |
258 | PCI_SUBVENDOR_ID_REDHAT_QUMRANET && | |
259 | pch->subsystem_device == | |
260 | PCI_SUBDEVICE_ID_QEMU)) { | |
fd6b8f43 TU |
261 | dev_priv->pch_type = |
262 | intel_virt_detect_pch(dev_priv); | |
0673ad47 CW |
263 | } else |
264 | continue; | |
265 | ||
266 | break; | |
267 | } | |
268 | } | |
269 | if (!pch) | |
270 | DRM_DEBUG_KMS("No PCH found.\n"); | |
271 | ||
272 | pci_dev_put(pch); | |
273 | } | |
274 | ||
0673ad47 CW |
275 | static int i915_getparam(struct drm_device *dev, void *data, |
276 | struct drm_file *file_priv) | |
277 | { | |
fac5e23e | 278 | struct drm_i915_private *dev_priv = to_i915(dev); |
52a05c30 | 279 | struct pci_dev *pdev = dev_priv->drm.pdev; |
0673ad47 CW |
280 | drm_i915_getparam_t *param = data; |
281 | int value; | |
282 | ||
283 | switch (param->param) { | |
284 | case I915_PARAM_IRQ_ACTIVE: | |
285 | case I915_PARAM_ALLOW_BATCHBUFFER: | |
286 | case I915_PARAM_LAST_DISPATCH: | |
ef0f411f | 287 | case I915_PARAM_HAS_EXEC_CONSTANTS: |
0673ad47 CW |
288 | /* Reject all old ums/dri params. */ |
289 | return -ENODEV; | |
290 | case I915_PARAM_CHIPSET_ID: | |
52a05c30 | 291 | value = pdev->device; |
0673ad47 CW |
292 | break; |
293 | case I915_PARAM_REVISION: | |
52a05c30 | 294 | value = pdev->revision; |
0673ad47 | 295 | break; |
0673ad47 CW |
296 | case I915_PARAM_NUM_FENCES_AVAIL: |
297 | value = dev_priv->num_fence_regs; | |
298 | break; | |
299 | case I915_PARAM_HAS_OVERLAY: | |
300 | value = dev_priv->overlay ? 1 : 0; | |
301 | break; | |
0673ad47 | 302 | case I915_PARAM_HAS_BSD: |
3b3f1650 | 303 | value = !!dev_priv->engine[VCS]; |
0673ad47 CW |
304 | break; |
305 | case I915_PARAM_HAS_BLT: | |
3b3f1650 | 306 | value = !!dev_priv->engine[BCS]; |
0673ad47 CW |
307 | break; |
308 | case I915_PARAM_HAS_VEBOX: | |
3b3f1650 | 309 | value = !!dev_priv->engine[VECS]; |
0673ad47 CW |
310 | break; |
311 | case I915_PARAM_HAS_BSD2: | |
3b3f1650 | 312 | value = !!dev_priv->engine[VCS2]; |
0673ad47 | 313 | break; |
0673ad47 | 314 | case I915_PARAM_HAS_LLC: |
16162470 | 315 | value = HAS_LLC(dev_priv); |
0673ad47 CW |
316 | break; |
317 | case I915_PARAM_HAS_WT: | |
16162470 | 318 | value = HAS_WT(dev_priv); |
0673ad47 CW |
319 | break; |
320 | case I915_PARAM_HAS_ALIASING_PPGTT: | |
16162470 | 321 | value = USES_PPGTT(dev_priv); |
0673ad47 CW |
322 | break; |
323 | case I915_PARAM_HAS_SEMAPHORES: | |
4f044a88 | 324 | value = i915_modparams.semaphores; |
0673ad47 | 325 | break; |
0673ad47 CW |
326 | case I915_PARAM_HAS_SECURE_BATCHES: |
327 | value = capable(CAP_SYS_ADMIN); | |
328 | break; | |
0673ad47 CW |
329 | case I915_PARAM_CMD_PARSER_VERSION: |
330 | value = i915_cmd_parser_get_version(dev_priv); | |
331 | break; | |
0673ad47 | 332 | case I915_PARAM_SUBSLICE_TOTAL: |
57ec171e | 333 | value = sseu_subslice_total(&INTEL_INFO(dev_priv)->sseu); |
0673ad47 CW |
334 | if (!value) |
335 | return -ENODEV; | |
336 | break; | |
337 | case I915_PARAM_EU_TOTAL: | |
43b67998 | 338 | value = INTEL_INFO(dev_priv)->sseu.eu_total; |
0673ad47 CW |
339 | if (!value) |
340 | return -ENODEV; | |
341 | break; | |
342 | case I915_PARAM_HAS_GPU_RESET: | |
4f044a88 MW |
343 | value = i915_modparams.enable_hangcheck && |
344 | intel_has_gpu_reset(dev_priv); | |
142bc7d9 MT |
345 | if (value && intel_has_reset_engine(dev_priv)) |
346 | value = 2; | |
0673ad47 CW |
347 | break; |
348 | case I915_PARAM_HAS_RESOURCE_STREAMER: | |
16162470 | 349 | value = HAS_RESOURCE_STREAMER(dev_priv); |
0673ad47 | 350 | break; |
37f501af | 351 | case I915_PARAM_HAS_POOLED_EU: |
16162470 | 352 | value = HAS_POOLED_EU(dev_priv); |
37f501af | 353 | break; |
354 | case I915_PARAM_MIN_EU_IN_POOL: | |
43b67998 | 355 | value = INTEL_INFO(dev_priv)->sseu.min_eu_in_pool; |
37f501af | 356 | break; |
5464cd65 | 357 | case I915_PARAM_HUC_STATUS: |
3582ad13 | 358 | intel_runtime_pm_get(dev_priv); |
5464cd65 | 359 | value = I915_READ(HUC_STATUS2) & HUC_FW_VERIFIED; |
3582ad13 | 360 | intel_runtime_pm_put(dev_priv); |
5464cd65 | 361 | break; |
4cc69075 CW |
362 | case I915_PARAM_MMAP_GTT_VERSION: |
363 | /* Though we've started our numbering from 1, and so class all | |
364 | * earlier versions as 0, in effect their value is undefined as | |
365 | * the ioctl will report EINVAL for the unknown param! | |
366 | */ | |
367 | value = i915_gem_mmap_gtt_version(); | |
368 | break; | |
0de9136d | 369 | case I915_PARAM_HAS_SCHEDULER: |
bf64e0b0 | 370 | value = 0; |
beecec90 | 371 | if (dev_priv->engine[RCS] && dev_priv->engine[RCS]->schedule) { |
bf64e0b0 | 372 | value |= I915_SCHEDULER_CAP_ENABLED; |
ac14fbd4 | 373 | value |= I915_SCHEDULER_CAP_PRIORITY; |
beecec90 | 374 | |
a4598d17 | 375 | if (HAS_LOGICAL_RING_PREEMPTION(dev_priv) && |
c41937fd | 376 | i915_modparams.enable_execlists) |
beecec90 CW |
377 | value |= I915_SCHEDULER_CAP_PREEMPTION; |
378 | } | |
0de9136d | 379 | break; |
beecec90 | 380 | |
16162470 DW |
381 | case I915_PARAM_MMAP_VERSION: |
382 | /* Remember to bump this if the version changes! */ | |
383 | case I915_PARAM_HAS_GEM: | |
384 | case I915_PARAM_HAS_PAGEFLIPPING: | |
385 | case I915_PARAM_HAS_EXECBUF2: /* depends on GEM */ | |
386 | case I915_PARAM_HAS_RELAXED_FENCING: | |
387 | case I915_PARAM_HAS_COHERENT_RINGS: | |
388 | case I915_PARAM_HAS_RELAXED_DELTA: | |
389 | case I915_PARAM_HAS_GEN7_SOL_RESET: | |
390 | case I915_PARAM_HAS_WAIT_TIMEOUT: | |
391 | case I915_PARAM_HAS_PRIME_VMAP_FLUSH: | |
392 | case I915_PARAM_HAS_PINNED_BATCHES: | |
393 | case I915_PARAM_HAS_EXEC_NO_RELOC: | |
394 | case I915_PARAM_HAS_EXEC_HANDLE_LUT: | |
395 | case I915_PARAM_HAS_COHERENT_PHYS_GTT: | |
396 | case I915_PARAM_HAS_EXEC_SOFTPIN: | |
77ae9957 | 397 | case I915_PARAM_HAS_EXEC_ASYNC: |
fec0445c | 398 | case I915_PARAM_HAS_EXEC_FENCE: |
b0fd47ad | 399 | case I915_PARAM_HAS_EXEC_CAPTURE: |
1a71cf2f | 400 | case I915_PARAM_HAS_EXEC_BATCH_FIRST: |
cf6e7bac | 401 | case I915_PARAM_HAS_EXEC_FENCE_ARRAY: |
16162470 DW |
402 | /* For the time being all of these are always true; |
403 | * if some supported hardware does not have one of these | |
404 | * features this value needs to be provided from | |
405 | * INTEL_INFO(), a feature macro, or similar. | |
406 | */ | |
407 | value = 1; | |
408 | break; | |
d2b4b979 CW |
409 | case I915_PARAM_HAS_CONTEXT_ISOLATION: |
410 | value = intel_engines_has_context_isolation(dev_priv); | |
411 | break; | |
7fed555c RB |
412 | case I915_PARAM_SLICE_MASK: |
413 | value = INTEL_INFO(dev_priv)->sseu.slice_mask; | |
414 | if (!value) | |
415 | return -ENODEV; | |
416 | break; | |
f5320233 RB |
417 | case I915_PARAM_SUBSLICE_MASK: |
418 | value = INTEL_INFO(dev_priv)->sseu.subslice_mask; | |
419 | if (!value) | |
420 | return -ENODEV; | |
421 | break; | |
dab91783 | 422 | case I915_PARAM_CS_TIMESTAMP_FREQUENCY: |
f577a03b | 423 | value = 1000 * INTEL_INFO(dev_priv)->cs_timestamp_frequency_khz; |
dab91783 | 424 | break; |
0673ad47 CW |
425 | default: |
426 | DRM_DEBUG("Unknown parameter %d\n", param->param); | |
427 | return -EINVAL; | |
428 | } | |
429 | ||
dda33009 | 430 | if (put_user(value, param->value)) |
0673ad47 | 431 | return -EFAULT; |
0673ad47 CW |
432 | |
433 | return 0; | |
434 | } | |
435 | ||
da5f53bf | 436 | static int i915_get_bridge_dev(struct drm_i915_private *dev_priv) |
0673ad47 | 437 | { |
0673ad47 CW |
438 | dev_priv->bridge_dev = pci_get_bus_and_slot(0, PCI_DEVFN(0, 0)); |
439 | if (!dev_priv->bridge_dev) { | |
440 | DRM_ERROR("bridge device not found\n"); | |
441 | return -1; | |
442 | } | |
443 | return 0; | |
444 | } | |
445 | ||
446 | /* Allocate space for the MCH regs if needed, return nonzero on error */ | |
447 | static int | |
da5f53bf | 448 | intel_alloc_mchbar_resource(struct drm_i915_private *dev_priv) |
0673ad47 | 449 | { |
514e1d64 | 450 | int reg = INTEL_GEN(dev_priv) >= 4 ? MCHBAR_I965 : MCHBAR_I915; |
0673ad47 CW |
451 | u32 temp_lo, temp_hi = 0; |
452 | u64 mchbar_addr; | |
453 | int ret; | |
454 | ||
514e1d64 | 455 | if (INTEL_GEN(dev_priv) >= 4) |
0673ad47 CW |
456 | pci_read_config_dword(dev_priv->bridge_dev, reg + 4, &temp_hi); |
457 | pci_read_config_dword(dev_priv->bridge_dev, reg, &temp_lo); | |
458 | mchbar_addr = ((u64)temp_hi << 32) | temp_lo; | |
459 | ||
460 | /* If ACPI doesn't have it, assume we need to allocate it ourselves */ | |
461 | #ifdef CONFIG_PNP | |
462 | if (mchbar_addr && | |
463 | pnp_range_reserved(mchbar_addr, mchbar_addr + MCHBAR_SIZE)) | |
464 | return 0; | |
465 | #endif | |
466 | ||
467 | /* Get some space for it */ | |
468 | dev_priv->mch_res.name = "i915 MCHBAR"; | |
469 | dev_priv->mch_res.flags = IORESOURCE_MEM; | |
470 | ret = pci_bus_alloc_resource(dev_priv->bridge_dev->bus, | |
471 | &dev_priv->mch_res, | |
472 | MCHBAR_SIZE, MCHBAR_SIZE, | |
473 | PCIBIOS_MIN_MEM, | |
474 | 0, pcibios_align_resource, | |
475 | dev_priv->bridge_dev); | |
476 | if (ret) { | |
477 | DRM_DEBUG_DRIVER("failed bus alloc: %d\n", ret); | |
478 | dev_priv->mch_res.start = 0; | |
479 | return ret; | |
480 | } | |
481 | ||
514e1d64 | 482 | if (INTEL_GEN(dev_priv) >= 4) |
0673ad47 CW |
483 | pci_write_config_dword(dev_priv->bridge_dev, reg + 4, |
484 | upper_32_bits(dev_priv->mch_res.start)); | |
485 | ||
486 | pci_write_config_dword(dev_priv->bridge_dev, reg, | |
487 | lower_32_bits(dev_priv->mch_res.start)); | |
488 | return 0; | |
489 | } | |
490 | ||
491 | /* Setup MCHBAR if possible, return true if we should disable it again */ | |
492 | static void | |
da5f53bf | 493 | intel_setup_mchbar(struct drm_i915_private *dev_priv) |
0673ad47 | 494 | { |
514e1d64 | 495 | int mchbar_reg = INTEL_GEN(dev_priv) >= 4 ? MCHBAR_I965 : MCHBAR_I915; |
0673ad47 CW |
496 | u32 temp; |
497 | bool enabled; | |
498 | ||
920a14b2 | 499 | if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) |
0673ad47 CW |
500 | return; |
501 | ||
502 | dev_priv->mchbar_need_disable = false; | |
503 | ||
50a0bc90 | 504 | if (IS_I915G(dev_priv) || IS_I915GM(dev_priv)) { |
0673ad47 CW |
505 | pci_read_config_dword(dev_priv->bridge_dev, DEVEN, &temp); |
506 | enabled = !!(temp & DEVEN_MCHBAR_EN); | |
507 | } else { | |
508 | pci_read_config_dword(dev_priv->bridge_dev, mchbar_reg, &temp); | |
509 | enabled = temp & 1; | |
510 | } | |
511 | ||
512 | /* If it's already enabled, don't have to do anything */ | |
513 | if (enabled) | |
514 | return; | |
515 | ||
da5f53bf | 516 | if (intel_alloc_mchbar_resource(dev_priv)) |
0673ad47 CW |
517 | return; |
518 | ||
519 | dev_priv->mchbar_need_disable = true; | |
520 | ||
521 | /* Space is allocated or reserved, so enable it. */ | |
50a0bc90 | 522 | if (IS_I915G(dev_priv) || IS_I915GM(dev_priv)) { |
0673ad47 CW |
523 | pci_write_config_dword(dev_priv->bridge_dev, DEVEN, |
524 | temp | DEVEN_MCHBAR_EN); | |
525 | } else { | |
526 | pci_read_config_dword(dev_priv->bridge_dev, mchbar_reg, &temp); | |
527 | pci_write_config_dword(dev_priv->bridge_dev, mchbar_reg, temp | 1); | |
528 | } | |
529 | } | |
530 | ||
531 | static void | |
da5f53bf | 532 | intel_teardown_mchbar(struct drm_i915_private *dev_priv) |
0673ad47 | 533 | { |
514e1d64 | 534 | int mchbar_reg = INTEL_GEN(dev_priv) >= 4 ? MCHBAR_I965 : MCHBAR_I915; |
0673ad47 CW |
535 | |
536 | if (dev_priv->mchbar_need_disable) { | |
50a0bc90 | 537 | if (IS_I915G(dev_priv) || IS_I915GM(dev_priv)) { |
0673ad47 CW |
538 | u32 deven_val; |
539 | ||
540 | pci_read_config_dword(dev_priv->bridge_dev, DEVEN, | |
541 | &deven_val); | |
542 | deven_val &= ~DEVEN_MCHBAR_EN; | |
543 | pci_write_config_dword(dev_priv->bridge_dev, DEVEN, | |
544 | deven_val); | |
545 | } else { | |
546 | u32 mchbar_val; | |
547 | ||
548 | pci_read_config_dword(dev_priv->bridge_dev, mchbar_reg, | |
549 | &mchbar_val); | |
550 | mchbar_val &= ~1; | |
551 | pci_write_config_dword(dev_priv->bridge_dev, mchbar_reg, | |
552 | mchbar_val); | |
553 | } | |
554 | } | |
555 | ||
556 | if (dev_priv->mch_res.start) | |
557 | release_resource(&dev_priv->mch_res); | |
558 | } | |
559 | ||
560 | /* true = enable decode, false = disable decoder */ | |
561 | static unsigned int i915_vga_set_decode(void *cookie, bool state) | |
562 | { | |
da5f53bf | 563 | struct drm_i915_private *dev_priv = cookie; |
0673ad47 | 564 | |
da5f53bf | 565 | intel_modeset_vga_set_state(dev_priv, state); |
0673ad47 CW |
566 | if (state) |
567 | return VGA_RSRC_LEGACY_IO | VGA_RSRC_LEGACY_MEM | | |
568 | VGA_RSRC_NORMAL_IO | VGA_RSRC_NORMAL_MEM; | |
569 | else | |
570 | return VGA_RSRC_NORMAL_IO | VGA_RSRC_NORMAL_MEM; | |
571 | } | |
572 | ||
7f26cb88 TU |
573 | static int i915_resume_switcheroo(struct drm_device *dev); |
574 | static int i915_suspend_switcheroo(struct drm_device *dev, pm_message_t state); | |
575 | ||
0673ad47 CW |
576 | static void i915_switcheroo_set_state(struct pci_dev *pdev, enum vga_switcheroo_state state) |
577 | { | |
578 | struct drm_device *dev = pci_get_drvdata(pdev); | |
579 | pm_message_t pmm = { .event = PM_EVENT_SUSPEND }; | |
580 | ||
581 | if (state == VGA_SWITCHEROO_ON) { | |
582 | pr_info("switched on\n"); | |
583 | dev->switch_power_state = DRM_SWITCH_POWER_CHANGING; | |
584 | /* i915 resume handler doesn't set to D0 */ | |
52a05c30 | 585 | pci_set_power_state(pdev, PCI_D0); |
0673ad47 CW |
586 | i915_resume_switcheroo(dev); |
587 | dev->switch_power_state = DRM_SWITCH_POWER_ON; | |
588 | } else { | |
589 | pr_info("switched off\n"); | |
590 | dev->switch_power_state = DRM_SWITCH_POWER_CHANGING; | |
591 | i915_suspend_switcheroo(dev, pmm); | |
592 | dev->switch_power_state = DRM_SWITCH_POWER_OFF; | |
593 | } | |
594 | } | |
595 | ||
596 | static bool i915_switcheroo_can_switch(struct pci_dev *pdev) | |
597 | { | |
598 | struct drm_device *dev = pci_get_drvdata(pdev); | |
599 | ||
600 | /* | |
601 | * FIXME: open_count is protected by drm_global_mutex but that would lead to | |
602 | * locking inversion with the driver load path. And the access here is | |
603 | * completely racy anyway. So don't bother with locking for now. | |
604 | */ | |
605 | return dev->open_count == 0; | |
606 | } | |
607 | ||
608 | static const struct vga_switcheroo_client_ops i915_switcheroo_ops = { | |
609 | .set_gpu_state = i915_switcheroo_set_state, | |
610 | .reprobe = NULL, | |
611 | .can_switch = i915_switcheroo_can_switch, | |
612 | }; | |
613 | ||
fbbd37b3 | 614 | static void i915_gem_fini(struct drm_i915_private *dev_priv) |
0673ad47 | 615 | { |
3b19f16a CW |
616 | /* Flush any outstanding unpin_work. */ |
617 | i915_gem_drain_workqueue(dev_priv); | |
5f09a9c8 | 618 | |
fbbd37b3 | 619 | mutex_lock(&dev_priv->drm.struct_mutex); |
b8991403 | 620 | intel_uc_fini_hw(dev_priv); |
cb15d9f8 | 621 | i915_gem_cleanup_engines(dev_priv); |
829a0af2 | 622 | i915_gem_contexts_fini(dev_priv); |
fbbd37b3 | 623 | mutex_unlock(&dev_priv->drm.struct_mutex); |
0673ad47 | 624 | |
7c781423 CW |
625 | i915_gem_cleanup_userptr(dev_priv); |
626 | ||
bdeb9785 | 627 | i915_gem_drain_freed_objects(dev_priv); |
fbbd37b3 | 628 | |
829a0af2 | 629 | WARN_ON(!list_empty(&dev_priv->contexts.list)); |
0673ad47 CW |
630 | } |
631 | ||
632 | static int i915_load_modeset_init(struct drm_device *dev) | |
633 | { | |
fac5e23e | 634 | struct drm_i915_private *dev_priv = to_i915(dev); |
52a05c30 | 635 | struct pci_dev *pdev = dev_priv->drm.pdev; |
0673ad47 CW |
636 | int ret; |
637 | ||
638 | if (i915_inject_load_failure()) | |
639 | return -ENODEV; | |
640 | ||
66578857 | 641 | intel_bios_init(dev_priv); |
0673ad47 CW |
642 | |
643 | /* If we have > 1 VGA cards, then we need to arbitrate access | |
644 | * to the common VGA resources. | |
645 | * | |
646 | * If we are a secondary display controller (!PCI_DISPLAY_CLASS_VGA), | |
647 | * then we do not take part in VGA arbitration and the | |
648 | * vga_client_register() fails with -ENODEV. | |
649 | */ | |
da5f53bf | 650 | ret = vga_client_register(pdev, dev_priv, NULL, i915_vga_set_decode); |
0673ad47 CW |
651 | if (ret && ret != -ENODEV) |
652 | goto out; | |
653 | ||
654 | intel_register_dsm_handler(); | |
655 | ||
52a05c30 | 656 | ret = vga_switcheroo_register_client(pdev, &i915_switcheroo_ops, false); |
0673ad47 CW |
657 | if (ret) |
658 | goto cleanup_vga_client; | |
659 | ||
660 | /* must happen before intel_power_domains_init_hw() on VLV/CHV */ | |
661 | intel_update_rawclk(dev_priv); | |
662 | ||
663 | intel_power_domains_init_hw(dev_priv, false); | |
664 | ||
665 | intel_csr_ucode_init(dev_priv); | |
666 | ||
667 | ret = intel_irq_install(dev_priv); | |
668 | if (ret) | |
669 | goto cleanup_csr; | |
670 | ||
40196446 | 671 | intel_setup_gmbus(dev_priv); |
0673ad47 CW |
672 | |
673 | /* Important: The output setup functions called by modeset_init need | |
674 | * working irqs for e.g. gmbus and dp aux transfers. */ | |
b079bd17 VS |
675 | ret = intel_modeset_init(dev); |
676 | if (ret) | |
677 | goto cleanup_irq; | |
0673ad47 | 678 | |
29ad6a30 | 679 | intel_uc_init_fw(dev_priv); |
0673ad47 | 680 | |
bf9e8429 | 681 | ret = i915_gem_init(dev_priv); |
0673ad47 | 682 | if (ret) |
3950bf3d | 683 | goto cleanup_uc; |
0673ad47 | 684 | |
d378a3ef | 685 | intel_setup_overlay(dev_priv); |
0673ad47 | 686 | |
b7f05d4a | 687 | if (INTEL_INFO(dev_priv)->num_pipes == 0) |
0673ad47 CW |
688 | return 0; |
689 | ||
690 | ret = intel_fbdev_init(dev); | |
691 | if (ret) | |
692 | goto cleanup_gem; | |
693 | ||
694 | /* Only enable hotplug handling once the fbdev is fully set up. */ | |
695 | intel_hpd_init(dev_priv); | |
696 | ||
697 | drm_kms_helper_poll_init(dev); | |
698 | ||
699 | return 0; | |
700 | ||
701 | cleanup_gem: | |
bf9e8429 | 702 | if (i915_gem_suspend(dev_priv)) |
1c777c5d | 703 | DRM_ERROR("failed to idle hardware; continuing to unload!\n"); |
fbbd37b3 | 704 | i915_gem_fini(dev_priv); |
3950bf3d OM |
705 | cleanup_uc: |
706 | intel_uc_fini_fw(dev_priv); | |
0673ad47 | 707 | cleanup_irq: |
0673ad47 | 708 | drm_irq_uninstall(dev); |
40196446 | 709 | intel_teardown_gmbus(dev_priv); |
0673ad47 CW |
710 | cleanup_csr: |
711 | intel_csr_ucode_fini(dev_priv); | |
712 | intel_power_domains_fini(dev_priv); | |
52a05c30 | 713 | vga_switcheroo_unregister_client(pdev); |
0673ad47 | 714 | cleanup_vga_client: |
52a05c30 | 715 | vga_client_register(pdev, NULL, NULL, NULL); |
0673ad47 CW |
716 | out: |
717 | return ret; | |
718 | } | |
719 | ||
0673ad47 CW |
720 | static int i915_kick_out_firmware_fb(struct drm_i915_private *dev_priv) |
721 | { | |
722 | struct apertures_struct *ap; | |
91c8a326 | 723 | struct pci_dev *pdev = dev_priv->drm.pdev; |
0673ad47 CW |
724 | struct i915_ggtt *ggtt = &dev_priv->ggtt; |
725 | bool primary; | |
726 | int ret; | |
727 | ||
728 | ap = alloc_apertures(1); | |
729 | if (!ap) | |
730 | return -ENOMEM; | |
731 | ||
732 | ap->ranges[0].base = ggtt->mappable_base; | |
733 | ap->ranges[0].size = ggtt->mappable_end; | |
734 | ||
735 | primary = | |
736 | pdev->resource[PCI_ROM_RESOURCE].flags & IORESOURCE_ROM_SHADOW; | |
737 | ||
44adece5 | 738 | ret = drm_fb_helper_remove_conflicting_framebuffers(ap, "inteldrmfb", primary); |
0673ad47 CW |
739 | |
740 | kfree(ap); | |
741 | ||
742 | return ret; | |
743 | } | |
0673ad47 CW |
744 | |
745 | #if !defined(CONFIG_VGA_CONSOLE) | |
746 | static int i915_kick_out_vgacon(struct drm_i915_private *dev_priv) | |
747 | { | |
748 | return 0; | |
749 | } | |
750 | #elif !defined(CONFIG_DUMMY_CONSOLE) | |
751 | static int i915_kick_out_vgacon(struct drm_i915_private *dev_priv) | |
752 | { | |
753 | return -ENODEV; | |
754 | } | |
755 | #else | |
756 | static int i915_kick_out_vgacon(struct drm_i915_private *dev_priv) | |
757 | { | |
758 | int ret = 0; | |
759 | ||
760 | DRM_INFO("Replacing VGA console driver\n"); | |
761 | ||
762 | console_lock(); | |
763 | if (con_is_bound(&vga_con)) | |
764 | ret = do_take_over_console(&dummy_con, 0, MAX_NR_CONSOLES - 1, 1); | |
765 | if (ret == 0) { | |
766 | ret = do_unregister_con_driver(&vga_con); | |
767 | ||
768 | /* Ignore "already unregistered". */ | |
769 | if (ret == -ENODEV) | |
770 | ret = 0; | |
771 | } | |
772 | console_unlock(); | |
773 | ||
774 | return ret; | |
775 | } | |
776 | #endif | |
777 | ||
0673ad47 CW |
778 | static void intel_init_dpio(struct drm_i915_private *dev_priv) |
779 | { | |
780 | /* | |
781 | * IOSF_PORT_DPIO is used for VLV x2 PHY (DP/HDMI B and C), | |
782 | * CHV x1 PHY (DP/HDMI D) | |
783 | * IOSF_PORT_DPIO_2 is used for CHV x2 PHY (DP/HDMI B and C) | |
784 | */ | |
785 | if (IS_CHERRYVIEW(dev_priv)) { | |
786 | DPIO_PHY_IOSF_PORT(DPIO_PHY0) = IOSF_PORT_DPIO_2; | |
787 | DPIO_PHY_IOSF_PORT(DPIO_PHY1) = IOSF_PORT_DPIO; | |
788 | } else if (IS_VALLEYVIEW(dev_priv)) { | |
789 | DPIO_PHY_IOSF_PORT(DPIO_PHY0) = IOSF_PORT_DPIO; | |
790 | } | |
791 | } | |
792 | ||
793 | static int i915_workqueues_init(struct drm_i915_private *dev_priv) | |
794 | { | |
795 | /* | |
796 | * The i915 workqueue is primarily used for batched retirement of | |
797 | * requests (and thus managing bo) once the task has been completed | |
798 | * by the GPU. i915_gem_retire_requests() is called directly when we | |
799 | * need high-priority retirement, such as waiting for an explicit | |
800 | * bo. | |
801 | * | |
802 | * It is also used for periodic low-priority events, such as | |
803 | * idle-timers and recording error state. | |
804 | * | |
805 | * All tasks on the workqueue are expected to acquire the dev mutex | |
806 | * so there is no point in running more than one instance of the | |
807 | * workqueue at any time. Use an ordered one. | |
808 | */ | |
809 | dev_priv->wq = alloc_ordered_workqueue("i915", 0); | |
810 | if (dev_priv->wq == NULL) | |
811 | goto out_err; | |
812 | ||
813 | dev_priv->hotplug.dp_wq = alloc_ordered_workqueue("i915-dp", 0); | |
814 | if (dev_priv->hotplug.dp_wq == NULL) | |
815 | goto out_free_wq; | |
816 | ||
0673ad47 CW |
817 | return 0; |
818 | ||
0673ad47 CW |
819 | out_free_wq: |
820 | destroy_workqueue(dev_priv->wq); | |
821 | out_err: | |
822 | DRM_ERROR("Failed to allocate workqueues.\n"); | |
823 | ||
824 | return -ENOMEM; | |
825 | } | |
826 | ||
bb8f0f5a CW |
827 | static void i915_engines_cleanup(struct drm_i915_private *i915) |
828 | { | |
829 | struct intel_engine_cs *engine; | |
830 | enum intel_engine_id id; | |
831 | ||
832 | for_each_engine(engine, i915, id) | |
833 | kfree(engine); | |
834 | } | |
835 | ||
0673ad47 CW |
836 | static void i915_workqueues_cleanup(struct drm_i915_private *dev_priv) |
837 | { | |
0673ad47 CW |
838 | destroy_workqueue(dev_priv->hotplug.dp_wq); |
839 | destroy_workqueue(dev_priv->wq); | |
840 | } | |
841 | ||
4fc7e845 PZ |
842 | /* |
843 | * We don't keep the workarounds for pre-production hardware, so we expect our | |
844 | * driver to fail on these machines in one way or another. A little warning on | |
845 | * dmesg may help both the user and the bug triagers. | |
6a7a6a98 CW |
846 | * |
847 | * Our policy for removing pre-production workarounds is to keep the | |
848 | * current gen workarounds as a guide to the bring-up of the next gen | |
849 | * (workarounds have a habit of persisting!). Anything older than that | |
850 | * should be removed along with the complications they introduce. | |
4fc7e845 PZ |
851 | */ |
852 | static void intel_detect_preproduction_hw(struct drm_i915_private *dev_priv) | |
853 | { | |
248a124d CW |
854 | bool pre = false; |
855 | ||
856 | pre |= IS_HSW_EARLY_SDV(dev_priv); | |
857 | pre |= IS_SKL_REVID(dev_priv, 0, SKL_REVID_F0); | |
0102ba1f | 858 | pre |= IS_BXT_REVID(dev_priv, 0, BXT_REVID_B_LAST); |
248a124d | 859 | |
7c5ff4a2 | 860 | if (pre) { |
4fc7e845 PZ |
861 | DRM_ERROR("This is a pre-production stepping. " |
862 | "It may not be fully functional.\n"); | |
7c5ff4a2 CW |
863 | add_taint(TAINT_MACHINE_CHECK, LOCKDEP_STILL_OK); |
864 | } | |
4fc7e845 PZ |
865 | } |
866 | ||
0673ad47 CW |
867 | /** |
868 | * i915_driver_init_early - setup state not requiring device access | |
869 | * @dev_priv: device private | |
870 | * | |
871 | * Initialize everything that is a "SW-only" state, that is state not | |
872 | * requiring accessing the device or exposing the driver via kernel internal | |
873 | * or userspace interfaces. Example steps belonging here: lock initialization, | |
874 | * system memory allocation, setting up device specific attributes and | |
875 | * function hooks not requiring accessing the device. | |
876 | */ | |
877 | static int i915_driver_init_early(struct drm_i915_private *dev_priv, | |
878 | const struct pci_device_id *ent) | |
879 | { | |
880 | const struct intel_device_info *match_info = | |
881 | (struct intel_device_info *)ent->driver_data; | |
882 | struct intel_device_info *device_info; | |
883 | int ret = 0; | |
884 | ||
885 | if (i915_inject_load_failure()) | |
886 | return -ENODEV; | |
887 | ||
888 | /* Setup the write-once "constant" device info */ | |
94b4f3ba | 889 | device_info = mkwrite_device_info(dev_priv); |
0673ad47 CW |
890 | memcpy(device_info, match_info, sizeof(*device_info)); |
891 | device_info->device_id = dev_priv->drm.pdev->device; | |
892 | ||
ae7617f0 TU |
893 | BUILD_BUG_ON(INTEL_MAX_PLATFORMS > |
894 | sizeof(device_info->platform_mask) * BITS_PER_BYTE); | |
895 | device_info->platform_mask = BIT(device_info->platform); | |
896 | ||
0673ad47 CW |
897 | BUG_ON(device_info->gen > sizeof(device_info->gen_mask) * BITS_PER_BYTE); |
898 | device_info->gen_mask = BIT(device_info->gen - 1); | |
899 | ||
900 | spin_lock_init(&dev_priv->irq_lock); | |
901 | spin_lock_init(&dev_priv->gpu_error.lock); | |
902 | mutex_init(&dev_priv->backlight_lock); | |
903 | spin_lock_init(&dev_priv->uncore.lock); | |
317eaa95 | 904 | |
0673ad47 CW |
905 | mutex_init(&dev_priv->sb_lock); |
906 | mutex_init(&dev_priv->modeset_restore_lock); | |
907 | mutex_init(&dev_priv->av_mutex); | |
908 | mutex_init(&dev_priv->wm.wm_mutex); | |
909 | mutex_init(&dev_priv->pps_mutex); | |
910 | ||
413e8fdb | 911 | intel_uc_init_early(dev_priv); |
0b1de5d5 CW |
912 | i915_memcpy_init_early(dev_priv); |
913 | ||
0673ad47 CW |
914 | ret = i915_workqueues_init(dev_priv); |
915 | if (ret < 0) | |
bb8f0f5a | 916 | goto err_engines; |
0673ad47 | 917 | |
0673ad47 | 918 | /* This must be called before any calls to HAS_PCH_* */ |
da5f53bf | 919 | intel_detect_pch(dev_priv); |
0673ad47 | 920 | |
192aa181 | 921 | intel_pm_setup(dev_priv); |
0673ad47 CW |
922 | intel_init_dpio(dev_priv); |
923 | intel_power_domains_init(dev_priv); | |
924 | intel_irq_init(dev_priv); | |
3ac168a7 | 925 | intel_hangcheck_init(dev_priv); |
0673ad47 CW |
926 | intel_init_display_hooks(dev_priv); |
927 | intel_init_clock_gating_hooks(dev_priv); | |
928 | intel_init_audio_hooks(dev_priv); | |
cb15d9f8 | 929 | ret = i915_gem_load_init(dev_priv); |
73cb9701 | 930 | if (ret < 0) |
cefcff8f | 931 | goto err_irq; |
0673ad47 | 932 | |
36cdd013 | 933 | intel_display_crc_init(dev_priv); |
0673ad47 | 934 | |
94b4f3ba | 935 | intel_device_info_dump(dev_priv); |
0673ad47 | 936 | |
4fc7e845 | 937 | intel_detect_preproduction_hw(dev_priv); |
0673ad47 | 938 | |
eec688e1 RB |
939 | i915_perf_init(dev_priv); |
940 | ||
0673ad47 CW |
941 | return 0; |
942 | ||
cefcff8f JL |
943 | err_irq: |
944 | intel_irq_fini(dev_priv); | |
0673ad47 | 945 | i915_workqueues_cleanup(dev_priv); |
bb8f0f5a CW |
946 | err_engines: |
947 | i915_engines_cleanup(dev_priv); | |
0673ad47 CW |
948 | return ret; |
949 | } | |
950 | ||
951 | /** | |
952 | * i915_driver_cleanup_early - cleanup the setup done in i915_driver_init_early() | |
953 | * @dev_priv: device private | |
954 | */ | |
955 | static void i915_driver_cleanup_early(struct drm_i915_private *dev_priv) | |
956 | { | |
eec688e1 | 957 | i915_perf_fini(dev_priv); |
cb15d9f8 | 958 | i915_gem_load_cleanup(dev_priv); |
cefcff8f | 959 | intel_irq_fini(dev_priv); |
0673ad47 | 960 | i915_workqueues_cleanup(dev_priv); |
bb8f0f5a | 961 | i915_engines_cleanup(dev_priv); |
0673ad47 CW |
962 | } |
963 | ||
da5f53bf | 964 | static int i915_mmio_setup(struct drm_i915_private *dev_priv) |
0673ad47 | 965 | { |
52a05c30 | 966 | struct pci_dev *pdev = dev_priv->drm.pdev; |
0673ad47 CW |
967 | int mmio_bar; |
968 | int mmio_size; | |
969 | ||
5db94019 | 970 | mmio_bar = IS_GEN2(dev_priv) ? 1 : 0; |
0673ad47 CW |
971 | /* |
972 | * Before gen4, the registers and the GTT are behind different BARs. | |
973 | * However, from gen4 onwards, the registers and the GTT are shared | |
974 | * in the same BAR, so we want to restrict this ioremap from | |
975 | * clobbering the GTT which we want ioremap_wc instead. Fortunately, | |
976 | * the register BAR remains the same size for all the earlier | |
977 | * generations up to Ironlake. | |
978 | */ | |
514e1d64 | 979 | if (INTEL_GEN(dev_priv) < 5) |
0673ad47 CW |
980 | mmio_size = 512 * 1024; |
981 | else | |
982 | mmio_size = 2 * 1024 * 1024; | |
52a05c30 | 983 | dev_priv->regs = pci_iomap(pdev, mmio_bar, mmio_size); |
0673ad47 CW |
984 | if (dev_priv->regs == NULL) { |
985 | DRM_ERROR("failed to map registers\n"); | |
986 | ||
987 | return -EIO; | |
988 | } | |
989 | ||
990 | /* Try to make sure MCHBAR is enabled before poking at it */ | |
da5f53bf | 991 | intel_setup_mchbar(dev_priv); |
0673ad47 CW |
992 | |
993 | return 0; | |
994 | } | |
995 | ||
da5f53bf | 996 | static void i915_mmio_cleanup(struct drm_i915_private *dev_priv) |
0673ad47 | 997 | { |
52a05c30 | 998 | struct pci_dev *pdev = dev_priv->drm.pdev; |
0673ad47 | 999 | |
da5f53bf | 1000 | intel_teardown_mchbar(dev_priv); |
52a05c30 | 1001 | pci_iounmap(pdev, dev_priv->regs); |
0673ad47 CW |
1002 | } |
1003 | ||
1004 | /** | |
1005 | * i915_driver_init_mmio - setup device MMIO | |
1006 | * @dev_priv: device private | |
1007 | * | |
1008 | * Setup minimal device state necessary for MMIO accesses later in the | |
1009 | * initialization sequence. The setup here should avoid any other device-wide | |
1010 | * side effects or exposing the driver via kernel internal or user space | |
1011 | * interfaces. | |
1012 | */ | |
1013 | static int i915_driver_init_mmio(struct drm_i915_private *dev_priv) | |
1014 | { | |
0673ad47 CW |
1015 | int ret; |
1016 | ||
1017 | if (i915_inject_load_failure()) | |
1018 | return -ENODEV; | |
1019 | ||
da5f53bf | 1020 | if (i915_get_bridge_dev(dev_priv)) |
0673ad47 CW |
1021 | return -EIO; |
1022 | ||
da5f53bf | 1023 | ret = i915_mmio_setup(dev_priv); |
0673ad47 | 1024 | if (ret < 0) |
63ffbcda | 1025 | goto err_bridge; |
0673ad47 CW |
1026 | |
1027 | intel_uncore_init(dev_priv); | |
63ffbcda | 1028 | |
1fc556fa SAK |
1029 | intel_uc_init_mmio(dev_priv); |
1030 | ||
63ffbcda JL |
1031 | ret = intel_engines_init_mmio(dev_priv); |
1032 | if (ret) | |
1033 | goto err_uncore; | |
1034 | ||
24145517 | 1035 | i915_gem_init_mmio(dev_priv); |
0673ad47 CW |
1036 | |
1037 | return 0; | |
1038 | ||
63ffbcda JL |
1039 | err_uncore: |
1040 | intel_uncore_fini(dev_priv); | |
1041 | err_bridge: | |
0673ad47 CW |
1042 | pci_dev_put(dev_priv->bridge_dev); |
1043 | ||
1044 | return ret; | |
1045 | } | |
1046 | ||
1047 | /** | |
1048 | * i915_driver_cleanup_mmio - cleanup the setup done in i915_driver_init_mmio() | |
1049 | * @dev_priv: device private | |
1050 | */ | |
1051 | static void i915_driver_cleanup_mmio(struct drm_i915_private *dev_priv) | |
1052 | { | |
0673ad47 | 1053 | intel_uncore_fini(dev_priv); |
da5f53bf | 1054 | i915_mmio_cleanup(dev_priv); |
0673ad47 CW |
1055 | pci_dev_put(dev_priv->bridge_dev); |
1056 | } | |
1057 | ||
94b4f3ba CW |
1058 | static void intel_sanitize_options(struct drm_i915_private *dev_priv) |
1059 | { | |
4f044a88 | 1060 | i915_modparams.enable_execlists = |
94b4f3ba | 1061 | intel_sanitize_enable_execlists(dev_priv, |
4f044a88 | 1062 | i915_modparams.enable_execlists); |
94b4f3ba CW |
1063 | |
1064 | /* | |
1065 | * i915.enable_ppgtt is read-only, so do an early pass to validate the | |
1066 | * user's requested state against the hardware/driver capabilities. We | |
1067 | * do this now so that we can print out any log messages once rather | |
1068 | * than every time we check intel_enable_ppgtt(). | |
1069 | */ | |
4f044a88 MW |
1070 | i915_modparams.enable_ppgtt = |
1071 | intel_sanitize_enable_ppgtt(dev_priv, | |
1072 | i915_modparams.enable_ppgtt); | |
1073 | DRM_DEBUG_DRIVER("ppgtt mode: %i\n", i915_modparams.enable_ppgtt); | |
39df9190 | 1074 | |
4f044a88 MW |
1075 | i915_modparams.semaphores = |
1076 | intel_sanitize_semaphores(dev_priv, i915_modparams.semaphores); | |
1077 | DRM_DEBUG_DRIVER("use GPU semaphores? %s\n", | |
1078 | yesno(i915_modparams.semaphores)); | |
d2be9f2f AH |
1079 | |
1080 | intel_uc_sanitize_options(dev_priv); | |
67b7f33e CD |
1081 | |
1082 | intel_gvt_sanitize_options(dev_priv); | |
94b4f3ba CW |
1083 | } |
1084 | ||
0673ad47 CW |
1085 | /** |
1086 | * i915_driver_init_hw - setup state requiring device access | |
1087 | * @dev_priv: device private | |
1088 | * | |
1089 | * Setup state that requires accessing the device, but doesn't require | |
1090 | * exposing the driver via kernel internal or userspace interfaces. | |
1091 | */ | |
1092 | static int i915_driver_init_hw(struct drm_i915_private *dev_priv) | |
1093 | { | |
52a05c30 | 1094 | struct pci_dev *pdev = dev_priv->drm.pdev; |
0673ad47 CW |
1095 | int ret; |
1096 | ||
1097 | if (i915_inject_load_failure()) | |
1098 | return -ENODEV; | |
1099 | ||
94b4f3ba CW |
1100 | intel_device_info_runtime_init(dev_priv); |
1101 | ||
1102 | intel_sanitize_options(dev_priv); | |
0673ad47 | 1103 | |
97d6d7ab | 1104 | ret = i915_ggtt_probe_hw(dev_priv); |
0673ad47 CW |
1105 | if (ret) |
1106 | return ret; | |
1107 | ||
0673ad47 CW |
1108 | /* WARNING: Apparently we must kick fbdev drivers before vgacon, |
1109 | * otherwise the vga fbdev driver falls over. */ | |
1110 | ret = i915_kick_out_firmware_fb(dev_priv); | |
1111 | if (ret) { | |
1112 | DRM_ERROR("failed to remove conflicting framebuffer drivers\n"); | |
1113 | goto out_ggtt; | |
1114 | } | |
1115 | ||
1116 | ret = i915_kick_out_vgacon(dev_priv); | |
1117 | if (ret) { | |
1118 | DRM_ERROR("failed to remove conflicting VGA console\n"); | |
1119 | goto out_ggtt; | |
1120 | } | |
1121 | ||
97d6d7ab | 1122 | ret = i915_ggtt_init_hw(dev_priv); |
0088e522 CW |
1123 | if (ret) |
1124 | return ret; | |
1125 | ||
97d6d7ab | 1126 | ret = i915_ggtt_enable_hw(dev_priv); |
0088e522 CW |
1127 | if (ret) { |
1128 | DRM_ERROR("failed to enable GGTT\n"); | |
1129 | goto out_ggtt; | |
1130 | } | |
1131 | ||
52a05c30 | 1132 | pci_set_master(pdev); |
0673ad47 CW |
1133 | |
1134 | /* overlay on gen2 is broken and can't address above 1G */ | |
5db94019 | 1135 | if (IS_GEN2(dev_priv)) { |
52a05c30 | 1136 | ret = dma_set_coherent_mask(&pdev->dev, DMA_BIT_MASK(30)); |
0673ad47 CW |
1137 | if (ret) { |
1138 | DRM_ERROR("failed to set DMA mask\n"); | |
1139 | ||
1140 | goto out_ggtt; | |
1141 | } | |
1142 | } | |
1143 | ||
0673ad47 CW |
1144 | /* 965GM sometimes incorrectly writes to hardware status page (HWS) |
1145 | * using 32bit addressing, overwriting memory if HWS is located | |
1146 | * above 4GB. | |
1147 | * | |
1148 | * The documentation also mentions an issue with undefined | |
1149 | * behaviour if any general state is accessed within a page above 4GB, | |
1150 | * which also needs to be handled carefully. | |
1151 | */ | |
c0f86832 | 1152 | if (IS_I965G(dev_priv) || IS_I965GM(dev_priv)) { |
52a05c30 | 1153 | ret = dma_set_coherent_mask(&pdev->dev, DMA_BIT_MASK(32)); |
0673ad47 CW |
1154 | |
1155 | if (ret) { | |
1156 | DRM_ERROR("failed to set DMA mask\n"); | |
1157 | ||
1158 | goto out_ggtt; | |
1159 | } | |
1160 | } | |
1161 | ||
0673ad47 CW |
1162 | pm_qos_add_request(&dev_priv->pm_qos, PM_QOS_CPU_DMA_LATENCY, |
1163 | PM_QOS_DEFAULT_VALUE); | |
1164 | ||
1165 | intel_uncore_sanitize(dev_priv); | |
1166 | ||
1167 | intel_opregion_setup(dev_priv); | |
1168 | ||
1169 | i915_gem_load_init_fences(dev_priv); | |
1170 | ||
1171 | /* On the 945G/GM, the chipset reports the MSI capability on the | |
1172 | * integrated graphics even though the support isn't actually there | |
1173 | * according to the published specs. It doesn't appear to function | |
1174 | * correctly in testing on 945G. | |
1175 | * This may be a side effect of MSI having been made available for PEG | |
1176 | * and the registers being closely associated. | |
1177 | * | |
1178 | * According to chipset errata, on the 965GM, MSI interrupts may | |
e38c2da0 VS |
1179 | * be lost or delayed, and was defeatured. MSI interrupts seem to |
1180 | * get lost on g4x as well, and interrupt delivery seems to stay | |
1181 | * properly dead afterwards. So we'll just disable them for all | |
1182 | * pre-gen5 chipsets. | |
0673ad47 | 1183 | */ |
e38c2da0 | 1184 | if (INTEL_GEN(dev_priv) >= 5) { |
52a05c30 | 1185 | if (pci_enable_msi(pdev) < 0) |
0673ad47 CW |
1186 | DRM_DEBUG_DRIVER("can't enable MSI"); |
1187 | } | |
1188 | ||
26f837e8 ZW |
1189 | ret = intel_gvt_init(dev_priv); |
1190 | if (ret) | |
1191 | goto out_ggtt; | |
1192 | ||
0673ad47 CW |
1193 | return 0; |
1194 | ||
1195 | out_ggtt: | |
97d6d7ab | 1196 | i915_ggtt_cleanup_hw(dev_priv); |
0673ad47 CW |
1197 | |
1198 | return ret; | |
1199 | } | |
1200 | ||
1201 | /** | |
1202 | * i915_driver_cleanup_hw - cleanup the setup done in i915_driver_init_hw() | |
1203 | * @dev_priv: device private | |
1204 | */ | |
1205 | static void i915_driver_cleanup_hw(struct drm_i915_private *dev_priv) | |
1206 | { | |
52a05c30 | 1207 | struct pci_dev *pdev = dev_priv->drm.pdev; |
0673ad47 | 1208 | |
52a05c30 DW |
1209 | if (pdev->msi_enabled) |
1210 | pci_disable_msi(pdev); | |
0673ad47 CW |
1211 | |
1212 | pm_qos_remove_request(&dev_priv->pm_qos); | |
97d6d7ab | 1213 | i915_ggtt_cleanup_hw(dev_priv); |
0673ad47 CW |
1214 | } |
1215 | ||
1216 | /** | |
1217 | * i915_driver_register - register the driver with the rest of the system | |
1218 | * @dev_priv: device private | |
1219 | * | |
1220 | * Perform any steps necessary to make the driver available via kernel | |
1221 | * internal or userspace interfaces. | |
1222 | */ | |
1223 | static void i915_driver_register(struct drm_i915_private *dev_priv) | |
1224 | { | |
91c8a326 | 1225 | struct drm_device *dev = &dev_priv->drm; |
0673ad47 CW |
1226 | |
1227 | i915_gem_shrinker_init(dev_priv); | |
1228 | ||
1229 | /* | |
1230 | * Notify a valid surface after modesetting, | |
1231 | * when running inside a VM. | |
1232 | */ | |
1233 | if (intel_vgpu_active(dev_priv)) | |
1234 | I915_WRITE(vgtif_reg(display_ready), VGT_DRV_DISPLAY_READY); | |
1235 | ||
1236 | /* Reveal our presence to userspace */ | |
1237 | if (drm_dev_register(dev, 0) == 0) { | |
1238 | i915_debugfs_register(dev_priv); | |
f9cda048 | 1239 | i915_guc_log_register(dev_priv); |
694c2828 | 1240 | i915_setup_sysfs(dev_priv); |
442b8c06 RB |
1241 | |
1242 | /* Depends on sysfs having been initialized */ | |
1243 | i915_perf_register(dev_priv); | |
0673ad47 CW |
1244 | } else |
1245 | DRM_ERROR("Failed to register driver for userspace access!\n"); | |
1246 | ||
1247 | if (INTEL_INFO(dev_priv)->num_pipes) { | |
1248 | /* Must be done after probing outputs */ | |
1249 | intel_opregion_register(dev_priv); | |
1250 | acpi_video_register(); | |
1251 | } | |
1252 | ||
1253 | if (IS_GEN5(dev_priv)) | |
1254 | intel_gpu_ips_init(dev_priv); | |
1255 | ||
eef57324 | 1256 | intel_audio_init(dev_priv); |
0673ad47 CW |
1257 | |
1258 | /* | |
1259 | * Some ports require correctly set-up hpd registers for detection to | |
1260 | * work properly (leading to ghost connected connector status), e.g. VGA | |
1261 | * on gm45. Hence we can only set up the initial fbdev config after hpd | |
1262 | * irqs are fully enabled. We do it last so that the async config | |
1263 | * cannot run before the connectors are registered. | |
1264 | */ | |
1265 | intel_fbdev_initial_config_async(dev); | |
1266 | } | |
1267 | ||
1268 | /** | |
1269 | * i915_driver_unregister - cleanup the registration done in i915_driver_regiser() | |
1270 | * @dev_priv: device private | |
1271 | */ | |
1272 | static void i915_driver_unregister(struct drm_i915_private *dev_priv) | |
1273 | { | |
4f256d82 | 1274 | intel_fbdev_unregister(dev_priv); |
eef57324 | 1275 | intel_audio_deinit(dev_priv); |
0673ad47 CW |
1276 | |
1277 | intel_gpu_ips_teardown(); | |
1278 | acpi_video_unregister(); | |
1279 | intel_opregion_unregister(dev_priv); | |
1280 | ||
442b8c06 RB |
1281 | i915_perf_unregister(dev_priv); |
1282 | ||
694c2828 | 1283 | i915_teardown_sysfs(dev_priv); |
f9cda048 | 1284 | i915_guc_log_unregister(dev_priv); |
91c8a326 | 1285 | drm_dev_unregister(&dev_priv->drm); |
0673ad47 CW |
1286 | |
1287 | i915_gem_shrinker_cleanup(dev_priv); | |
1288 | } | |
1289 | ||
1290 | /** | |
1291 | * i915_driver_load - setup chip and create an initial config | |
d2ad3ae4 JL |
1292 | * @pdev: PCI device |
1293 | * @ent: matching PCI ID entry | |
0673ad47 CW |
1294 | * |
1295 | * The driver load routine has to do several things: | |
1296 | * - drive output discovery via intel_modeset_init() | |
1297 | * - initialize the memory manager | |
1298 | * - allocate initial config memory | |
1299 | * - setup the DRM framebuffer with the allocated memory | |
1300 | */ | |
42f5551d | 1301 | int i915_driver_load(struct pci_dev *pdev, const struct pci_device_id *ent) |
0673ad47 | 1302 | { |
8d2b47dd ML |
1303 | const struct intel_device_info *match_info = |
1304 | (struct intel_device_info *)ent->driver_data; | |
0673ad47 CW |
1305 | struct drm_i915_private *dev_priv; |
1306 | int ret; | |
7d87a7f7 | 1307 | |
ff4c3b76 | 1308 | /* Enable nuclear pageflip on ILK+ */ |
4f044a88 | 1309 | if (!i915_modparams.nuclear_pageflip && match_info->gen < 5) |
8d2b47dd | 1310 | driver.driver_features &= ~DRIVER_ATOMIC; |
a09d0ba1 | 1311 | |
0673ad47 CW |
1312 | ret = -ENOMEM; |
1313 | dev_priv = kzalloc(sizeof(*dev_priv), GFP_KERNEL); | |
1314 | if (dev_priv) | |
1315 | ret = drm_dev_init(&dev_priv->drm, &driver, &pdev->dev); | |
1316 | if (ret) { | |
87a6752c | 1317 | DRM_DEV_ERROR(&pdev->dev, "allocation failed\n"); |
cad3688f | 1318 | goto out_free; |
0673ad47 | 1319 | } |
72bbf0af | 1320 | |
0673ad47 CW |
1321 | dev_priv->drm.pdev = pdev; |
1322 | dev_priv->drm.dev_private = dev_priv; | |
719388e1 | 1323 | |
0673ad47 CW |
1324 | ret = pci_enable_device(pdev); |
1325 | if (ret) | |
cad3688f | 1326 | goto out_fini; |
1347f5b4 | 1327 | |
0673ad47 | 1328 | pci_set_drvdata(pdev, &dev_priv->drm); |
adfdf85d ID |
1329 | /* |
1330 | * Disable the system suspend direct complete optimization, which can | |
1331 | * leave the device suspended skipping the driver's suspend handlers | |
1332 | * if the device was already runtime suspended. This is needed due to | |
1333 | * the difference in our runtime and system suspend sequence and | |
1334 | * becaue the HDA driver may require us to enable the audio power | |
1335 | * domain during system suspend. | |
1336 | */ | |
1337 | pdev->dev_flags |= PCI_DEV_FLAGS_NEEDS_RESUME; | |
ef11bdb3 | 1338 | |
0673ad47 CW |
1339 | ret = i915_driver_init_early(dev_priv, ent); |
1340 | if (ret < 0) | |
1341 | goto out_pci_disable; | |
ef11bdb3 | 1342 | |
0673ad47 | 1343 | intel_runtime_pm_get(dev_priv); |
1da177e4 | 1344 | |
0673ad47 CW |
1345 | ret = i915_driver_init_mmio(dev_priv); |
1346 | if (ret < 0) | |
1347 | goto out_runtime_pm_put; | |
79e53945 | 1348 | |
0673ad47 CW |
1349 | ret = i915_driver_init_hw(dev_priv); |
1350 | if (ret < 0) | |
1351 | goto out_cleanup_mmio; | |
30c964a6 RB |
1352 | |
1353 | /* | |
0673ad47 CW |
1354 | * TODO: move the vblank init and parts of modeset init steps into one |
1355 | * of the i915_driver_init_/i915_driver_register functions according | |
1356 | * to the role/effect of the given init step. | |
30c964a6 | 1357 | */ |
0673ad47 | 1358 | if (INTEL_INFO(dev_priv)->num_pipes) { |
91c8a326 | 1359 | ret = drm_vblank_init(&dev_priv->drm, |
0673ad47 CW |
1360 | INTEL_INFO(dev_priv)->num_pipes); |
1361 | if (ret) | |
1362 | goto out_cleanup_hw; | |
30c964a6 RB |
1363 | } |
1364 | ||
91c8a326 | 1365 | ret = i915_load_modeset_init(&dev_priv->drm); |
0673ad47 | 1366 | if (ret < 0) |
baf54385 | 1367 | goto out_cleanup_hw; |
0673ad47 CW |
1368 | |
1369 | i915_driver_register(dev_priv); | |
1370 | ||
1371 | intel_runtime_pm_enable(dev_priv); | |
1372 | ||
2503a0fe | 1373 | intel_init_ipc(dev_priv); |
a3a8986c | 1374 | |
0525a062 CW |
1375 | if (IS_ENABLED(CONFIG_DRM_I915_DEBUG)) |
1376 | DRM_INFO("DRM_I915_DEBUG enabled\n"); | |
1377 | if (IS_ENABLED(CONFIG_DRM_I915_DEBUG_GEM)) | |
1378 | DRM_INFO("DRM_I915_DEBUG_GEM enabled\n"); | |
bc5ca47c | 1379 | |
0673ad47 CW |
1380 | intel_runtime_pm_put(dev_priv); |
1381 | ||
1382 | return 0; | |
1383 | ||
0673ad47 CW |
1384 | out_cleanup_hw: |
1385 | i915_driver_cleanup_hw(dev_priv); | |
1386 | out_cleanup_mmio: | |
1387 | i915_driver_cleanup_mmio(dev_priv); | |
1388 | out_runtime_pm_put: | |
1389 | intel_runtime_pm_put(dev_priv); | |
1390 | i915_driver_cleanup_early(dev_priv); | |
1391 | out_pci_disable: | |
1392 | pci_disable_device(pdev); | |
cad3688f | 1393 | out_fini: |
0673ad47 | 1394 | i915_load_error(dev_priv, "Device initialization failed (%d)\n", ret); |
cad3688f CW |
1395 | drm_dev_fini(&dev_priv->drm); |
1396 | out_free: | |
1397 | kfree(dev_priv); | |
30c964a6 RB |
1398 | return ret; |
1399 | } | |
1400 | ||
42f5551d | 1401 | void i915_driver_unload(struct drm_device *dev) |
3bad0781 | 1402 | { |
fac5e23e | 1403 | struct drm_i915_private *dev_priv = to_i915(dev); |
52a05c30 | 1404 | struct pci_dev *pdev = dev_priv->drm.pdev; |
3bad0781 | 1405 | |
99c539be DV |
1406 | i915_driver_unregister(dev_priv); |
1407 | ||
bf9e8429 | 1408 | if (i915_gem_suspend(dev_priv)) |
42f5551d | 1409 | DRM_ERROR("failed to idle hardware; continuing to unload!\n"); |
ce1bb329 | 1410 | |
0673ad47 CW |
1411 | intel_display_power_get(dev_priv, POWER_DOMAIN_INIT); |
1412 | ||
18dddadc | 1413 | drm_atomic_helper_shutdown(dev); |
a667fb40 | 1414 | |
26f837e8 ZW |
1415 | intel_gvt_cleanup(dev_priv); |
1416 | ||
0673ad47 CW |
1417 | intel_modeset_cleanup(dev); |
1418 | ||
3bad0781 | 1419 | /* |
0673ad47 CW |
1420 | * free the memory space allocated for the child device |
1421 | * config parsed from VBT | |
3bad0781 | 1422 | */ |
0673ad47 CW |
1423 | if (dev_priv->vbt.child_dev && dev_priv->vbt.child_dev_num) { |
1424 | kfree(dev_priv->vbt.child_dev); | |
1425 | dev_priv->vbt.child_dev = NULL; | |
1426 | dev_priv->vbt.child_dev_num = 0; | |
1427 | } | |
1428 | kfree(dev_priv->vbt.sdvo_lvds_vbt_mode); | |
1429 | dev_priv->vbt.sdvo_lvds_vbt_mode = NULL; | |
1430 | kfree(dev_priv->vbt.lfp_lvds_vbt_mode); | |
1431 | dev_priv->vbt.lfp_lvds_vbt_mode = NULL; | |
3bad0781 | 1432 | |
52a05c30 DW |
1433 | vga_switcheroo_unregister_client(pdev); |
1434 | vga_client_register(pdev, NULL, NULL, NULL); | |
bcdb72ac | 1435 | |
0673ad47 | 1436 | intel_csr_ucode_fini(dev_priv); |
bcdb72ac | 1437 | |
0673ad47 CW |
1438 | /* Free error state after interrupts are fully disabled. */ |
1439 | cancel_delayed_work_sync(&dev_priv->gpu_error.hangcheck_work); | |
5a4c6f1b | 1440 | i915_reset_error_state(dev_priv); |
0673ad47 | 1441 | |
fbbd37b3 | 1442 | i915_gem_fini(dev_priv); |
3950bf3d | 1443 | intel_uc_fini_fw(dev_priv); |
0673ad47 CW |
1444 | intel_fbc_cleanup_cfb(dev_priv); |
1445 | ||
1446 | intel_power_domains_fini(dev_priv); | |
1447 | ||
1448 | i915_driver_cleanup_hw(dev_priv); | |
1449 | i915_driver_cleanup_mmio(dev_priv); | |
1450 | ||
1451 | intel_display_power_put(dev_priv, POWER_DOMAIN_INIT); | |
cad3688f CW |
1452 | } |
1453 | ||
1454 | static void i915_driver_release(struct drm_device *dev) | |
1455 | { | |
1456 | struct drm_i915_private *dev_priv = to_i915(dev); | |
0673ad47 CW |
1457 | |
1458 | i915_driver_cleanup_early(dev_priv); | |
cad3688f CW |
1459 | drm_dev_fini(&dev_priv->drm); |
1460 | ||
1461 | kfree(dev_priv); | |
3bad0781 ZW |
1462 | } |
1463 | ||
0673ad47 | 1464 | static int i915_driver_open(struct drm_device *dev, struct drm_file *file) |
2911a35b | 1465 | { |
829a0af2 | 1466 | struct drm_i915_private *i915 = to_i915(dev); |
0673ad47 | 1467 | int ret; |
2911a35b | 1468 | |
829a0af2 | 1469 | ret = i915_gem_open(i915, file); |
0673ad47 CW |
1470 | if (ret) |
1471 | return ret; | |
2911a35b | 1472 | |
0673ad47 CW |
1473 | return 0; |
1474 | } | |
71386ef9 | 1475 | |
0673ad47 CW |
1476 | /** |
1477 | * i915_driver_lastclose - clean up after all DRM clients have exited | |
1478 | * @dev: DRM device | |
1479 | * | |
1480 | * Take care of cleaning up after all DRM clients have exited. In the | |
1481 | * mode setting case, we want to restore the kernel's initial mode (just | |
1482 | * in case the last client left us in a bad state). | |
1483 | * | |
1484 | * Additionally, in the non-mode setting case, we'll tear down the GTT | |
1485 | * and DMA structures, since the kernel won't be using them, and clea | |
1486 | * up any GEM state. | |
1487 | */ | |
1488 | static void i915_driver_lastclose(struct drm_device *dev) | |
1489 | { | |
1490 | intel_fbdev_restore_mode(dev); | |
1491 | vga_switcheroo_process_delayed_switch(); | |
1492 | } | |
2911a35b | 1493 | |
7d2ec881 | 1494 | static void i915_driver_postclose(struct drm_device *dev, struct drm_file *file) |
0673ad47 | 1495 | { |
7d2ec881 DV |
1496 | struct drm_i915_file_private *file_priv = file->driver_priv; |
1497 | ||
0673ad47 | 1498 | mutex_lock(&dev->struct_mutex); |
829a0af2 | 1499 | i915_gem_context_close(file); |
0673ad47 CW |
1500 | i915_gem_release(dev, file); |
1501 | mutex_unlock(&dev->struct_mutex); | |
0673ad47 CW |
1502 | |
1503 | kfree(file_priv); | |
2911a35b BW |
1504 | } |
1505 | ||
07f9cd0b ID |
1506 | static void intel_suspend_encoders(struct drm_i915_private *dev_priv) |
1507 | { | |
91c8a326 | 1508 | struct drm_device *dev = &dev_priv->drm; |
19c8054c | 1509 | struct intel_encoder *encoder; |
07f9cd0b ID |
1510 | |
1511 | drm_modeset_lock_all(dev); | |
19c8054c JN |
1512 | for_each_intel_encoder(dev, encoder) |
1513 | if (encoder->suspend) | |
1514 | encoder->suspend(encoder); | |
07f9cd0b ID |
1515 | drm_modeset_unlock_all(dev); |
1516 | } | |
1517 | ||
1a5df187 PZ |
1518 | static int vlv_resume_prepare(struct drm_i915_private *dev_priv, |
1519 | bool rpm_resume); | |
507e126e | 1520 | static int vlv_suspend_complete(struct drm_i915_private *dev_priv); |
f75a1985 | 1521 | |
bc87229f ID |
1522 | static bool suspend_to_idle(struct drm_i915_private *dev_priv) |
1523 | { | |
1524 | #if IS_ENABLED(CONFIG_ACPI_SLEEP) | |
1525 | if (acpi_target_system_state() < ACPI_STATE_S3) | |
1526 | return true; | |
1527 | #endif | |
1528 | return false; | |
1529 | } | |
ebc32824 | 1530 | |
5e365c39 | 1531 | static int i915_drm_suspend(struct drm_device *dev) |
ba8bbcf6 | 1532 | { |
fac5e23e | 1533 | struct drm_i915_private *dev_priv = to_i915(dev); |
52a05c30 | 1534 | struct pci_dev *pdev = dev_priv->drm.pdev; |
e5747e3a | 1535 | pci_power_t opregion_target_state; |
d5818938 | 1536 | int error; |
61caf87c | 1537 | |
b8efb17b ZR |
1538 | /* ignore lid events during suspend */ |
1539 | mutex_lock(&dev_priv->modeset_restore_lock); | |
1540 | dev_priv->modeset_restore = MODESET_SUSPENDED; | |
1541 | mutex_unlock(&dev_priv->modeset_restore_lock); | |
1542 | ||
1f814dac ID |
1543 | disable_rpm_wakeref_asserts(dev_priv); |
1544 | ||
c67a470b PZ |
1545 | /* We do a lot of poking in a lot of registers, make sure they work |
1546 | * properly. */ | |
da7e29bd | 1547 | intel_display_set_init_power(dev_priv, true); |
cb10799c | 1548 | |
5bcf719b DA |
1549 | drm_kms_helper_poll_disable(dev); |
1550 | ||
52a05c30 | 1551 | pci_save_state(pdev); |
ba8bbcf6 | 1552 | |
bf9e8429 | 1553 | error = i915_gem_suspend(dev_priv); |
d5818938 | 1554 | if (error) { |
52a05c30 | 1555 | dev_err(&pdev->dev, |
d5818938 | 1556 | "GEM idle failed, resume might fail\n"); |
1f814dac | 1557 | goto out; |
d5818938 | 1558 | } |
db1b76ca | 1559 | |
6b72d486 | 1560 | intel_display_suspend(dev); |
2eb5252e | 1561 | |
d5818938 | 1562 | intel_dp_mst_suspend(dev); |
7d708ee4 | 1563 | |
d5818938 DV |
1564 | intel_runtime_pm_disable_interrupts(dev_priv); |
1565 | intel_hpd_cancel_work(dev_priv); | |
09b64267 | 1566 | |
d5818938 | 1567 | intel_suspend_encoders(dev_priv); |
0e32b39c | 1568 | |
712bf364 | 1569 | intel_suspend_hw(dev_priv); |
5669fcac | 1570 | |
275a991c | 1571 | i915_gem_suspend_gtt_mappings(dev_priv); |
828c7908 | 1572 | |
af6dc742 | 1573 | i915_save_state(dev_priv); |
9e06dd39 | 1574 | |
bc87229f | 1575 | opregion_target_state = suspend_to_idle(dev_priv) ? PCI_D1 : PCI_D3cold; |
6f9f4b7a | 1576 | intel_opregion_notify_adapter(dev_priv, opregion_target_state); |
e5747e3a | 1577 | |
68f60946 | 1578 | intel_uncore_suspend(dev_priv); |
03d92e47 | 1579 | intel_opregion_unregister(dev_priv); |
8ee1c3db | 1580 | |
82e3b8c1 | 1581 | intel_fbdev_set_suspend(dev, FBINFO_STATE_SUSPENDED, true); |
3fa016a0 | 1582 | |
62d5d69b MK |
1583 | dev_priv->suspend_count++; |
1584 | ||
f74ed08d | 1585 | intel_csr_ucode_suspend(dev_priv); |
f514c2d8 | 1586 | |
1f814dac ID |
1587 | out: |
1588 | enable_rpm_wakeref_asserts(dev_priv); | |
1589 | ||
1590 | return error; | |
84b79f8d RW |
1591 | } |
1592 | ||
c49d13ee | 1593 | static int i915_drm_suspend_late(struct drm_device *dev, bool hibernation) |
c3c09c95 | 1594 | { |
c49d13ee | 1595 | struct drm_i915_private *dev_priv = to_i915(dev); |
52a05c30 | 1596 | struct pci_dev *pdev = dev_priv->drm.pdev; |
bc87229f | 1597 | bool fw_csr; |
c3c09c95 ID |
1598 | int ret; |
1599 | ||
1f814dac ID |
1600 | disable_rpm_wakeref_asserts(dev_priv); |
1601 | ||
4c494a57 ID |
1602 | intel_display_set_init_power(dev_priv, false); |
1603 | ||
dd9f31c7 | 1604 | fw_csr = !IS_GEN9_LP(dev_priv) && !hibernation && |
a7c8125f | 1605 | suspend_to_idle(dev_priv) && dev_priv->csr.dmc_payload; |
bc87229f ID |
1606 | /* |
1607 | * In case of firmware assisted context save/restore don't manually | |
1608 | * deinit the power domains. This also means the CSR/DMC firmware will | |
1609 | * stay active, it will power down any HW resources as required and | |
1610 | * also enable deeper system power states that would be blocked if the | |
1611 | * firmware was inactive. | |
1612 | */ | |
1613 | if (!fw_csr) | |
1614 | intel_power_domains_suspend(dev_priv); | |
73dfc227 | 1615 | |
507e126e | 1616 | ret = 0; |
b9fd799e | 1617 | if (IS_GEN9_LP(dev_priv)) |
507e126e | 1618 | bxt_enable_dc9(dev_priv); |
b8aea3d1 | 1619 | else if (IS_HASWELL(dev_priv) || IS_BROADWELL(dev_priv)) |
507e126e ID |
1620 | hsw_enable_pc8(dev_priv); |
1621 | else if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) | |
1622 | ret = vlv_suspend_complete(dev_priv); | |
c3c09c95 ID |
1623 | |
1624 | if (ret) { | |
1625 | DRM_ERROR("Suspend complete failed: %d\n", ret); | |
bc87229f ID |
1626 | if (!fw_csr) |
1627 | intel_power_domains_init_hw(dev_priv, true); | |
c3c09c95 | 1628 | |
1f814dac | 1629 | goto out; |
c3c09c95 ID |
1630 | } |
1631 | ||
52a05c30 | 1632 | pci_disable_device(pdev); |
ab3be73f | 1633 | /* |
54875571 | 1634 | * During hibernation on some platforms the BIOS may try to access |
ab3be73f ID |
1635 | * the device even though it's already in D3 and hang the machine. So |
1636 | * leave the device in D0 on those platforms and hope the BIOS will | |
54875571 ID |
1637 | * power down the device properly. The issue was seen on multiple old |
1638 | * GENs with different BIOS vendors, so having an explicit blacklist | |
1639 | * is inpractical; apply the workaround on everything pre GEN6. The | |
1640 | * platforms where the issue was seen: | |
1641 | * Lenovo Thinkpad X301, X61s, X60, T60, X41 | |
1642 | * Fujitsu FSC S7110 | |
1643 | * Acer Aspire 1830T | |
ab3be73f | 1644 | */ |
514e1d64 | 1645 | if (!(hibernation && INTEL_GEN(dev_priv) < 6)) |
52a05c30 | 1646 | pci_set_power_state(pdev, PCI_D3hot); |
c3c09c95 | 1647 | |
bc87229f ID |
1648 | dev_priv->suspended_to_idle = suspend_to_idle(dev_priv); |
1649 | ||
1f814dac ID |
1650 | out: |
1651 | enable_rpm_wakeref_asserts(dev_priv); | |
1652 | ||
1653 | return ret; | |
c3c09c95 ID |
1654 | } |
1655 | ||
a9a251c2 | 1656 | static int i915_suspend_switcheroo(struct drm_device *dev, pm_message_t state) |
84b79f8d RW |
1657 | { |
1658 | int error; | |
1659 | ||
ded8b07d | 1660 | if (!dev) { |
84b79f8d RW |
1661 | DRM_ERROR("dev: %p\n", dev); |
1662 | DRM_ERROR("DRM not initialized, aborting suspend.\n"); | |
1663 | return -ENODEV; | |
1664 | } | |
1665 | ||
0b14cbd2 ID |
1666 | if (WARN_ON_ONCE(state.event != PM_EVENT_SUSPEND && |
1667 | state.event != PM_EVENT_FREEZE)) | |
1668 | return -EINVAL; | |
5bcf719b DA |
1669 | |
1670 | if (dev->switch_power_state == DRM_SWITCH_POWER_OFF) | |
1671 | return 0; | |
6eecba33 | 1672 | |
5e365c39 | 1673 | error = i915_drm_suspend(dev); |
84b79f8d RW |
1674 | if (error) |
1675 | return error; | |
1676 | ||
ab3be73f | 1677 | return i915_drm_suspend_late(dev, false); |
ba8bbcf6 JB |
1678 | } |
1679 | ||
5e365c39 | 1680 | static int i915_drm_resume(struct drm_device *dev) |
76c4b250 | 1681 | { |
fac5e23e | 1682 | struct drm_i915_private *dev_priv = to_i915(dev); |
ac840ae5 | 1683 | int ret; |
9d49c0ef | 1684 | |
1f814dac | 1685 | disable_rpm_wakeref_asserts(dev_priv); |
abc80abd | 1686 | intel_sanitize_gt_powersave(dev_priv); |
1f814dac | 1687 | |
97d6d7ab | 1688 | ret = i915_ggtt_enable_hw(dev_priv); |
ac840ae5 VS |
1689 | if (ret) |
1690 | DRM_ERROR("failed to re-enable GGTT\n"); | |
1691 | ||
f74ed08d ID |
1692 | intel_csr_ucode_resume(dev_priv); |
1693 | ||
af6dc742 | 1694 | i915_restore_state(dev_priv); |
8090ba8c | 1695 | intel_pps_unlock_regs_wa(dev_priv); |
6f9f4b7a | 1696 | intel_opregion_setup(dev_priv); |
61caf87c | 1697 | |
c39055b0 | 1698 | intel_init_pch_refclk(dev_priv); |
1833b134 | 1699 | |
364aece0 PA |
1700 | /* |
1701 | * Interrupts have to be enabled before any batches are run. If not the | |
1702 | * GPU will hang. i915_gem_init_hw() will initiate batches to | |
1703 | * update/restore the context. | |
1704 | * | |
908764f6 ID |
1705 | * drm_mode_config_reset() needs AUX interrupts. |
1706 | * | |
364aece0 PA |
1707 | * Modeset enabling in intel_modeset_init_hw() also needs working |
1708 | * interrupts. | |
1709 | */ | |
1710 | intel_runtime_pm_enable_interrupts(dev_priv); | |
1711 | ||
908764f6 ID |
1712 | drm_mode_config_reset(dev); |
1713 | ||
37cd3300 | 1714 | i915_gem_resume(dev_priv); |
226485e9 | 1715 | |
d5818938 | 1716 | intel_modeset_init_hw(dev); |
24576d23 | 1717 | |
d5818938 DV |
1718 | spin_lock_irq(&dev_priv->irq_lock); |
1719 | if (dev_priv->display.hpd_irq_setup) | |
91d14251 | 1720 | dev_priv->display.hpd_irq_setup(dev_priv); |
d5818938 | 1721 | spin_unlock_irq(&dev_priv->irq_lock); |
0e32b39c | 1722 | |
d5818938 | 1723 | intel_dp_mst_resume(dev); |
e7d6f7d7 | 1724 | |
a16b7658 L |
1725 | intel_display_resume(dev); |
1726 | ||
e0b70061 L |
1727 | drm_kms_helper_poll_enable(dev); |
1728 | ||
d5818938 DV |
1729 | /* |
1730 | * ... but also need to make sure that hotplug processing | |
1731 | * doesn't cause havoc. Like in the driver load code we don't | |
1732 | * bother with the tiny race here where we might loose hotplug | |
1733 | * notifications. | |
1734 | * */ | |
1735 | intel_hpd_init(dev_priv); | |
1daed3fb | 1736 | |
03d92e47 | 1737 | intel_opregion_register(dev_priv); |
44834a67 | 1738 | |
82e3b8c1 | 1739 | intel_fbdev_set_suspend(dev, FBINFO_STATE_RUNNING, false); |
073f34d9 | 1740 | |
b8efb17b ZR |
1741 | mutex_lock(&dev_priv->modeset_restore_lock); |
1742 | dev_priv->modeset_restore = MODESET_DONE; | |
1743 | mutex_unlock(&dev_priv->modeset_restore_lock); | |
8a187455 | 1744 | |
6f9f4b7a | 1745 | intel_opregion_notify_adapter(dev_priv, PCI_D0); |
e5747e3a | 1746 | |
1f814dac ID |
1747 | enable_rpm_wakeref_asserts(dev_priv); |
1748 | ||
074c6ada | 1749 | return 0; |
84b79f8d RW |
1750 | } |
1751 | ||
5e365c39 | 1752 | static int i915_drm_resume_early(struct drm_device *dev) |
84b79f8d | 1753 | { |
fac5e23e | 1754 | struct drm_i915_private *dev_priv = to_i915(dev); |
52a05c30 | 1755 | struct pci_dev *pdev = dev_priv->drm.pdev; |
44410cd0 | 1756 | int ret; |
36d61e67 | 1757 | |
76c4b250 ID |
1758 | /* |
1759 | * We have a resume ordering issue with the snd-hda driver also | |
1760 | * requiring our device to be power up. Due to the lack of a | |
1761 | * parent/child relationship we currently solve this with an early | |
1762 | * resume hook. | |
1763 | * | |
1764 | * FIXME: This should be solved with a special hdmi sink device or | |
1765 | * similar so that power domains can be employed. | |
1766 | */ | |
44410cd0 ID |
1767 | |
1768 | /* | |
1769 | * Note that we need to set the power state explicitly, since we | |
1770 | * powered off the device during freeze and the PCI core won't power | |
1771 | * it back up for us during thaw. Powering off the device during | |
1772 | * freeze is not a hard requirement though, and during the | |
1773 | * suspend/resume phases the PCI core makes sure we get here with the | |
1774 | * device powered on. So in case we change our freeze logic and keep | |
1775 | * the device powered we can also remove the following set power state | |
1776 | * call. | |
1777 | */ | |
52a05c30 | 1778 | ret = pci_set_power_state(pdev, PCI_D0); |
44410cd0 ID |
1779 | if (ret) { |
1780 | DRM_ERROR("failed to set PCI D0 power state (%d)\n", ret); | |
1781 | goto out; | |
1782 | } | |
1783 | ||
1784 | /* | |
1785 | * Note that pci_enable_device() first enables any parent bridge | |
1786 | * device and only then sets the power state for this device. The | |
1787 | * bridge enabling is a nop though, since bridge devices are resumed | |
1788 | * first. The order of enabling power and enabling the device is | |
1789 | * imposed by the PCI core as described above, so here we preserve the | |
1790 | * same order for the freeze/thaw phases. | |
1791 | * | |
1792 | * TODO: eventually we should remove pci_disable_device() / | |
1793 | * pci_enable_enable_device() from suspend/resume. Due to how they | |
1794 | * depend on the device enable refcount we can't anyway depend on them | |
1795 | * disabling/enabling the device. | |
1796 | */ | |
52a05c30 | 1797 | if (pci_enable_device(pdev)) { |
bc87229f ID |
1798 | ret = -EIO; |
1799 | goto out; | |
1800 | } | |
84b79f8d | 1801 | |
52a05c30 | 1802 | pci_set_master(pdev); |
84b79f8d | 1803 | |
1f814dac ID |
1804 | disable_rpm_wakeref_asserts(dev_priv); |
1805 | ||
666a4537 | 1806 | if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) |
1a5df187 | 1807 | ret = vlv_resume_prepare(dev_priv, false); |
36d61e67 | 1808 | if (ret) |
ff0b187f DL |
1809 | DRM_ERROR("Resume prepare failed: %d, continuing anyway\n", |
1810 | ret); | |
36d61e67 | 1811 | |
68f60946 | 1812 | intel_uncore_resume_early(dev_priv); |
efee833a | 1813 | |
b9fd799e | 1814 | if (IS_GEN9_LP(dev_priv)) { |
da2f41d1 ID |
1815 | if (!dev_priv->suspended_to_idle) |
1816 | gen9_sanitize_dc_state(dev_priv); | |
507e126e | 1817 | bxt_disable_dc9(dev_priv); |
da2f41d1 | 1818 | } else if (IS_HASWELL(dev_priv) || IS_BROADWELL(dev_priv)) { |
a9a6b73a | 1819 | hsw_disable_pc8(dev_priv); |
da2f41d1 | 1820 | } |
efee833a | 1821 | |
dc97997a | 1822 | intel_uncore_sanitize(dev_priv); |
bc87229f | 1823 | |
b9fd799e | 1824 | if (IS_GEN9_LP(dev_priv) || |
a7c8125f | 1825 | !(dev_priv->suspended_to_idle && dev_priv->csr.dmc_payload)) |
bc87229f ID |
1826 | intel_power_domains_init_hw(dev_priv, true); |
1827 | ||
24145517 CW |
1828 | i915_gem_sanitize(dev_priv); |
1829 | ||
6e35e8ab ID |
1830 | enable_rpm_wakeref_asserts(dev_priv); |
1831 | ||
bc87229f ID |
1832 | out: |
1833 | dev_priv->suspended_to_idle = false; | |
36d61e67 ID |
1834 | |
1835 | return ret; | |
76c4b250 ID |
1836 | } |
1837 | ||
7f26cb88 | 1838 | static int i915_resume_switcheroo(struct drm_device *dev) |
76c4b250 | 1839 | { |
50a0072f | 1840 | int ret; |
76c4b250 | 1841 | |
097dd837 ID |
1842 | if (dev->switch_power_state == DRM_SWITCH_POWER_OFF) |
1843 | return 0; | |
1844 | ||
5e365c39 | 1845 | ret = i915_drm_resume_early(dev); |
50a0072f ID |
1846 | if (ret) |
1847 | return ret; | |
1848 | ||
5a17514e ID |
1849 | return i915_drm_resume(dev); |
1850 | } | |
1851 | ||
11ed50ec | 1852 | /** |
f3953dcb | 1853 | * i915_reset - reset chip after a hang |
535275d3 CW |
1854 | * @i915: #drm_i915_private to reset |
1855 | * @flags: Instructions | |
11ed50ec | 1856 | * |
780f262a CW |
1857 | * Reset the chip. Useful if a hang is detected. Marks the device as wedged |
1858 | * on failure. | |
11ed50ec | 1859 | * |
221fe799 CW |
1860 | * Caller must hold the struct_mutex. |
1861 | * | |
11ed50ec BG |
1862 | * Procedure is fairly simple: |
1863 | * - reset the chip using the reset reg | |
1864 | * - re-init context state | |
1865 | * - re-init hardware status page | |
1866 | * - re-init ring buffer | |
1867 | * - re-init interrupt state | |
1868 | * - re-init display | |
1869 | */ | |
535275d3 | 1870 | void i915_reset(struct drm_i915_private *i915, unsigned int flags) |
11ed50ec | 1871 | { |
535275d3 | 1872 | struct i915_gpu_error *error = &i915->gpu_error; |
0573ed4a | 1873 | int ret; |
11ed50ec | 1874 | |
535275d3 | 1875 | lockdep_assert_held(&i915->drm.struct_mutex); |
8c185eca | 1876 | GEM_BUG_ON(!test_bit(I915_RESET_BACKOFF, &error->flags)); |
221fe799 | 1877 | |
8c185eca | 1878 | if (!test_bit(I915_RESET_HANDOFF, &error->flags)) |
780f262a | 1879 | return; |
11ed50ec | 1880 | |
d98c52cf | 1881 | /* Clear any previous failed attempts at recovery. Time to try again. */ |
535275d3 | 1882 | if (!i915_gem_unset_wedged(i915)) |
2e8f9d32 CW |
1883 | goto wakeup; |
1884 | ||
535275d3 CW |
1885 | if (!(flags & I915_RESET_QUIET)) |
1886 | dev_notice(i915->drm.dev, "Resetting chip after gpu hang\n"); | |
8af29b0c | 1887 | error->reset_count++; |
d98c52cf | 1888 | |
535275d3 CW |
1889 | disable_irq(i915->drm.irq); |
1890 | ret = i915_gem_reset_prepare(i915); | |
0e178aef CW |
1891 | if (ret) { |
1892 | DRM_ERROR("GPU recovery failed\n"); | |
535275d3 | 1893 | intel_gpu_reset(i915, ALL_ENGINES); |
0e178aef CW |
1894 | goto error; |
1895 | } | |
9e60ab03 | 1896 | |
535275d3 | 1897 | ret = intel_gpu_reset(i915, ALL_ENGINES); |
0573ed4a | 1898 | if (ret) { |
804e59a8 CW |
1899 | if (ret != -ENODEV) |
1900 | DRM_ERROR("Failed to reset chip: %i\n", ret); | |
1901 | else | |
1902 | DRM_DEBUG_DRIVER("GPU reset disabled\n"); | |
d98c52cf | 1903 | goto error; |
11ed50ec BG |
1904 | } |
1905 | ||
535275d3 CW |
1906 | i915_gem_reset(i915); |
1907 | intel_overlay_reset(i915); | |
1362b776 | 1908 | |
11ed50ec BG |
1909 | /* Ok, now get things going again... */ |
1910 | ||
1911 | /* | |
1912 | * Everything depends on having the GTT running, so we need to start | |
0db8c961 CW |
1913 | * there. |
1914 | */ | |
1915 | ret = i915_ggtt_enable_hw(i915); | |
1916 | if (ret) { | |
1917 | DRM_ERROR("Failed to re-enable GGTT following reset %d\n", ret); | |
1918 | goto error; | |
1919 | } | |
1920 | ||
1921 | /* | |
11ed50ec BG |
1922 | * Next we need to restore the context, but we don't use those |
1923 | * yet either... | |
1924 | * | |
1925 | * Ring buffer needs to be re-initialized in the KMS case, or if X | |
1926 | * was running at the time of the reset (i.e. we weren't VT | |
1927 | * switched away). | |
1928 | */ | |
535275d3 | 1929 | ret = i915_gem_init_hw(i915); |
33d30a9c DV |
1930 | if (ret) { |
1931 | DRM_ERROR("Failed hw init on reset %d\n", ret); | |
d98c52cf | 1932 | goto error; |
11ed50ec BG |
1933 | } |
1934 | ||
535275d3 | 1935 | i915_queue_hangcheck(i915); |
c2a126a4 | 1936 | |
2e8f9d32 | 1937 | finish: |
535275d3 CW |
1938 | i915_gem_reset_finish(i915); |
1939 | enable_irq(i915->drm.irq); | |
8c185eca | 1940 | |
2e8f9d32 | 1941 | wakeup: |
8c185eca CW |
1942 | clear_bit(I915_RESET_HANDOFF, &error->flags); |
1943 | wake_up_bit(&error->flags, I915_RESET_HANDOFF); | |
780f262a | 1944 | return; |
d98c52cf CW |
1945 | |
1946 | error: | |
535275d3 CW |
1947 | i915_gem_set_wedged(i915); |
1948 | i915_gem_retire_requests(i915); | |
2e8f9d32 | 1949 | goto finish; |
11ed50ec BG |
1950 | } |
1951 | ||
6acbea89 MT |
1952 | static inline int intel_gt_reset_engine(struct drm_i915_private *dev_priv, |
1953 | struct intel_engine_cs *engine) | |
1954 | { | |
1955 | return intel_gpu_reset(dev_priv, intel_engine_flag(engine)); | |
1956 | } | |
1957 | ||
142bc7d9 MT |
1958 | /** |
1959 | * i915_reset_engine - reset GPU engine to recover from a hang | |
1960 | * @engine: engine to reset | |
535275d3 | 1961 | * @flags: options |
142bc7d9 MT |
1962 | * |
1963 | * Reset a specific GPU engine. Useful if a hang is detected. | |
1964 | * Returns zero on successful reset or otherwise an error code. | |
a1ef70e1 MT |
1965 | * |
1966 | * Procedure is: | |
1967 | * - identifies the request that caused the hang and it is dropped | |
1968 | * - reset engine (which will force the engine to idle) | |
1969 | * - re-init/configure engine | |
142bc7d9 | 1970 | */ |
535275d3 | 1971 | int i915_reset_engine(struct intel_engine_cs *engine, unsigned int flags) |
142bc7d9 | 1972 | { |
a1ef70e1 MT |
1973 | struct i915_gpu_error *error = &engine->i915->gpu_error; |
1974 | struct drm_i915_gem_request *active_request; | |
1975 | int ret; | |
1976 | ||
1977 | GEM_BUG_ON(!test_bit(I915_RESET_ENGINE + engine->id, &error->flags)); | |
1978 | ||
535275d3 CW |
1979 | if (!(flags & I915_RESET_QUIET)) { |
1980 | dev_notice(engine->i915->drm.dev, | |
1981 | "Resetting %s after gpu hang\n", engine->name); | |
1982 | } | |
7367612f | 1983 | error->reset_engine_count[engine->id]++; |
a1ef70e1 MT |
1984 | |
1985 | active_request = i915_gem_reset_prepare_engine(engine); | |
1986 | if (IS_ERR(active_request)) { | |
1987 | DRM_DEBUG_DRIVER("Previous reset failed, promote to full reset\n"); | |
1988 | ret = PTR_ERR(active_request); | |
1989 | goto out; | |
1990 | } | |
1991 | ||
6acbea89 MT |
1992 | if (!engine->i915->guc.execbuf_client) |
1993 | ret = intel_gt_reset_engine(engine->i915, engine); | |
1994 | else | |
1995 | ret = intel_guc_reset_engine(&engine->i915->guc, engine); | |
0364cd19 CW |
1996 | if (ret) { |
1997 | /* If we fail here, we expect to fallback to a global reset */ | |
6acbea89 MT |
1998 | DRM_DEBUG_DRIVER("%sFailed to reset %s, ret=%d\n", |
1999 | engine->i915->guc.execbuf_client ? "GuC " : "", | |
0364cd19 CW |
2000 | engine->name, ret); |
2001 | goto out; | |
2002 | } | |
b4f3e163 | 2003 | |
a1ef70e1 MT |
2004 | /* |
2005 | * The request that caused the hang is stuck on elsp, we know the | |
2006 | * active request and can drop it, adjust head to skip the offending | |
2007 | * request to resume executing remaining requests in the queue. | |
2008 | */ | |
2009 | i915_gem_reset_engine(engine, active_request); | |
2010 | ||
a1ef70e1 MT |
2011 | /* |
2012 | * The engine and its registers (and workarounds in case of render) | |
2013 | * have been reset to their default values. Follow the init_ring | |
2014 | * process to program RING_MODE, HWSP and re-enable submission. | |
2015 | */ | |
2016 | ret = engine->init_hw(engine); | |
702c8f8e MT |
2017 | if (ret) |
2018 | goto out; | |
a1ef70e1 MT |
2019 | |
2020 | out: | |
0364cd19 | 2021 | i915_gem_reset_finish_engine(engine); |
a1ef70e1 | 2022 | return ret; |
142bc7d9 MT |
2023 | } |
2024 | ||
c49d13ee | 2025 | static int i915_pm_suspend(struct device *kdev) |
112b715e | 2026 | { |
c49d13ee DW |
2027 | struct pci_dev *pdev = to_pci_dev(kdev); |
2028 | struct drm_device *dev = pci_get_drvdata(pdev); | |
112b715e | 2029 | |
c49d13ee DW |
2030 | if (!dev) { |
2031 | dev_err(kdev, "DRM not initialized, aborting suspend.\n"); | |
84b79f8d RW |
2032 | return -ENODEV; |
2033 | } | |
112b715e | 2034 | |
c49d13ee | 2035 | if (dev->switch_power_state == DRM_SWITCH_POWER_OFF) |
5bcf719b DA |
2036 | return 0; |
2037 | ||
c49d13ee | 2038 | return i915_drm_suspend(dev); |
76c4b250 ID |
2039 | } |
2040 | ||
c49d13ee | 2041 | static int i915_pm_suspend_late(struct device *kdev) |
76c4b250 | 2042 | { |
c49d13ee | 2043 | struct drm_device *dev = &kdev_to_i915(kdev)->drm; |
76c4b250 ID |
2044 | |
2045 | /* | |
c965d995 | 2046 | * We have a suspend ordering issue with the snd-hda driver also |
76c4b250 ID |
2047 | * requiring our device to be power up. Due to the lack of a |
2048 | * parent/child relationship we currently solve this with an late | |
2049 | * suspend hook. | |
2050 | * | |
2051 | * FIXME: This should be solved with a special hdmi sink device or | |
2052 | * similar so that power domains can be employed. | |
2053 | */ | |
c49d13ee | 2054 | if (dev->switch_power_state == DRM_SWITCH_POWER_OFF) |
76c4b250 | 2055 | return 0; |
112b715e | 2056 | |
c49d13ee | 2057 | return i915_drm_suspend_late(dev, false); |
ab3be73f ID |
2058 | } |
2059 | ||
c49d13ee | 2060 | static int i915_pm_poweroff_late(struct device *kdev) |
ab3be73f | 2061 | { |
c49d13ee | 2062 | struct drm_device *dev = &kdev_to_i915(kdev)->drm; |
ab3be73f | 2063 | |
c49d13ee | 2064 | if (dev->switch_power_state == DRM_SWITCH_POWER_OFF) |
ab3be73f ID |
2065 | return 0; |
2066 | ||
c49d13ee | 2067 | return i915_drm_suspend_late(dev, true); |
cbda12d7 ZW |
2068 | } |
2069 | ||
c49d13ee | 2070 | static int i915_pm_resume_early(struct device *kdev) |
76c4b250 | 2071 | { |
c49d13ee | 2072 | struct drm_device *dev = &kdev_to_i915(kdev)->drm; |
76c4b250 | 2073 | |
c49d13ee | 2074 | if (dev->switch_power_state == DRM_SWITCH_POWER_OFF) |
097dd837 ID |
2075 | return 0; |
2076 | ||
c49d13ee | 2077 | return i915_drm_resume_early(dev); |
76c4b250 ID |
2078 | } |
2079 | ||
c49d13ee | 2080 | static int i915_pm_resume(struct device *kdev) |
cbda12d7 | 2081 | { |
c49d13ee | 2082 | struct drm_device *dev = &kdev_to_i915(kdev)->drm; |
84b79f8d | 2083 | |
c49d13ee | 2084 | if (dev->switch_power_state == DRM_SWITCH_POWER_OFF) |
097dd837 ID |
2085 | return 0; |
2086 | ||
c49d13ee | 2087 | return i915_drm_resume(dev); |
cbda12d7 ZW |
2088 | } |
2089 | ||
1f19ac2a | 2090 | /* freeze: before creating the hibernation_image */ |
c49d13ee | 2091 | static int i915_pm_freeze(struct device *kdev) |
1f19ac2a | 2092 | { |
dd9f31c7 | 2093 | struct drm_device *dev = &kdev_to_i915(kdev)->drm; |
6a800eab CW |
2094 | int ret; |
2095 | ||
dd9f31c7 ID |
2096 | if (dev->switch_power_state != DRM_SWITCH_POWER_OFF) { |
2097 | ret = i915_drm_suspend(dev); | |
2098 | if (ret) | |
2099 | return ret; | |
2100 | } | |
6a800eab CW |
2101 | |
2102 | ret = i915_gem_freeze(kdev_to_i915(kdev)); | |
2103 | if (ret) | |
2104 | return ret; | |
2105 | ||
2106 | return 0; | |
1f19ac2a CW |
2107 | } |
2108 | ||
c49d13ee | 2109 | static int i915_pm_freeze_late(struct device *kdev) |
1f19ac2a | 2110 | { |
dd9f31c7 | 2111 | struct drm_device *dev = &kdev_to_i915(kdev)->drm; |
461fb99c CW |
2112 | int ret; |
2113 | ||
dd9f31c7 ID |
2114 | if (dev->switch_power_state != DRM_SWITCH_POWER_OFF) { |
2115 | ret = i915_drm_suspend_late(dev, true); | |
2116 | if (ret) | |
2117 | return ret; | |
2118 | } | |
461fb99c | 2119 | |
c49d13ee | 2120 | ret = i915_gem_freeze_late(kdev_to_i915(kdev)); |
461fb99c CW |
2121 | if (ret) |
2122 | return ret; | |
2123 | ||
2124 | return 0; | |
1f19ac2a CW |
2125 | } |
2126 | ||
2127 | /* thaw: called after creating the hibernation image, but before turning off. */ | |
c49d13ee | 2128 | static int i915_pm_thaw_early(struct device *kdev) |
1f19ac2a | 2129 | { |
c49d13ee | 2130 | return i915_pm_resume_early(kdev); |
1f19ac2a CW |
2131 | } |
2132 | ||
c49d13ee | 2133 | static int i915_pm_thaw(struct device *kdev) |
1f19ac2a | 2134 | { |
c49d13ee | 2135 | return i915_pm_resume(kdev); |
1f19ac2a CW |
2136 | } |
2137 | ||
2138 | /* restore: called after loading the hibernation image. */ | |
c49d13ee | 2139 | static int i915_pm_restore_early(struct device *kdev) |
1f19ac2a | 2140 | { |
c49d13ee | 2141 | return i915_pm_resume_early(kdev); |
1f19ac2a CW |
2142 | } |
2143 | ||
c49d13ee | 2144 | static int i915_pm_restore(struct device *kdev) |
1f19ac2a | 2145 | { |
c49d13ee | 2146 | return i915_pm_resume(kdev); |
1f19ac2a CW |
2147 | } |
2148 | ||
ddeea5b0 ID |
2149 | /* |
2150 | * Save all Gunit registers that may be lost after a D3 and a subsequent | |
2151 | * S0i[R123] transition. The list of registers needing a save/restore is | |
2152 | * defined in the VLV2_S0IXRegs document. This documents marks all Gunit | |
2153 | * registers in the following way: | |
2154 | * - Driver: saved/restored by the driver | |
2155 | * - Punit : saved/restored by the Punit firmware | |
2156 | * - No, w/o marking: no need to save/restore, since the register is R/O or | |
2157 | * used internally by the HW in a way that doesn't depend | |
2158 | * keeping the content across a suspend/resume. | |
2159 | * - Debug : used for debugging | |
2160 | * | |
2161 | * We save/restore all registers marked with 'Driver', with the following | |
2162 | * exceptions: | |
2163 | * - Registers out of use, including also registers marked with 'Debug'. | |
2164 | * These have no effect on the driver's operation, so we don't save/restore | |
2165 | * them to reduce the overhead. | |
2166 | * - Registers that are fully setup by an initialization function called from | |
2167 | * the resume path. For example many clock gating and RPS/RC6 registers. | |
2168 | * - Registers that provide the right functionality with their reset defaults. | |
2169 | * | |
2170 | * TODO: Except for registers that based on the above 3 criteria can be safely | |
2171 | * ignored, we save/restore all others, practically treating the HW context as | |
2172 | * a black-box for the driver. Further investigation is needed to reduce the | |
2173 | * saved/restored registers even further, by following the same 3 criteria. | |
2174 | */ | |
2175 | static void vlv_save_gunit_s0ix_state(struct drm_i915_private *dev_priv) | |
2176 | { | |
2177 | struct vlv_s0ix_state *s = &dev_priv->vlv_s0ix_state; | |
2178 | int i; | |
2179 | ||
2180 | /* GAM 0x4000-0x4770 */ | |
2181 | s->wr_watermark = I915_READ(GEN7_WR_WATERMARK); | |
2182 | s->gfx_prio_ctrl = I915_READ(GEN7_GFX_PRIO_CTRL); | |
2183 | s->arb_mode = I915_READ(ARB_MODE); | |
2184 | s->gfx_pend_tlb0 = I915_READ(GEN7_GFX_PEND_TLB0); | |
2185 | s->gfx_pend_tlb1 = I915_READ(GEN7_GFX_PEND_TLB1); | |
2186 | ||
2187 | for (i = 0; i < ARRAY_SIZE(s->lra_limits); i++) | |
22dfe79f | 2188 | s->lra_limits[i] = I915_READ(GEN7_LRA_LIMITS(i)); |
ddeea5b0 ID |
2189 | |
2190 | s->media_max_req_count = I915_READ(GEN7_MEDIA_MAX_REQ_COUNT); | |
b5f1c97f | 2191 | s->gfx_max_req_count = I915_READ(GEN7_GFX_MAX_REQ_COUNT); |
ddeea5b0 ID |
2192 | |
2193 | s->render_hwsp = I915_READ(RENDER_HWS_PGA_GEN7); | |
2194 | s->ecochk = I915_READ(GAM_ECOCHK); | |
2195 | s->bsd_hwsp = I915_READ(BSD_HWS_PGA_GEN7); | |
2196 | s->blt_hwsp = I915_READ(BLT_HWS_PGA_GEN7); | |
2197 | ||
2198 | s->tlb_rd_addr = I915_READ(GEN7_TLB_RD_ADDR); | |
2199 | ||
2200 | /* MBC 0x9024-0x91D0, 0x8500 */ | |
2201 | s->g3dctl = I915_READ(VLV_G3DCTL); | |
2202 | s->gsckgctl = I915_READ(VLV_GSCKGCTL); | |
2203 | s->mbctl = I915_READ(GEN6_MBCTL); | |
2204 | ||
2205 | /* GCP 0x9400-0x9424, 0x8100-0x810C */ | |
2206 | s->ucgctl1 = I915_READ(GEN6_UCGCTL1); | |
2207 | s->ucgctl3 = I915_READ(GEN6_UCGCTL3); | |
2208 | s->rcgctl1 = I915_READ(GEN6_RCGCTL1); | |
2209 | s->rcgctl2 = I915_READ(GEN6_RCGCTL2); | |
2210 | s->rstctl = I915_READ(GEN6_RSTCTL); | |
2211 | s->misccpctl = I915_READ(GEN7_MISCCPCTL); | |
2212 | ||
2213 | /* GPM 0xA000-0xAA84, 0x8000-0x80FC */ | |
2214 | s->gfxpause = I915_READ(GEN6_GFXPAUSE); | |
2215 | s->rpdeuhwtc = I915_READ(GEN6_RPDEUHWTC); | |
2216 | s->rpdeuc = I915_READ(GEN6_RPDEUC); | |
2217 | s->ecobus = I915_READ(ECOBUS); | |
2218 | s->pwrdwnupctl = I915_READ(VLV_PWRDWNUPCTL); | |
2219 | s->rp_down_timeout = I915_READ(GEN6_RP_DOWN_TIMEOUT); | |
2220 | s->rp_deucsw = I915_READ(GEN6_RPDEUCSW); | |
2221 | s->rcubmabdtmr = I915_READ(GEN6_RCUBMABDTMR); | |
2222 | s->rcedata = I915_READ(VLV_RCEDATA); | |
2223 | s->spare2gh = I915_READ(VLV_SPAREG2H); | |
2224 | ||
2225 | /* Display CZ domain, 0x4400C-0x4402C, 0x4F000-0x4F11F */ | |
2226 | s->gt_imr = I915_READ(GTIMR); | |
2227 | s->gt_ier = I915_READ(GTIER); | |
2228 | s->pm_imr = I915_READ(GEN6_PMIMR); | |
2229 | s->pm_ier = I915_READ(GEN6_PMIER); | |
2230 | ||
2231 | for (i = 0; i < ARRAY_SIZE(s->gt_scratch); i++) | |
22dfe79f | 2232 | s->gt_scratch[i] = I915_READ(GEN7_GT_SCRATCH(i)); |
ddeea5b0 ID |
2233 | |
2234 | /* GT SA CZ domain, 0x100000-0x138124 */ | |
2235 | s->tilectl = I915_READ(TILECTL); | |
2236 | s->gt_fifoctl = I915_READ(GTFIFOCTL); | |
2237 | s->gtlc_wake_ctrl = I915_READ(VLV_GTLC_WAKE_CTRL); | |
2238 | s->gtlc_survive = I915_READ(VLV_GTLC_SURVIVABILITY_REG); | |
2239 | s->pmwgicz = I915_READ(VLV_PMWGICZ); | |
2240 | ||
2241 | /* Gunit-Display CZ domain, 0x182028-0x1821CF */ | |
2242 | s->gu_ctl0 = I915_READ(VLV_GU_CTL0); | |
2243 | s->gu_ctl1 = I915_READ(VLV_GU_CTL1); | |
9c25210f | 2244 | s->pcbr = I915_READ(VLV_PCBR); |
ddeea5b0 ID |
2245 | s->clock_gate_dis2 = I915_READ(VLV_GUNIT_CLOCK_GATE2); |
2246 | ||
2247 | /* | |
2248 | * Not saving any of: | |
2249 | * DFT, 0x9800-0x9EC0 | |
2250 | * SARB, 0xB000-0xB1FC | |
2251 | * GAC, 0x5208-0x524C, 0x14000-0x14C000 | |
2252 | * PCI CFG | |
2253 | */ | |
2254 | } | |
2255 | ||
2256 | static void vlv_restore_gunit_s0ix_state(struct drm_i915_private *dev_priv) | |
2257 | { | |
2258 | struct vlv_s0ix_state *s = &dev_priv->vlv_s0ix_state; | |
2259 | u32 val; | |
2260 | int i; | |
2261 | ||
2262 | /* GAM 0x4000-0x4770 */ | |
2263 | I915_WRITE(GEN7_WR_WATERMARK, s->wr_watermark); | |
2264 | I915_WRITE(GEN7_GFX_PRIO_CTRL, s->gfx_prio_ctrl); | |
2265 | I915_WRITE(ARB_MODE, s->arb_mode | (0xffff << 16)); | |
2266 | I915_WRITE(GEN7_GFX_PEND_TLB0, s->gfx_pend_tlb0); | |
2267 | I915_WRITE(GEN7_GFX_PEND_TLB1, s->gfx_pend_tlb1); | |
2268 | ||
2269 | for (i = 0; i < ARRAY_SIZE(s->lra_limits); i++) | |
22dfe79f | 2270 | I915_WRITE(GEN7_LRA_LIMITS(i), s->lra_limits[i]); |
ddeea5b0 ID |
2271 | |
2272 | I915_WRITE(GEN7_MEDIA_MAX_REQ_COUNT, s->media_max_req_count); | |
b5f1c97f | 2273 | I915_WRITE(GEN7_GFX_MAX_REQ_COUNT, s->gfx_max_req_count); |
ddeea5b0 ID |
2274 | |
2275 | I915_WRITE(RENDER_HWS_PGA_GEN7, s->render_hwsp); | |
2276 | I915_WRITE(GAM_ECOCHK, s->ecochk); | |
2277 | I915_WRITE(BSD_HWS_PGA_GEN7, s->bsd_hwsp); | |
2278 | I915_WRITE(BLT_HWS_PGA_GEN7, s->blt_hwsp); | |
2279 | ||
2280 | I915_WRITE(GEN7_TLB_RD_ADDR, s->tlb_rd_addr); | |
2281 | ||
2282 | /* MBC 0x9024-0x91D0, 0x8500 */ | |
2283 | I915_WRITE(VLV_G3DCTL, s->g3dctl); | |
2284 | I915_WRITE(VLV_GSCKGCTL, s->gsckgctl); | |
2285 | I915_WRITE(GEN6_MBCTL, s->mbctl); | |
2286 | ||
2287 | /* GCP 0x9400-0x9424, 0x8100-0x810C */ | |
2288 | I915_WRITE(GEN6_UCGCTL1, s->ucgctl1); | |
2289 | I915_WRITE(GEN6_UCGCTL3, s->ucgctl3); | |
2290 | I915_WRITE(GEN6_RCGCTL1, s->rcgctl1); | |
2291 | I915_WRITE(GEN6_RCGCTL2, s->rcgctl2); | |
2292 | I915_WRITE(GEN6_RSTCTL, s->rstctl); | |
2293 | I915_WRITE(GEN7_MISCCPCTL, s->misccpctl); | |
2294 | ||
2295 | /* GPM 0xA000-0xAA84, 0x8000-0x80FC */ | |
2296 | I915_WRITE(GEN6_GFXPAUSE, s->gfxpause); | |
2297 | I915_WRITE(GEN6_RPDEUHWTC, s->rpdeuhwtc); | |
2298 | I915_WRITE(GEN6_RPDEUC, s->rpdeuc); | |
2299 | I915_WRITE(ECOBUS, s->ecobus); | |
2300 | I915_WRITE(VLV_PWRDWNUPCTL, s->pwrdwnupctl); | |
2301 | I915_WRITE(GEN6_RP_DOWN_TIMEOUT,s->rp_down_timeout); | |
2302 | I915_WRITE(GEN6_RPDEUCSW, s->rp_deucsw); | |
2303 | I915_WRITE(GEN6_RCUBMABDTMR, s->rcubmabdtmr); | |
2304 | I915_WRITE(VLV_RCEDATA, s->rcedata); | |
2305 | I915_WRITE(VLV_SPAREG2H, s->spare2gh); | |
2306 | ||
2307 | /* Display CZ domain, 0x4400C-0x4402C, 0x4F000-0x4F11F */ | |
2308 | I915_WRITE(GTIMR, s->gt_imr); | |
2309 | I915_WRITE(GTIER, s->gt_ier); | |
2310 | I915_WRITE(GEN6_PMIMR, s->pm_imr); | |
2311 | I915_WRITE(GEN6_PMIER, s->pm_ier); | |
2312 | ||
2313 | for (i = 0; i < ARRAY_SIZE(s->gt_scratch); i++) | |
22dfe79f | 2314 | I915_WRITE(GEN7_GT_SCRATCH(i), s->gt_scratch[i]); |
ddeea5b0 ID |
2315 | |
2316 | /* GT SA CZ domain, 0x100000-0x138124 */ | |
2317 | I915_WRITE(TILECTL, s->tilectl); | |
2318 | I915_WRITE(GTFIFOCTL, s->gt_fifoctl); | |
2319 | /* | |
2320 | * Preserve the GT allow wake and GFX force clock bit, they are not | |
2321 | * be restored, as they are used to control the s0ix suspend/resume | |
2322 | * sequence by the caller. | |
2323 | */ | |
2324 | val = I915_READ(VLV_GTLC_WAKE_CTRL); | |
2325 | val &= VLV_GTLC_ALLOWWAKEREQ; | |
2326 | val |= s->gtlc_wake_ctrl & ~VLV_GTLC_ALLOWWAKEREQ; | |
2327 | I915_WRITE(VLV_GTLC_WAKE_CTRL, val); | |
2328 | ||
2329 | val = I915_READ(VLV_GTLC_SURVIVABILITY_REG); | |
2330 | val &= VLV_GFX_CLK_FORCE_ON_BIT; | |
2331 | val |= s->gtlc_survive & ~VLV_GFX_CLK_FORCE_ON_BIT; | |
2332 | I915_WRITE(VLV_GTLC_SURVIVABILITY_REG, val); | |
2333 | ||
2334 | I915_WRITE(VLV_PMWGICZ, s->pmwgicz); | |
2335 | ||
2336 | /* Gunit-Display CZ domain, 0x182028-0x1821CF */ | |
2337 | I915_WRITE(VLV_GU_CTL0, s->gu_ctl0); | |
2338 | I915_WRITE(VLV_GU_CTL1, s->gu_ctl1); | |
9c25210f | 2339 | I915_WRITE(VLV_PCBR, s->pcbr); |
ddeea5b0 ID |
2340 | I915_WRITE(VLV_GUNIT_CLOCK_GATE2, s->clock_gate_dis2); |
2341 | } | |
2342 | ||
3dd14c04 CW |
2343 | static int vlv_wait_for_pw_status(struct drm_i915_private *dev_priv, |
2344 | u32 mask, u32 val) | |
2345 | { | |
2346 | /* The HW does not like us polling for PW_STATUS frequently, so | |
2347 | * use the sleeping loop rather than risk the busy spin within | |
2348 | * intel_wait_for_register(). | |
2349 | * | |
2350 | * Transitioning between RC6 states should be at most 2ms (see | |
2351 | * valleyview_enable_rps) so use a 3ms timeout. | |
2352 | */ | |
2353 | return wait_for((I915_READ_NOTRACE(VLV_GTLC_PW_STATUS) & mask) == val, | |
2354 | 3); | |
2355 | } | |
2356 | ||
650ad970 ID |
2357 | int vlv_force_gfx_clock(struct drm_i915_private *dev_priv, bool force_on) |
2358 | { | |
2359 | u32 val; | |
2360 | int err; | |
2361 | ||
650ad970 ID |
2362 | val = I915_READ(VLV_GTLC_SURVIVABILITY_REG); |
2363 | val &= ~VLV_GFX_CLK_FORCE_ON_BIT; | |
2364 | if (force_on) | |
2365 | val |= VLV_GFX_CLK_FORCE_ON_BIT; | |
2366 | I915_WRITE(VLV_GTLC_SURVIVABILITY_REG, val); | |
2367 | ||
2368 | if (!force_on) | |
2369 | return 0; | |
2370 | ||
c6ddc5f3 CW |
2371 | err = intel_wait_for_register(dev_priv, |
2372 | VLV_GTLC_SURVIVABILITY_REG, | |
2373 | VLV_GFX_CLK_STATUS_BIT, | |
2374 | VLV_GFX_CLK_STATUS_BIT, | |
2375 | 20); | |
650ad970 ID |
2376 | if (err) |
2377 | DRM_ERROR("timeout waiting for GFX clock force-on (%08x)\n", | |
2378 | I915_READ(VLV_GTLC_SURVIVABILITY_REG)); | |
2379 | ||
2380 | return err; | |
650ad970 ID |
2381 | } |
2382 | ||
ddeea5b0 ID |
2383 | static int vlv_allow_gt_wake(struct drm_i915_private *dev_priv, bool allow) |
2384 | { | |
3dd14c04 | 2385 | u32 mask; |
ddeea5b0 | 2386 | u32 val; |
3dd14c04 | 2387 | int err; |
ddeea5b0 ID |
2388 | |
2389 | val = I915_READ(VLV_GTLC_WAKE_CTRL); | |
2390 | val &= ~VLV_GTLC_ALLOWWAKEREQ; | |
2391 | if (allow) | |
2392 | val |= VLV_GTLC_ALLOWWAKEREQ; | |
2393 | I915_WRITE(VLV_GTLC_WAKE_CTRL, val); | |
2394 | POSTING_READ(VLV_GTLC_WAKE_CTRL); | |
2395 | ||
3dd14c04 CW |
2396 | mask = VLV_GTLC_ALLOWWAKEACK; |
2397 | val = allow ? mask : 0; | |
2398 | ||
2399 | err = vlv_wait_for_pw_status(dev_priv, mask, val); | |
ddeea5b0 ID |
2400 | if (err) |
2401 | DRM_ERROR("timeout disabling GT waking\n"); | |
b2736695 | 2402 | |
ddeea5b0 | 2403 | return err; |
ddeea5b0 ID |
2404 | } |
2405 | ||
3dd14c04 CW |
2406 | static void vlv_wait_for_gt_wells(struct drm_i915_private *dev_priv, |
2407 | bool wait_for_on) | |
ddeea5b0 ID |
2408 | { |
2409 | u32 mask; | |
2410 | u32 val; | |
ddeea5b0 ID |
2411 | |
2412 | mask = VLV_GTLC_PW_MEDIA_STATUS_MASK | VLV_GTLC_PW_RENDER_STATUS_MASK; | |
2413 | val = wait_for_on ? mask : 0; | |
ddeea5b0 ID |
2414 | |
2415 | /* | |
2416 | * RC6 transitioning can be delayed up to 2 msec (see | |
2417 | * valleyview_enable_rps), use 3 msec for safety. | |
2418 | */ | |
3dd14c04 | 2419 | if (vlv_wait_for_pw_status(dev_priv, mask, val)) |
ddeea5b0 | 2420 | DRM_ERROR("timeout waiting for GT wells to go %s\n", |
87ad3212 | 2421 | onoff(wait_for_on)); |
ddeea5b0 ID |
2422 | } |
2423 | ||
2424 | static void vlv_check_no_gt_access(struct drm_i915_private *dev_priv) | |
2425 | { | |
2426 | if (!(I915_READ(VLV_GTLC_PW_STATUS) & VLV_GTLC_ALLOWWAKEERR)) | |
2427 | return; | |
2428 | ||
6fa283b0 | 2429 | DRM_DEBUG_DRIVER("GT register access while GT waking disabled\n"); |
ddeea5b0 ID |
2430 | I915_WRITE(VLV_GTLC_PW_STATUS, VLV_GTLC_ALLOWWAKEERR); |
2431 | } | |
2432 | ||
ebc32824 | 2433 | static int vlv_suspend_complete(struct drm_i915_private *dev_priv) |
ddeea5b0 ID |
2434 | { |
2435 | u32 mask; | |
2436 | int err; | |
2437 | ||
2438 | /* | |
2439 | * Bspec defines the following GT well on flags as debug only, so | |
2440 | * don't treat them as hard failures. | |
2441 | */ | |
3dd14c04 | 2442 | vlv_wait_for_gt_wells(dev_priv, false); |
ddeea5b0 ID |
2443 | |
2444 | mask = VLV_GTLC_RENDER_CTX_EXISTS | VLV_GTLC_MEDIA_CTX_EXISTS; | |
2445 | WARN_ON((I915_READ(VLV_GTLC_WAKE_CTRL) & mask) != mask); | |
2446 | ||
2447 | vlv_check_no_gt_access(dev_priv); | |
2448 | ||
2449 | err = vlv_force_gfx_clock(dev_priv, true); | |
2450 | if (err) | |
2451 | goto err1; | |
2452 | ||
2453 | err = vlv_allow_gt_wake(dev_priv, false); | |
2454 | if (err) | |
2455 | goto err2; | |
98711167 | 2456 | |
2d1fe073 | 2457 | if (!IS_CHERRYVIEW(dev_priv)) |
98711167 | 2458 | vlv_save_gunit_s0ix_state(dev_priv); |
ddeea5b0 ID |
2459 | |
2460 | err = vlv_force_gfx_clock(dev_priv, false); | |
2461 | if (err) | |
2462 | goto err2; | |
2463 | ||
2464 | return 0; | |
2465 | ||
2466 | err2: | |
2467 | /* For safety always re-enable waking and disable gfx clock forcing */ | |
2468 | vlv_allow_gt_wake(dev_priv, true); | |
2469 | err1: | |
2470 | vlv_force_gfx_clock(dev_priv, false); | |
2471 | ||
2472 | return err; | |
2473 | } | |
2474 | ||
016970be SK |
2475 | static int vlv_resume_prepare(struct drm_i915_private *dev_priv, |
2476 | bool rpm_resume) | |
ddeea5b0 | 2477 | { |
ddeea5b0 ID |
2478 | int err; |
2479 | int ret; | |
2480 | ||
2481 | /* | |
2482 | * If any of the steps fail just try to continue, that's the best we | |
2483 | * can do at this point. Return the first error code (which will also | |
2484 | * leave RPM permanently disabled). | |
2485 | */ | |
2486 | ret = vlv_force_gfx_clock(dev_priv, true); | |
2487 | ||
2d1fe073 | 2488 | if (!IS_CHERRYVIEW(dev_priv)) |
98711167 | 2489 | vlv_restore_gunit_s0ix_state(dev_priv); |
ddeea5b0 ID |
2490 | |
2491 | err = vlv_allow_gt_wake(dev_priv, true); | |
2492 | if (!ret) | |
2493 | ret = err; | |
2494 | ||
2495 | err = vlv_force_gfx_clock(dev_priv, false); | |
2496 | if (!ret) | |
2497 | ret = err; | |
2498 | ||
2499 | vlv_check_no_gt_access(dev_priv); | |
2500 | ||
7c108fd8 | 2501 | if (rpm_resume) |
46f16e63 | 2502 | intel_init_clock_gating(dev_priv); |
ddeea5b0 ID |
2503 | |
2504 | return ret; | |
2505 | } | |
2506 | ||
c49d13ee | 2507 | static int intel_runtime_suspend(struct device *kdev) |
8a187455 | 2508 | { |
c49d13ee | 2509 | struct pci_dev *pdev = to_pci_dev(kdev); |
8a187455 | 2510 | struct drm_device *dev = pci_get_drvdata(pdev); |
fac5e23e | 2511 | struct drm_i915_private *dev_priv = to_i915(dev); |
0ab9cfeb | 2512 | int ret; |
8a187455 | 2513 | |
37d933fc | 2514 | if (WARN_ON_ONCE(!(dev_priv->gt_pm.rc6.enabled && intel_rc6_enabled()))) |
c6df39b5 ID |
2515 | return -ENODEV; |
2516 | ||
6772ffe0 | 2517 | if (WARN_ON_ONCE(!HAS_RUNTIME_PM(dev_priv))) |
604effb7 ID |
2518 | return -ENODEV; |
2519 | ||
8a187455 PZ |
2520 | DRM_DEBUG_KMS("Suspending device\n"); |
2521 | ||
1f814dac ID |
2522 | disable_rpm_wakeref_asserts(dev_priv); |
2523 | ||
d6102977 ID |
2524 | /* |
2525 | * We are safe here against re-faults, since the fault handler takes | |
2526 | * an RPM reference. | |
2527 | */ | |
7c108fd8 | 2528 | i915_gem_runtime_suspend(dev_priv); |
d6102977 | 2529 | |
bf9e8429 | 2530 | intel_guc_suspend(dev_priv); |
a1c41994 | 2531 | |
2eb5252e | 2532 | intel_runtime_pm_disable_interrupts(dev_priv); |
b5478bcd | 2533 | |
01c799c9 HG |
2534 | intel_uncore_suspend(dev_priv); |
2535 | ||
507e126e | 2536 | ret = 0; |
b9fd799e | 2537 | if (IS_GEN9_LP(dev_priv)) { |
507e126e ID |
2538 | bxt_display_core_uninit(dev_priv); |
2539 | bxt_enable_dc9(dev_priv); | |
2540 | } else if (IS_HASWELL(dev_priv) || IS_BROADWELL(dev_priv)) { | |
2541 | hsw_enable_pc8(dev_priv); | |
2542 | } else if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) { | |
2543 | ret = vlv_suspend_complete(dev_priv); | |
2544 | } | |
2545 | ||
0ab9cfeb ID |
2546 | if (ret) { |
2547 | DRM_ERROR("Runtime suspend failed, disabling it (%d)\n", ret); | |
01c799c9 HG |
2548 | intel_uncore_runtime_resume(dev_priv); |
2549 | ||
b963291c | 2550 | intel_runtime_pm_enable_interrupts(dev_priv); |
0ab9cfeb | 2551 | |
1f814dac ID |
2552 | enable_rpm_wakeref_asserts(dev_priv); |
2553 | ||
0ab9cfeb ID |
2554 | return ret; |
2555 | } | |
a8a8bd54 | 2556 | |
1f814dac | 2557 | enable_rpm_wakeref_asserts(dev_priv); |
ad1443f0 | 2558 | WARN_ON_ONCE(atomic_read(&dev_priv->runtime_pm.wakeref_count)); |
55ec45c2 | 2559 | |
bc3b9346 | 2560 | if (intel_uncore_arm_unclaimed_mmio_detection(dev_priv)) |
55ec45c2 MK |
2561 | DRM_ERROR("Unclaimed access detected prior to suspending\n"); |
2562 | ||
ad1443f0 | 2563 | dev_priv->runtime_pm.suspended = true; |
1fb2362b KCA |
2564 | |
2565 | /* | |
c8a0bd42 PZ |
2566 | * FIXME: We really should find a document that references the arguments |
2567 | * used below! | |
1fb2362b | 2568 | */ |
6f9f4b7a | 2569 | if (IS_BROADWELL(dev_priv)) { |
d37ae19a PZ |
2570 | /* |
2571 | * On Broadwell, if we use PCI_D1 the PCH DDI ports will stop | |
2572 | * being detected, and the call we do at intel_runtime_resume() | |
2573 | * won't be able to restore them. Since PCI_D3hot matches the | |
2574 | * actual specification and appears to be working, use it. | |
2575 | */ | |
6f9f4b7a | 2576 | intel_opregion_notify_adapter(dev_priv, PCI_D3hot); |
d37ae19a | 2577 | } else { |
c8a0bd42 PZ |
2578 | /* |
2579 | * current versions of firmware which depend on this opregion | |
2580 | * notification have repurposed the D1 definition to mean | |
2581 | * "runtime suspended" vs. what you would normally expect (D3) | |
2582 | * to distinguish it from notifications that might be sent via | |
2583 | * the suspend path. | |
2584 | */ | |
6f9f4b7a | 2585 | intel_opregion_notify_adapter(dev_priv, PCI_D1); |
c8a0bd42 | 2586 | } |
8a187455 | 2587 | |
59bad947 | 2588 | assert_forcewakes_inactive(dev_priv); |
dc9fb09c | 2589 | |
21d6e0bd | 2590 | if (!IS_VALLEYVIEW(dev_priv) && !IS_CHERRYVIEW(dev_priv)) |
19625e85 L |
2591 | intel_hpd_poll_init(dev_priv); |
2592 | ||
a8a8bd54 | 2593 | DRM_DEBUG_KMS("Device suspended\n"); |
8a187455 PZ |
2594 | return 0; |
2595 | } | |
2596 | ||
c49d13ee | 2597 | static int intel_runtime_resume(struct device *kdev) |
8a187455 | 2598 | { |
c49d13ee | 2599 | struct pci_dev *pdev = to_pci_dev(kdev); |
8a187455 | 2600 | struct drm_device *dev = pci_get_drvdata(pdev); |
fac5e23e | 2601 | struct drm_i915_private *dev_priv = to_i915(dev); |
1a5df187 | 2602 | int ret = 0; |
8a187455 | 2603 | |
6772ffe0 | 2604 | if (WARN_ON_ONCE(!HAS_RUNTIME_PM(dev_priv))) |
604effb7 | 2605 | return -ENODEV; |
8a187455 PZ |
2606 | |
2607 | DRM_DEBUG_KMS("Resuming device\n"); | |
2608 | ||
ad1443f0 | 2609 | WARN_ON_ONCE(atomic_read(&dev_priv->runtime_pm.wakeref_count)); |
1f814dac ID |
2610 | disable_rpm_wakeref_asserts(dev_priv); |
2611 | ||
6f9f4b7a | 2612 | intel_opregion_notify_adapter(dev_priv, PCI_D0); |
ad1443f0 | 2613 | dev_priv->runtime_pm.suspended = false; |
55ec45c2 MK |
2614 | if (intel_uncore_unclaimed_mmio(dev_priv)) |
2615 | DRM_DEBUG_DRIVER("Unclaimed access during suspend, bios?\n"); | |
8a187455 | 2616 | |
bf9e8429 | 2617 | intel_guc_resume(dev_priv); |
a1c41994 | 2618 | |
b9fd799e | 2619 | if (IS_GEN9_LP(dev_priv)) { |
507e126e ID |
2620 | bxt_disable_dc9(dev_priv); |
2621 | bxt_display_core_init(dev_priv, true); | |
f62c79b3 ID |
2622 | if (dev_priv->csr.dmc_payload && |
2623 | (dev_priv->csr.allowed_dc_mask & DC_STATE_EN_UPTO_DC5)) | |
2624 | gen9_enable_dc5(dev_priv); | |
507e126e | 2625 | } else if (IS_HASWELL(dev_priv) || IS_BROADWELL(dev_priv)) { |
1a5df187 | 2626 | hsw_disable_pc8(dev_priv); |
507e126e | 2627 | } else if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) { |
1a5df187 | 2628 | ret = vlv_resume_prepare(dev_priv, true); |
507e126e | 2629 | } |
1a5df187 | 2630 | |
bedf4d79 HG |
2631 | intel_uncore_runtime_resume(dev_priv); |
2632 | ||
0ab9cfeb ID |
2633 | /* |
2634 | * No point of rolling back things in case of an error, as the best | |
2635 | * we can do is to hope that things will still work (and disable RPM). | |
2636 | */ | |
c6be607a | 2637 | i915_gem_init_swizzling(dev_priv); |
83bf6d55 | 2638 | i915_gem_restore_fences(dev_priv); |
92b806d3 | 2639 | |
b963291c | 2640 | intel_runtime_pm_enable_interrupts(dev_priv); |
08d8a232 VS |
2641 | |
2642 | /* | |
2643 | * On VLV/CHV display interrupts are part of the display | |
2644 | * power well, so hpd is reinitialized from there. For | |
2645 | * everyone else do it here. | |
2646 | */ | |
666a4537 | 2647 | if (!IS_VALLEYVIEW(dev_priv) && !IS_CHERRYVIEW(dev_priv)) |
08d8a232 VS |
2648 | intel_hpd_init(dev_priv); |
2649 | ||
2503a0fe KM |
2650 | intel_enable_ipc(dev_priv); |
2651 | ||
1f814dac ID |
2652 | enable_rpm_wakeref_asserts(dev_priv); |
2653 | ||
0ab9cfeb ID |
2654 | if (ret) |
2655 | DRM_ERROR("Runtime resume failed, disabling it (%d)\n", ret); | |
2656 | else | |
2657 | DRM_DEBUG_KMS("Device resumed\n"); | |
2658 | ||
2659 | return ret; | |
8a187455 PZ |
2660 | } |
2661 | ||
42f5551d | 2662 | const struct dev_pm_ops i915_pm_ops = { |
5545dbbf ID |
2663 | /* |
2664 | * S0ix (via system suspend) and S3 event handlers [PMSG_SUSPEND, | |
2665 | * PMSG_RESUME] | |
2666 | */ | |
0206e353 | 2667 | .suspend = i915_pm_suspend, |
76c4b250 ID |
2668 | .suspend_late = i915_pm_suspend_late, |
2669 | .resume_early = i915_pm_resume_early, | |
0206e353 | 2670 | .resume = i915_pm_resume, |
5545dbbf ID |
2671 | |
2672 | /* | |
2673 | * S4 event handlers | |
2674 | * @freeze, @freeze_late : called (1) before creating the | |
2675 | * hibernation image [PMSG_FREEZE] and | |
2676 | * (2) after rebooting, before restoring | |
2677 | * the image [PMSG_QUIESCE] | |
2678 | * @thaw, @thaw_early : called (1) after creating the hibernation | |
2679 | * image, before writing it [PMSG_THAW] | |
2680 | * and (2) after failing to create or | |
2681 | * restore the image [PMSG_RECOVER] | |
2682 | * @poweroff, @poweroff_late: called after writing the hibernation | |
2683 | * image, before rebooting [PMSG_HIBERNATE] | |
2684 | * @restore, @restore_early : called after rebooting and restoring the | |
2685 | * hibernation image [PMSG_RESTORE] | |
2686 | */ | |
1f19ac2a CW |
2687 | .freeze = i915_pm_freeze, |
2688 | .freeze_late = i915_pm_freeze_late, | |
2689 | .thaw_early = i915_pm_thaw_early, | |
2690 | .thaw = i915_pm_thaw, | |
36d61e67 | 2691 | .poweroff = i915_pm_suspend, |
ab3be73f | 2692 | .poweroff_late = i915_pm_poweroff_late, |
1f19ac2a CW |
2693 | .restore_early = i915_pm_restore_early, |
2694 | .restore = i915_pm_restore, | |
5545dbbf ID |
2695 | |
2696 | /* S0ix (via runtime suspend) event handlers */ | |
97bea207 PZ |
2697 | .runtime_suspend = intel_runtime_suspend, |
2698 | .runtime_resume = intel_runtime_resume, | |
cbda12d7 ZW |
2699 | }; |
2700 | ||
78b68556 | 2701 | static const struct vm_operations_struct i915_gem_vm_ops = { |
de151cf6 | 2702 | .fault = i915_gem_fault, |
ab00b3e5 JB |
2703 | .open = drm_gem_vm_open, |
2704 | .close = drm_gem_vm_close, | |
de151cf6 JB |
2705 | }; |
2706 | ||
e08e96de AV |
2707 | static const struct file_operations i915_driver_fops = { |
2708 | .owner = THIS_MODULE, | |
2709 | .open = drm_open, | |
2710 | .release = drm_release, | |
2711 | .unlocked_ioctl = drm_ioctl, | |
2712 | .mmap = drm_gem_mmap, | |
2713 | .poll = drm_poll, | |
e08e96de | 2714 | .read = drm_read, |
e08e96de | 2715 | .compat_ioctl = i915_compat_ioctl, |
e08e96de AV |
2716 | .llseek = noop_llseek, |
2717 | }; | |
2718 | ||
0673ad47 CW |
2719 | static int |
2720 | i915_gem_reject_pin_ioctl(struct drm_device *dev, void *data, | |
2721 | struct drm_file *file) | |
2722 | { | |
2723 | return -ENODEV; | |
2724 | } | |
2725 | ||
2726 | static const struct drm_ioctl_desc i915_ioctls[] = { | |
2727 | DRM_IOCTL_DEF_DRV(I915_INIT, drm_noop, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY), | |
2728 | DRM_IOCTL_DEF_DRV(I915_FLUSH, drm_noop, DRM_AUTH), | |
2729 | DRM_IOCTL_DEF_DRV(I915_FLIP, drm_noop, DRM_AUTH), | |
2730 | DRM_IOCTL_DEF_DRV(I915_BATCHBUFFER, drm_noop, DRM_AUTH), | |
2731 | DRM_IOCTL_DEF_DRV(I915_IRQ_EMIT, drm_noop, DRM_AUTH), | |
2732 | DRM_IOCTL_DEF_DRV(I915_IRQ_WAIT, drm_noop, DRM_AUTH), | |
2733 | DRM_IOCTL_DEF_DRV(I915_GETPARAM, i915_getparam, DRM_AUTH|DRM_RENDER_ALLOW), | |
2734 | DRM_IOCTL_DEF_DRV(I915_SETPARAM, drm_noop, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY), | |
2735 | DRM_IOCTL_DEF_DRV(I915_ALLOC, drm_noop, DRM_AUTH), | |
2736 | DRM_IOCTL_DEF_DRV(I915_FREE, drm_noop, DRM_AUTH), | |
2737 | DRM_IOCTL_DEF_DRV(I915_INIT_HEAP, drm_noop, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY), | |
2738 | DRM_IOCTL_DEF_DRV(I915_CMDBUFFER, drm_noop, DRM_AUTH), | |
2739 | DRM_IOCTL_DEF_DRV(I915_DESTROY_HEAP, drm_noop, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY), | |
2740 | DRM_IOCTL_DEF_DRV(I915_SET_VBLANK_PIPE, drm_noop, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY), | |
2741 | DRM_IOCTL_DEF_DRV(I915_GET_VBLANK_PIPE, drm_noop, DRM_AUTH), | |
2742 | DRM_IOCTL_DEF_DRV(I915_VBLANK_SWAP, drm_noop, DRM_AUTH), | |
2743 | DRM_IOCTL_DEF_DRV(I915_HWS_ADDR, drm_noop, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY), | |
2744 | DRM_IOCTL_DEF_DRV(I915_GEM_INIT, drm_noop, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY), | |
2745 | DRM_IOCTL_DEF_DRV(I915_GEM_EXECBUFFER, i915_gem_execbuffer, DRM_AUTH), | |
fec0445c | 2746 | DRM_IOCTL_DEF_DRV(I915_GEM_EXECBUFFER2_WR, i915_gem_execbuffer2, DRM_AUTH|DRM_RENDER_ALLOW), |
0673ad47 CW |
2747 | DRM_IOCTL_DEF_DRV(I915_GEM_PIN, i915_gem_reject_pin_ioctl, DRM_AUTH|DRM_ROOT_ONLY), |
2748 | DRM_IOCTL_DEF_DRV(I915_GEM_UNPIN, i915_gem_reject_pin_ioctl, DRM_AUTH|DRM_ROOT_ONLY), | |
2749 | DRM_IOCTL_DEF_DRV(I915_GEM_BUSY, i915_gem_busy_ioctl, DRM_AUTH|DRM_RENDER_ALLOW), | |
2750 | DRM_IOCTL_DEF_DRV(I915_GEM_SET_CACHING, i915_gem_set_caching_ioctl, DRM_RENDER_ALLOW), | |
2751 | DRM_IOCTL_DEF_DRV(I915_GEM_GET_CACHING, i915_gem_get_caching_ioctl, DRM_RENDER_ALLOW), | |
2752 | DRM_IOCTL_DEF_DRV(I915_GEM_THROTTLE, i915_gem_throttle_ioctl, DRM_AUTH|DRM_RENDER_ALLOW), | |
2753 | DRM_IOCTL_DEF_DRV(I915_GEM_ENTERVT, drm_noop, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY), | |
2754 | DRM_IOCTL_DEF_DRV(I915_GEM_LEAVEVT, drm_noop, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY), | |
2755 | DRM_IOCTL_DEF_DRV(I915_GEM_CREATE, i915_gem_create_ioctl, DRM_RENDER_ALLOW), | |
2756 | DRM_IOCTL_DEF_DRV(I915_GEM_PREAD, i915_gem_pread_ioctl, DRM_RENDER_ALLOW), | |
2757 | DRM_IOCTL_DEF_DRV(I915_GEM_PWRITE, i915_gem_pwrite_ioctl, DRM_RENDER_ALLOW), | |
2758 | DRM_IOCTL_DEF_DRV(I915_GEM_MMAP, i915_gem_mmap_ioctl, DRM_RENDER_ALLOW), | |
2759 | DRM_IOCTL_DEF_DRV(I915_GEM_MMAP_GTT, i915_gem_mmap_gtt_ioctl, DRM_RENDER_ALLOW), | |
2760 | DRM_IOCTL_DEF_DRV(I915_GEM_SET_DOMAIN, i915_gem_set_domain_ioctl, DRM_RENDER_ALLOW), | |
2761 | DRM_IOCTL_DEF_DRV(I915_GEM_SW_FINISH, i915_gem_sw_finish_ioctl, DRM_RENDER_ALLOW), | |
111dbcab CW |
2762 | DRM_IOCTL_DEF_DRV(I915_GEM_SET_TILING, i915_gem_set_tiling_ioctl, DRM_RENDER_ALLOW), |
2763 | DRM_IOCTL_DEF_DRV(I915_GEM_GET_TILING, i915_gem_get_tiling_ioctl, DRM_RENDER_ALLOW), | |
0673ad47 CW |
2764 | DRM_IOCTL_DEF_DRV(I915_GEM_GET_APERTURE, i915_gem_get_aperture_ioctl, DRM_RENDER_ALLOW), |
2765 | DRM_IOCTL_DEF_DRV(I915_GET_PIPE_FROM_CRTC_ID, intel_get_pipe_from_crtc_id, 0), | |
2766 | DRM_IOCTL_DEF_DRV(I915_GEM_MADVISE, i915_gem_madvise_ioctl, DRM_RENDER_ALLOW), | |
2767 | DRM_IOCTL_DEF_DRV(I915_OVERLAY_PUT_IMAGE, intel_overlay_put_image_ioctl, DRM_MASTER|DRM_CONTROL_ALLOW), | |
2768 | DRM_IOCTL_DEF_DRV(I915_OVERLAY_ATTRS, intel_overlay_attrs_ioctl, DRM_MASTER|DRM_CONTROL_ALLOW), | |
2769 | DRM_IOCTL_DEF_DRV(I915_SET_SPRITE_COLORKEY, intel_sprite_set_colorkey, DRM_MASTER|DRM_CONTROL_ALLOW), | |
2770 | DRM_IOCTL_DEF_DRV(I915_GET_SPRITE_COLORKEY, drm_noop, DRM_MASTER|DRM_CONTROL_ALLOW), | |
2771 | DRM_IOCTL_DEF_DRV(I915_GEM_WAIT, i915_gem_wait_ioctl, DRM_AUTH|DRM_RENDER_ALLOW), | |
2772 | DRM_IOCTL_DEF_DRV(I915_GEM_CONTEXT_CREATE, i915_gem_context_create_ioctl, DRM_RENDER_ALLOW), | |
2773 | DRM_IOCTL_DEF_DRV(I915_GEM_CONTEXT_DESTROY, i915_gem_context_destroy_ioctl, DRM_RENDER_ALLOW), | |
2774 | DRM_IOCTL_DEF_DRV(I915_REG_READ, i915_reg_read_ioctl, DRM_RENDER_ALLOW), | |
2775 | DRM_IOCTL_DEF_DRV(I915_GET_RESET_STATS, i915_gem_context_reset_stats_ioctl, DRM_RENDER_ALLOW), | |
2776 | DRM_IOCTL_DEF_DRV(I915_GEM_USERPTR, i915_gem_userptr_ioctl, DRM_RENDER_ALLOW), | |
2777 | DRM_IOCTL_DEF_DRV(I915_GEM_CONTEXT_GETPARAM, i915_gem_context_getparam_ioctl, DRM_RENDER_ALLOW), | |
2778 | DRM_IOCTL_DEF_DRV(I915_GEM_CONTEXT_SETPARAM, i915_gem_context_setparam_ioctl, DRM_RENDER_ALLOW), | |
eec688e1 | 2779 | DRM_IOCTL_DEF_DRV(I915_PERF_OPEN, i915_perf_open_ioctl, DRM_RENDER_ALLOW), |
f89823c2 LL |
2780 | DRM_IOCTL_DEF_DRV(I915_PERF_ADD_CONFIG, i915_perf_add_config_ioctl, DRM_UNLOCKED|DRM_RENDER_ALLOW), |
2781 | DRM_IOCTL_DEF_DRV(I915_PERF_REMOVE_CONFIG, i915_perf_remove_config_ioctl, DRM_UNLOCKED|DRM_RENDER_ALLOW), | |
0673ad47 CW |
2782 | }; |
2783 | ||
1da177e4 | 2784 | static struct drm_driver driver = { |
0c54781b MW |
2785 | /* Don't use MTRRs here; the Xserver or userspace app should |
2786 | * deal with them for Intel hardware. | |
792d2b9a | 2787 | */ |
673a394b | 2788 | .driver_features = |
10ba5012 | 2789 | DRIVER_HAVE_IRQ | DRIVER_IRQ_SHARED | DRIVER_GEM | DRIVER_PRIME | |
cf6e7bac | 2790 | DRIVER_RENDER | DRIVER_MODESET | DRIVER_ATOMIC | DRIVER_SYNCOBJ, |
cad3688f | 2791 | .release = i915_driver_release, |
673a394b | 2792 | .open = i915_driver_open, |
22eae947 | 2793 | .lastclose = i915_driver_lastclose, |
673a394b | 2794 | .postclose = i915_driver_postclose, |
d8e29209 | 2795 | |
b1f788c6 | 2796 | .gem_close_object = i915_gem_close_object, |
f0cd5182 | 2797 | .gem_free_object_unlocked = i915_gem_free_object, |
de151cf6 | 2798 | .gem_vm_ops = &i915_gem_vm_ops, |
1286ff73 DV |
2799 | |
2800 | .prime_handle_to_fd = drm_gem_prime_handle_to_fd, | |
2801 | .prime_fd_to_handle = drm_gem_prime_fd_to_handle, | |
2802 | .gem_prime_export = i915_gem_prime_export, | |
2803 | .gem_prime_import = i915_gem_prime_import, | |
2804 | ||
ff72145b | 2805 | .dumb_create = i915_gem_dumb_create, |
da6b51d0 | 2806 | .dumb_map_offset = i915_gem_mmap_gtt, |
1da177e4 | 2807 | .ioctls = i915_ioctls, |
0673ad47 | 2808 | .num_ioctls = ARRAY_SIZE(i915_ioctls), |
e08e96de | 2809 | .fops = &i915_driver_fops, |
22eae947 DA |
2810 | .name = DRIVER_NAME, |
2811 | .desc = DRIVER_DESC, | |
2812 | .date = DRIVER_DATE, | |
2813 | .major = DRIVER_MAJOR, | |
2814 | .minor = DRIVER_MINOR, | |
2815 | .patchlevel = DRIVER_PATCHLEVEL, | |
1da177e4 | 2816 | }; |
66d9cb5d CW |
2817 | |
2818 | #if IS_ENABLED(CONFIG_DRM_I915_SELFTEST) | |
2819 | #include "selftests/mock_drm.c" | |
2820 | #endif |