]>
Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* i915_drv.c -- i830,i845,i855,i865,i915 driver -*- linux-c -*- |
2 | */ | |
0d6aa60b | 3 | /* |
bc54fd1a | 4 | * |
1da177e4 LT |
5 | * Copyright 2003 Tungsten Graphics, Inc., Cedar Park, Texas. |
6 | * All Rights Reserved. | |
bc54fd1a DA |
7 | * |
8 | * Permission is hereby granted, free of charge, to any person obtaining a | |
9 | * copy of this software and associated documentation files (the | |
10 | * "Software"), to deal in the Software without restriction, including | |
11 | * without limitation the rights to use, copy, modify, merge, publish, | |
12 | * distribute, sub license, and/or sell copies of the Software, and to | |
13 | * permit persons to whom the Software is furnished to do so, subject to | |
14 | * the following conditions: | |
15 | * | |
16 | * The above copyright notice and this permission notice (including the | |
17 | * next paragraph) shall be included in all copies or substantial portions | |
18 | * of the Software. | |
19 | * | |
20 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS | |
21 | * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF | |
22 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. | |
23 | * IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR | |
24 | * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, | |
25 | * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE | |
26 | * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE. | |
27 | * | |
0d6aa60b | 28 | */ |
1da177e4 | 29 | |
5669fcac | 30 | #include <linux/device.h> |
1da177e4 LT |
31 | #include "drmP.h" |
32 | #include "drm.h" | |
33 | #include "i915_drm.h" | |
34 | #include "i915_drv.h" | |
f49f0586 | 35 | #include "intel_drv.h" |
1da177e4 | 36 | |
79e53945 | 37 | #include <linux/console.h> |
e0cd3608 | 38 | #include <linux/module.h> |
354ff967 | 39 | #include "drm_crtc_helper.h" |
79e53945 | 40 | |
a35d9d3c | 41 | static int i915_modeset __read_mostly = -1; |
79e53945 | 42 | module_param_named(modeset, i915_modeset, int, 0400); |
6e96e775 BW |
43 | MODULE_PARM_DESC(modeset, |
44 | "Use kernel modesetting [KMS] (0=DRM_I915_KMS from .config, " | |
45 | "1=on, -1=force vga console preference [default])"); | |
79e53945 | 46 | |
a35d9d3c | 47 | unsigned int i915_fbpercrtc __always_unused = 0; |
79e53945 | 48 | module_param_named(fbpercrtc, i915_fbpercrtc, int, 0400); |
1da177e4 | 49 | |
a35d9d3c | 50 | int i915_panel_ignore_lid __read_mostly = 0; |
fca87409 | 51 | module_param_named(panel_ignore_lid, i915_panel_ignore_lid, int, 0600); |
6e96e775 BW |
52 | MODULE_PARM_DESC(panel_ignore_lid, |
53 | "Override lid status (0=autodetect [default], 1=lid open, " | |
54 | "-1=lid closed)"); | |
fca87409 | 55 | |
a35d9d3c | 56 | unsigned int i915_powersave __read_mostly = 1; |
0aa99277 | 57 | module_param_named(powersave, i915_powersave, int, 0600); |
6e96e775 BW |
58 | MODULE_PARM_DESC(powersave, |
59 | "Enable powersavings, fbc, downclocking, etc. (default: true)"); | |
652c393a | 60 | |
f45b5557 | 61 | int i915_semaphores __read_mostly = -1; |
a1656b90 | 62 | module_param_named(semaphores, i915_semaphores, int, 0600); |
6e96e775 | 63 | MODULE_PARM_DESC(semaphores, |
f45b5557 | 64 | "Use semaphores for inter-ring sync (default: -1 (use per-chip defaults))"); |
a1656b90 | 65 | |
c0f372b3 | 66 | int i915_enable_rc6 __read_mostly = -1; |
f57f9c16 | 67 | module_param_named(i915_enable_rc6, i915_enable_rc6, int, 0400); |
6e96e775 | 68 | MODULE_PARM_DESC(i915_enable_rc6, |
83b7f9ac ED |
69 | "Enable power-saving render C-state 6. " |
70 | "Different stages can be selected via bitmask values " | |
71 | "(0 = disable; 1 = enable rc6; 2 = enable deep rc6; 4 = enable deepest rc6). " | |
72 | "For example, 3 would enable rc6 and deep rc6, and 7 would enable everything. " | |
73 | "default: -1 (use per-chip default)"); | |
ac668088 | 74 | |
4415e63b | 75 | int i915_enable_fbc __read_mostly = -1; |
c1a9f047 | 76 | module_param_named(i915_enable_fbc, i915_enable_fbc, int, 0600); |
6e96e775 BW |
77 | MODULE_PARM_DESC(i915_enable_fbc, |
78 | "Enable frame buffer compression for power savings " | |
cd0de039 | 79 | "(default: -1 (use per-chip default))"); |
c1a9f047 | 80 | |
a35d9d3c | 81 | unsigned int i915_lvds_downclock __read_mostly = 0; |
33814341 | 82 | module_param_named(lvds_downclock, i915_lvds_downclock, int, 0400); |
6e96e775 BW |
83 | MODULE_PARM_DESC(lvds_downclock, |
84 | "Use panel (LVDS/eDP) downclocking for power savings " | |
85 | "(default: false)"); | |
33814341 | 86 | |
121d527a TI |
87 | int i915_lvds_channel_mode __read_mostly; |
88 | module_param_named(lvds_channel_mode, i915_lvds_channel_mode, int, 0600); | |
89 | MODULE_PARM_DESC(lvds_channel_mode, | |
90 | "Specify LVDS channel mode " | |
91 | "(0=probe BIOS [default], 1=single-channel, 2=dual-channel)"); | |
92 | ||
4415e63b | 93 | int i915_panel_use_ssc __read_mostly = -1; |
a7615030 | 94 | module_param_named(lvds_use_ssc, i915_panel_use_ssc, int, 0600); |
6e96e775 BW |
95 | MODULE_PARM_DESC(lvds_use_ssc, |
96 | "Use Spread Spectrum Clock with panels [LVDS/eDP] " | |
72bbe58c | 97 | "(default: auto from VBT)"); |
a7615030 | 98 | |
a35d9d3c | 99 | int i915_vbt_sdvo_panel_type __read_mostly = -1; |
5a1e5b6c | 100 | module_param_named(vbt_sdvo_panel_type, i915_vbt_sdvo_panel_type, int, 0600); |
6e96e775 | 101 | MODULE_PARM_DESC(vbt_sdvo_panel_type, |
c10e408a MF |
102 | "Override/Ignore selection of SDVO panel mode in the VBT " |
103 | "(-2=ignore, -1=auto [default], index in VBT BIOS table)"); | |
5a1e5b6c | 104 | |
a35d9d3c | 105 | static bool i915_try_reset __read_mostly = true; |
d78cb50b | 106 | module_param_named(reset, i915_try_reset, bool, 0600); |
6e96e775 | 107 | MODULE_PARM_DESC(reset, "Attempt GPU resets (default: true)"); |
d78cb50b | 108 | |
a35d9d3c | 109 | bool i915_enable_hangcheck __read_mostly = true; |
3e0dc6b0 | 110 | module_param_named(enable_hangcheck, i915_enable_hangcheck, bool, 0644); |
6e96e775 BW |
111 | MODULE_PARM_DESC(enable_hangcheck, |
112 | "Periodically check GPU activity for detecting hangs. " | |
113 | "WARNING: Disabling this can cause system wide hangs. " | |
114 | "(default: true)"); | |
3e0dc6b0 | 115 | |
650dc07e DV |
116 | int i915_enable_ppgtt __read_mostly = -1; |
117 | module_param_named(i915_enable_ppgtt, i915_enable_ppgtt, int, 0600); | |
e21af88d DV |
118 | MODULE_PARM_DESC(i915_enable_ppgtt, |
119 | "Enable PPGTT (default: true)"); | |
120 | ||
112b715e | 121 | static struct drm_driver driver; |
1f7a6e37 | 122 | extern int intel_agp_enabled; |
112b715e | 123 | |
cfdf1fa2 | 124 | #define INTEL_VGA_DEVICE(id, info) { \ |
80a2901d | 125 | .class = PCI_BASE_CLASS_DISPLAY << 16, \ |
934f992c | 126 | .class_mask = 0xff0000, \ |
49ae35f2 KH |
127 | .vendor = 0x8086, \ |
128 | .device = id, \ | |
129 | .subvendor = PCI_ANY_ID, \ | |
130 | .subdevice = PCI_ANY_ID, \ | |
cfdf1fa2 KH |
131 | .driver_data = (unsigned long) info } |
132 | ||
9a7e8492 | 133 | static const struct intel_device_info intel_i830_info = { |
a6c45cf0 | 134 | .gen = 2, .is_mobile = 1, .cursor_needs_physical = 1, |
31578148 | 135 | .has_overlay = 1, .overlay_needs_physical = 1, |
cfdf1fa2 KH |
136 | }; |
137 | ||
9a7e8492 | 138 | static const struct intel_device_info intel_845g_info = { |
a6c45cf0 | 139 | .gen = 2, |
31578148 | 140 | .has_overlay = 1, .overlay_needs_physical = 1, |
cfdf1fa2 KH |
141 | }; |
142 | ||
9a7e8492 | 143 | static const struct intel_device_info intel_i85x_info = { |
a6c45cf0 | 144 | .gen = 2, .is_i85x = 1, .is_mobile = 1, |
5ce8ba7c | 145 | .cursor_needs_physical = 1, |
31578148 | 146 | .has_overlay = 1, .overlay_needs_physical = 1, |
cfdf1fa2 KH |
147 | }; |
148 | ||
9a7e8492 | 149 | static const struct intel_device_info intel_i865g_info = { |
a6c45cf0 | 150 | .gen = 2, |
31578148 | 151 | .has_overlay = 1, .overlay_needs_physical = 1, |
cfdf1fa2 KH |
152 | }; |
153 | ||
9a7e8492 | 154 | static const struct intel_device_info intel_i915g_info = { |
a6c45cf0 | 155 | .gen = 3, .is_i915g = 1, .cursor_needs_physical = 1, |
31578148 | 156 | .has_overlay = 1, .overlay_needs_physical = 1, |
cfdf1fa2 | 157 | }; |
9a7e8492 | 158 | static const struct intel_device_info intel_i915gm_info = { |
a6c45cf0 | 159 | .gen = 3, .is_mobile = 1, |
b295d1b6 | 160 | .cursor_needs_physical = 1, |
31578148 | 161 | .has_overlay = 1, .overlay_needs_physical = 1, |
a6c45cf0 | 162 | .supports_tv = 1, |
cfdf1fa2 | 163 | }; |
9a7e8492 | 164 | static const struct intel_device_info intel_i945g_info = { |
a6c45cf0 | 165 | .gen = 3, .has_hotplug = 1, .cursor_needs_physical = 1, |
31578148 | 166 | .has_overlay = 1, .overlay_needs_physical = 1, |
cfdf1fa2 | 167 | }; |
9a7e8492 | 168 | static const struct intel_device_info intel_i945gm_info = { |
a6c45cf0 | 169 | .gen = 3, .is_i945gm = 1, .is_mobile = 1, |
b295d1b6 | 170 | .has_hotplug = 1, .cursor_needs_physical = 1, |
31578148 | 171 | .has_overlay = 1, .overlay_needs_physical = 1, |
a6c45cf0 | 172 | .supports_tv = 1, |
cfdf1fa2 KH |
173 | }; |
174 | ||
9a7e8492 | 175 | static const struct intel_device_info intel_i965g_info = { |
a6c45cf0 | 176 | .gen = 4, .is_broadwater = 1, |
c96c3a8c | 177 | .has_hotplug = 1, |
31578148 | 178 | .has_overlay = 1, |
cfdf1fa2 KH |
179 | }; |
180 | ||
9a7e8492 | 181 | static const struct intel_device_info intel_i965gm_info = { |
a6c45cf0 | 182 | .gen = 4, .is_crestline = 1, |
e3c4e5dd | 183 | .is_mobile = 1, .has_fbc = 1, .has_hotplug = 1, |
31578148 | 184 | .has_overlay = 1, |
a6c45cf0 | 185 | .supports_tv = 1, |
cfdf1fa2 KH |
186 | }; |
187 | ||
9a7e8492 | 188 | static const struct intel_device_info intel_g33_info = { |
a6c45cf0 | 189 | .gen = 3, .is_g33 = 1, |
c96c3a8c | 190 | .need_gfx_hws = 1, .has_hotplug = 1, |
31578148 | 191 | .has_overlay = 1, |
cfdf1fa2 KH |
192 | }; |
193 | ||
9a7e8492 | 194 | static const struct intel_device_info intel_g45_info = { |
a6c45cf0 | 195 | .gen = 4, .is_g4x = 1, .need_gfx_hws = 1, |
c96c3a8c | 196 | .has_pipe_cxsr = 1, .has_hotplug = 1, |
92f49d9c | 197 | .has_bsd_ring = 1, |
cfdf1fa2 KH |
198 | }; |
199 | ||
9a7e8492 | 200 | static const struct intel_device_info intel_gm45_info = { |
a6c45cf0 | 201 | .gen = 4, .is_g4x = 1, |
e3c4e5dd | 202 | .is_mobile = 1, .need_gfx_hws = 1, .has_fbc = 1, |
c96c3a8c | 203 | .has_pipe_cxsr = 1, .has_hotplug = 1, |
a6c45cf0 | 204 | .supports_tv = 1, |
92f49d9c | 205 | .has_bsd_ring = 1, |
cfdf1fa2 KH |
206 | }; |
207 | ||
9a7e8492 | 208 | static const struct intel_device_info intel_pineview_info = { |
a6c45cf0 | 209 | .gen = 3, .is_g33 = 1, .is_pineview = 1, .is_mobile = 1, |
c96c3a8c | 210 | .need_gfx_hws = 1, .has_hotplug = 1, |
31578148 | 211 | .has_overlay = 1, |
cfdf1fa2 KH |
212 | }; |
213 | ||
9a7e8492 | 214 | static const struct intel_device_info intel_ironlake_d_info = { |
f00a3ddf | 215 | .gen = 5, |
5a117db7 | 216 | .need_gfx_hws = 1, .has_hotplug = 1, |
92f49d9c | 217 | .has_bsd_ring = 1, |
7e508a27 | 218 | .has_pch_split = 1, |
cfdf1fa2 KH |
219 | }; |
220 | ||
9a7e8492 | 221 | static const struct intel_device_info intel_ironlake_m_info = { |
f00a3ddf | 222 | .gen = 5, .is_mobile = 1, |
e3c4e5dd | 223 | .need_gfx_hws = 1, .has_hotplug = 1, |
c1a9f047 | 224 | .has_fbc = 1, |
92f49d9c | 225 | .has_bsd_ring = 1, |
7e508a27 | 226 | .has_pch_split = 1, |
cfdf1fa2 KH |
227 | }; |
228 | ||
9a7e8492 | 229 | static const struct intel_device_info intel_sandybridge_d_info = { |
a6c45cf0 | 230 | .gen = 6, |
c96c3a8c | 231 | .need_gfx_hws = 1, .has_hotplug = 1, |
881f47b6 | 232 | .has_bsd_ring = 1, |
549f7365 | 233 | .has_blt_ring = 1, |
3d29b842 | 234 | .has_llc = 1, |
7e508a27 | 235 | .has_pch_split = 1, |
f6e450a6 EA |
236 | }; |
237 | ||
9a7e8492 | 238 | static const struct intel_device_info intel_sandybridge_m_info = { |
a6c45cf0 | 239 | .gen = 6, .is_mobile = 1, |
c96c3a8c | 240 | .need_gfx_hws = 1, .has_hotplug = 1, |
9c04f015 | 241 | .has_fbc = 1, |
881f47b6 | 242 | .has_bsd_ring = 1, |
549f7365 | 243 | .has_blt_ring = 1, |
3d29b842 | 244 | .has_llc = 1, |
7e508a27 | 245 | .has_pch_split = 1, |
a13e4093 EA |
246 | }; |
247 | ||
c76b615c JB |
248 | static const struct intel_device_info intel_ivybridge_d_info = { |
249 | .is_ivybridge = 1, .gen = 7, | |
250 | .need_gfx_hws = 1, .has_hotplug = 1, | |
251 | .has_bsd_ring = 1, | |
252 | .has_blt_ring = 1, | |
3d29b842 | 253 | .has_llc = 1, |
7e508a27 | 254 | .has_pch_split = 1, |
c76b615c JB |
255 | }; |
256 | ||
257 | static const struct intel_device_info intel_ivybridge_m_info = { | |
258 | .is_ivybridge = 1, .gen = 7, .is_mobile = 1, | |
259 | .need_gfx_hws = 1, .has_hotplug = 1, | |
260 | .has_fbc = 0, /* FBC is not enabled on Ivybridge mobile yet */ | |
261 | .has_bsd_ring = 1, | |
262 | .has_blt_ring = 1, | |
3d29b842 | 263 | .has_llc = 1, |
7e508a27 | 264 | .has_pch_split = 1, |
c76b615c JB |
265 | }; |
266 | ||
70a3eb7a JB |
267 | static const struct intel_device_info intel_valleyview_m_info = { |
268 | .gen = 7, .is_mobile = 1, | |
269 | .need_gfx_hws = 1, .has_hotplug = 1, | |
270 | .has_fbc = 0, | |
271 | .has_bsd_ring = 1, | |
272 | .has_blt_ring = 1, | |
273 | .is_valleyview = 1, | |
274 | }; | |
275 | ||
276 | static const struct intel_device_info intel_valleyview_d_info = { | |
277 | .gen = 7, | |
278 | .need_gfx_hws = 1, .has_hotplug = 1, | |
279 | .has_fbc = 0, | |
280 | .has_bsd_ring = 1, | |
281 | .has_blt_ring = 1, | |
282 | .is_valleyview = 1, | |
283 | }; | |
284 | ||
4cae9ae0 ED |
285 | static const struct intel_device_info intel_haswell_d_info = { |
286 | .is_haswell = 1, .gen = 7, | |
287 | .need_gfx_hws = 1, .has_hotplug = 1, | |
288 | .has_bsd_ring = 1, | |
289 | .has_blt_ring = 1, | |
290 | .has_llc = 1, | |
291 | .has_pch_split = 1, | |
292 | }; | |
293 | ||
294 | static const struct intel_device_info intel_haswell_m_info = { | |
295 | .is_haswell = 1, .gen = 7, .is_mobile = 1, | |
296 | .need_gfx_hws = 1, .has_hotplug = 1, | |
297 | .has_bsd_ring = 1, | |
298 | .has_blt_ring = 1, | |
299 | .has_llc = 1, | |
300 | .has_pch_split = 1, | |
c76b615c JB |
301 | }; |
302 | ||
6103da0d CW |
303 | static const struct pci_device_id pciidlist[] = { /* aka */ |
304 | INTEL_VGA_DEVICE(0x3577, &intel_i830_info), /* I830_M */ | |
305 | INTEL_VGA_DEVICE(0x2562, &intel_845g_info), /* 845_G */ | |
306 | INTEL_VGA_DEVICE(0x3582, &intel_i85x_info), /* I855_GM */ | |
5ce8ba7c | 307 | INTEL_VGA_DEVICE(0x358e, &intel_i85x_info), |
6103da0d CW |
308 | INTEL_VGA_DEVICE(0x2572, &intel_i865g_info), /* I865_G */ |
309 | INTEL_VGA_DEVICE(0x2582, &intel_i915g_info), /* I915_G */ | |
310 | INTEL_VGA_DEVICE(0x258a, &intel_i915g_info), /* E7221_G */ | |
311 | INTEL_VGA_DEVICE(0x2592, &intel_i915gm_info), /* I915_GM */ | |
312 | INTEL_VGA_DEVICE(0x2772, &intel_i945g_info), /* I945_G */ | |
313 | INTEL_VGA_DEVICE(0x27a2, &intel_i945gm_info), /* I945_GM */ | |
314 | INTEL_VGA_DEVICE(0x27ae, &intel_i945gm_info), /* I945_GME */ | |
315 | INTEL_VGA_DEVICE(0x2972, &intel_i965g_info), /* I946_GZ */ | |
316 | INTEL_VGA_DEVICE(0x2982, &intel_i965g_info), /* G35_G */ | |
317 | INTEL_VGA_DEVICE(0x2992, &intel_i965g_info), /* I965_Q */ | |
318 | INTEL_VGA_DEVICE(0x29a2, &intel_i965g_info), /* I965_G */ | |
319 | INTEL_VGA_DEVICE(0x29b2, &intel_g33_info), /* Q35_G */ | |
320 | INTEL_VGA_DEVICE(0x29c2, &intel_g33_info), /* G33_G */ | |
321 | INTEL_VGA_DEVICE(0x29d2, &intel_g33_info), /* Q33_G */ | |
322 | INTEL_VGA_DEVICE(0x2a02, &intel_i965gm_info), /* I965_GM */ | |
323 | INTEL_VGA_DEVICE(0x2a12, &intel_i965gm_info), /* I965_GME */ | |
324 | INTEL_VGA_DEVICE(0x2a42, &intel_gm45_info), /* GM45_G */ | |
325 | INTEL_VGA_DEVICE(0x2e02, &intel_g45_info), /* IGD_E_G */ | |
326 | INTEL_VGA_DEVICE(0x2e12, &intel_g45_info), /* Q45_G */ | |
327 | INTEL_VGA_DEVICE(0x2e22, &intel_g45_info), /* G45_G */ | |
328 | INTEL_VGA_DEVICE(0x2e32, &intel_g45_info), /* G41_G */ | |
329 | INTEL_VGA_DEVICE(0x2e42, &intel_g45_info), /* B43_G */ | |
41a51428 | 330 | INTEL_VGA_DEVICE(0x2e92, &intel_g45_info), /* B43_G.1 */ |
cfdf1fa2 KH |
331 | INTEL_VGA_DEVICE(0xa001, &intel_pineview_info), |
332 | INTEL_VGA_DEVICE(0xa011, &intel_pineview_info), | |
333 | INTEL_VGA_DEVICE(0x0042, &intel_ironlake_d_info), | |
334 | INTEL_VGA_DEVICE(0x0046, &intel_ironlake_m_info), | |
f6e450a6 | 335 | INTEL_VGA_DEVICE(0x0102, &intel_sandybridge_d_info), |
85540480 ZW |
336 | INTEL_VGA_DEVICE(0x0112, &intel_sandybridge_d_info), |
337 | INTEL_VGA_DEVICE(0x0122, &intel_sandybridge_d_info), | |
a13e4093 | 338 | INTEL_VGA_DEVICE(0x0106, &intel_sandybridge_m_info), |
85540480 | 339 | INTEL_VGA_DEVICE(0x0116, &intel_sandybridge_m_info), |
4fefe435 | 340 | INTEL_VGA_DEVICE(0x0126, &intel_sandybridge_m_info), |
85540480 | 341 | INTEL_VGA_DEVICE(0x010A, &intel_sandybridge_d_info), |
c76b615c JB |
342 | INTEL_VGA_DEVICE(0x0156, &intel_ivybridge_m_info), /* GT1 mobile */ |
343 | INTEL_VGA_DEVICE(0x0166, &intel_ivybridge_m_info), /* GT2 mobile */ | |
344 | INTEL_VGA_DEVICE(0x0152, &intel_ivybridge_d_info), /* GT1 desktop */ | |
345 | INTEL_VGA_DEVICE(0x0162, &intel_ivybridge_d_info), /* GT2 desktop */ | |
346 | INTEL_VGA_DEVICE(0x015a, &intel_ivybridge_d_info), /* GT1 server */ | |
cc22a938 | 347 | INTEL_VGA_DEVICE(0x016a, &intel_ivybridge_d_info), /* GT2 server */ |
49ae35f2 | 348 | {0, 0, 0} |
1da177e4 LT |
349 | }; |
350 | ||
79e53945 JB |
351 | #if defined(CONFIG_DRM_I915_KMS) |
352 | MODULE_DEVICE_TABLE(pci, pciidlist); | |
353 | #endif | |
354 | ||
3bad0781 | 355 | #define INTEL_PCH_DEVICE_ID_MASK 0xff00 |
90711d50 | 356 | #define INTEL_PCH_IBX_DEVICE_ID_TYPE 0x3b00 |
3bad0781 | 357 | #define INTEL_PCH_CPT_DEVICE_ID_TYPE 0x1c00 |
c792513b | 358 | #define INTEL_PCH_PPT_DEVICE_ID_TYPE 0x1e00 |
eb877ebf | 359 | #define INTEL_PCH_LPT_DEVICE_ID_TYPE 0x8c00 |
3bad0781 | 360 | |
0206e353 | 361 | void intel_detect_pch(struct drm_device *dev) |
3bad0781 ZW |
362 | { |
363 | struct drm_i915_private *dev_priv = dev->dev_private; | |
364 | struct pci_dev *pch; | |
365 | ||
366 | /* | |
367 | * The reason to probe ISA bridge instead of Dev31:Fun0 is to | |
368 | * make graphics device passthrough work easy for VMM, that only | |
369 | * need to expose ISA bridge to let driver know the real hardware | |
370 | * underneath. This is a requirement from virtualization team. | |
371 | */ | |
372 | pch = pci_get_class(PCI_CLASS_BRIDGE_ISA << 8, NULL); | |
373 | if (pch) { | |
374 | if (pch->vendor == PCI_VENDOR_ID_INTEL) { | |
375 | int id; | |
376 | id = pch->device & INTEL_PCH_DEVICE_ID_MASK; | |
377 | ||
90711d50 JB |
378 | if (id == INTEL_PCH_IBX_DEVICE_ID_TYPE) { |
379 | dev_priv->pch_type = PCH_IBX; | |
ee7b9f93 | 380 | dev_priv->num_pch_pll = 2; |
90711d50 JB |
381 | DRM_DEBUG_KMS("Found Ibex Peak PCH\n"); |
382 | } else if (id == INTEL_PCH_CPT_DEVICE_ID_TYPE) { | |
3bad0781 | 383 | dev_priv->pch_type = PCH_CPT; |
ee7b9f93 | 384 | dev_priv->num_pch_pll = 2; |
3bad0781 | 385 | DRM_DEBUG_KMS("Found CougarPoint PCH\n"); |
c792513b JB |
386 | } else if (id == INTEL_PCH_PPT_DEVICE_ID_TYPE) { |
387 | /* PantherPoint is CPT compatible */ | |
388 | dev_priv->pch_type = PCH_CPT; | |
ee7b9f93 | 389 | dev_priv->num_pch_pll = 2; |
c792513b | 390 | DRM_DEBUG_KMS("Found PatherPoint PCH\n"); |
eb877ebf ED |
391 | } else if (id == INTEL_PCH_LPT_DEVICE_ID_TYPE) { |
392 | dev_priv->pch_type = PCH_LPT; | |
ee7b9f93 | 393 | dev_priv->num_pch_pll = 0; |
eb877ebf | 394 | DRM_DEBUG_KMS("Found LynxPoint PCH\n"); |
3bad0781 | 395 | } |
ee7b9f93 | 396 | BUG_ON(dev_priv->num_pch_pll > I915_NUM_PLLS); |
3bad0781 ZW |
397 | } |
398 | pci_dev_put(pch); | |
399 | } | |
400 | } | |
401 | ||
2911a35b BW |
402 | bool i915_semaphore_is_enabled(struct drm_device *dev) |
403 | { | |
404 | if (INTEL_INFO(dev)->gen < 6) | |
405 | return 0; | |
406 | ||
407 | if (i915_semaphores >= 0) | |
408 | return i915_semaphores; | |
409 | ||
59de3295 | 410 | #ifdef CONFIG_INTEL_IOMMU |
2911a35b | 411 | /* Enable semaphores on SNB when IO remapping is off */ |
59de3295 DV |
412 | if (INTEL_INFO(dev)->gen == 6 && intel_iommu_gfx_mapped) |
413 | return false; | |
414 | #endif | |
2911a35b BW |
415 | |
416 | return 1; | |
417 | } | |
418 | ||
8d715f00 | 419 | void __gen6_gt_force_wake_get(struct drm_i915_private *dev_priv) |
eb43f4af CW |
420 | { |
421 | int count; | |
422 | ||
423 | count = 0; | |
424 | while (count++ < 50 && (I915_READ_NOTRACE(FORCEWAKE_ACK) & 1)) | |
425 | udelay(10); | |
426 | ||
427 | I915_WRITE_NOTRACE(FORCEWAKE, 1); | |
428 | POSTING_READ(FORCEWAKE); | |
429 | ||
430 | count = 0; | |
431 | while (count++ < 50 && (I915_READ_NOTRACE(FORCEWAKE_ACK) & 1) == 0) | |
432 | udelay(10); | |
433 | } | |
434 | ||
8d715f00 KP |
435 | void __gen6_gt_force_wake_mt_get(struct drm_i915_private *dev_priv) |
436 | { | |
437 | int count; | |
438 | ||
439 | count = 0; | |
440 | while (count++ < 50 && (I915_READ_NOTRACE(FORCEWAKE_MT_ACK) & 1)) | |
441 | udelay(10); | |
442 | ||
6b26c86d | 443 | I915_WRITE_NOTRACE(FORCEWAKE_MT, _MASKED_BIT_ENABLE(1)); |
8d715f00 KP |
444 | POSTING_READ(FORCEWAKE_MT); |
445 | ||
446 | count = 0; | |
447 | while (count++ < 50 && (I915_READ_NOTRACE(FORCEWAKE_MT_ACK) & 1) == 0) | |
448 | udelay(10); | |
449 | } | |
450 | ||
fcca7926 BW |
451 | /* |
452 | * Generally this is called implicitly by the register read function. However, | |
453 | * if some sequence requires the GT to not power down then this function should | |
454 | * be called at the beginning of the sequence followed by a call to | |
455 | * gen6_gt_force_wake_put() at the end of the sequence. | |
456 | */ | |
457 | void gen6_gt_force_wake_get(struct drm_i915_private *dev_priv) | |
458 | { | |
9f1f46a4 | 459 | unsigned long irqflags; |
fcca7926 | 460 | |
9f1f46a4 DV |
461 | spin_lock_irqsave(&dev_priv->gt_lock, irqflags); |
462 | if (dev_priv->forcewake_count++ == 0) | |
8d715f00 | 463 | dev_priv->display.force_wake_get(dev_priv); |
9f1f46a4 | 464 | spin_unlock_irqrestore(&dev_priv->gt_lock, irqflags); |
fcca7926 BW |
465 | } |
466 | ||
ee64cbdb BW |
467 | static void gen6_gt_check_fifodbg(struct drm_i915_private *dev_priv) |
468 | { | |
469 | u32 gtfifodbg; | |
470 | gtfifodbg = I915_READ_NOTRACE(GTFIFODBG); | |
471 | if (WARN(gtfifodbg & GT_FIFO_CPU_ERROR_MASK, | |
472 | "MMIO read or write has been dropped %x\n", gtfifodbg)) | |
473 | I915_WRITE_NOTRACE(GTFIFODBG, GT_FIFO_CPU_ERROR_MASK); | |
474 | } | |
475 | ||
8d715f00 | 476 | void __gen6_gt_force_wake_put(struct drm_i915_private *dev_priv) |
eb43f4af CW |
477 | { |
478 | I915_WRITE_NOTRACE(FORCEWAKE, 0); | |
ee64cbdb BW |
479 | /* The below doubles as a POSTING_READ */ |
480 | gen6_gt_check_fifodbg(dev_priv); | |
eb43f4af CW |
481 | } |
482 | ||
8d715f00 KP |
483 | void __gen6_gt_force_wake_mt_put(struct drm_i915_private *dev_priv) |
484 | { | |
6b26c86d | 485 | I915_WRITE_NOTRACE(FORCEWAKE_MT, _MASKED_BIT_DISABLE(1)); |
ee64cbdb BW |
486 | /* The below doubles as a POSTING_READ */ |
487 | gen6_gt_check_fifodbg(dev_priv); | |
8d715f00 KP |
488 | } |
489 | ||
fcca7926 BW |
490 | /* |
491 | * see gen6_gt_force_wake_get() | |
492 | */ | |
493 | void gen6_gt_force_wake_put(struct drm_i915_private *dev_priv) | |
494 | { | |
9f1f46a4 | 495 | unsigned long irqflags; |
fcca7926 | 496 | |
9f1f46a4 DV |
497 | spin_lock_irqsave(&dev_priv->gt_lock, irqflags); |
498 | if (--dev_priv->forcewake_count == 0) | |
8d715f00 | 499 | dev_priv->display.force_wake_put(dev_priv); |
9f1f46a4 | 500 | spin_unlock_irqrestore(&dev_priv->gt_lock, irqflags); |
fcca7926 BW |
501 | } |
502 | ||
67a3744f | 503 | int __gen6_gt_wait_for_fifo(struct drm_i915_private *dev_priv) |
91355834 | 504 | { |
67a3744f BW |
505 | int ret = 0; |
506 | ||
0206e353 | 507 | if (dev_priv->gt_fifo_count < GT_FIFO_NUM_RESERVED_ENTRIES) { |
95736720 CW |
508 | int loop = 500; |
509 | u32 fifo = I915_READ_NOTRACE(GT_FIFO_FREE_ENTRIES); | |
510 | while (fifo <= GT_FIFO_NUM_RESERVED_ENTRIES && loop--) { | |
511 | udelay(10); | |
512 | fifo = I915_READ_NOTRACE(GT_FIFO_FREE_ENTRIES); | |
513 | } | |
67a3744f BW |
514 | if (WARN_ON(loop < 0 && fifo <= GT_FIFO_NUM_RESERVED_ENTRIES)) |
515 | ++ret; | |
95736720 | 516 | dev_priv->gt_fifo_count = fifo; |
91355834 | 517 | } |
95736720 | 518 | dev_priv->gt_fifo_count--; |
67a3744f BW |
519 | |
520 | return ret; | |
91355834 CW |
521 | } |
522 | ||
575155a9 JB |
523 | void vlv_force_wake_get(struct drm_i915_private *dev_priv) |
524 | { | |
525 | int count; | |
526 | ||
527 | count = 0; | |
528 | ||
529 | /* Already awake? */ | |
530 | if ((I915_READ(0x130094) & 0xa1) == 0xa1) | |
531 | return; | |
532 | ||
533 | I915_WRITE_NOTRACE(FORCEWAKE_VLV, 0xffffffff); | |
534 | POSTING_READ(FORCEWAKE_VLV); | |
535 | ||
536 | count = 0; | |
537 | while (count++ < 50 && (I915_READ_NOTRACE(FORCEWAKE_ACK_VLV) & 1) == 0) | |
538 | udelay(10); | |
539 | } | |
540 | ||
541 | void vlv_force_wake_put(struct drm_i915_private *dev_priv) | |
542 | { | |
543 | I915_WRITE_NOTRACE(FORCEWAKE_VLV, 0xffff0000); | |
544 | /* FIXME: confirm VLV behavior with Punit folks */ | |
545 | POSTING_READ(FORCEWAKE_VLV); | |
546 | } | |
547 | ||
84b79f8d | 548 | static int i915_drm_freeze(struct drm_device *dev) |
ba8bbcf6 | 549 | { |
61caf87c RW |
550 | struct drm_i915_private *dev_priv = dev->dev_private; |
551 | ||
5bcf719b DA |
552 | drm_kms_helper_poll_disable(dev); |
553 | ||
ba8bbcf6 | 554 | pci_save_state(dev->pdev); |
ba8bbcf6 | 555 | |
5669fcac | 556 | /* If KMS is active, we do the leavevt stuff here */ |
226485e9 | 557 | if (drm_core_check_feature(dev, DRIVER_MODESET)) { |
84b79f8d RW |
558 | int error = i915_gem_idle(dev); |
559 | if (error) { | |
226485e9 | 560 | dev_err(&dev->pdev->dev, |
84b79f8d RW |
561 | "GEM idle failed, resume might fail\n"); |
562 | return error; | |
563 | } | |
226485e9 | 564 | drm_irq_uninstall(dev); |
5669fcac JB |
565 | } |
566 | ||
9e06dd39 JB |
567 | i915_save_state(dev); |
568 | ||
44834a67 | 569 | intel_opregion_fini(dev); |
8ee1c3db | 570 | |
84b79f8d RW |
571 | /* Modeset on resume, not lid events */ |
572 | dev_priv->modeset_on_lid = 0; | |
61caf87c | 573 | |
3fa016a0 DA |
574 | console_lock(); |
575 | intel_fbdev_set_suspend(dev, 1); | |
576 | console_unlock(); | |
577 | ||
61caf87c | 578 | return 0; |
84b79f8d RW |
579 | } |
580 | ||
6a9ee8af | 581 | int i915_suspend(struct drm_device *dev, pm_message_t state) |
84b79f8d RW |
582 | { |
583 | int error; | |
584 | ||
585 | if (!dev || !dev->dev_private) { | |
586 | DRM_ERROR("dev: %p\n", dev); | |
587 | DRM_ERROR("DRM not initialized, aborting suspend.\n"); | |
588 | return -ENODEV; | |
589 | } | |
590 | ||
591 | if (state.event == PM_EVENT_PRETHAW) | |
592 | return 0; | |
593 | ||
5bcf719b DA |
594 | |
595 | if (dev->switch_power_state == DRM_SWITCH_POWER_OFF) | |
596 | return 0; | |
6eecba33 | 597 | |
84b79f8d RW |
598 | error = i915_drm_freeze(dev); |
599 | if (error) | |
600 | return error; | |
601 | ||
b932ccb5 DA |
602 | if (state.event == PM_EVENT_SUSPEND) { |
603 | /* Shut down the device */ | |
604 | pci_disable_device(dev->pdev); | |
605 | pci_set_power_state(dev->pdev, PCI_D3hot); | |
606 | } | |
ba8bbcf6 JB |
607 | |
608 | return 0; | |
609 | } | |
610 | ||
84b79f8d | 611 | static int i915_drm_thaw(struct drm_device *dev) |
ba8bbcf6 | 612 | { |
5669fcac | 613 | struct drm_i915_private *dev_priv = dev->dev_private; |
84b79f8d | 614 | int error = 0; |
8ee1c3db | 615 | |
d1c3b177 CW |
616 | if (drm_core_check_feature(dev, DRIVER_MODESET)) { |
617 | mutex_lock(&dev->struct_mutex); | |
618 | i915_gem_restore_gtt_mappings(dev); | |
619 | mutex_unlock(&dev->struct_mutex); | |
620 | } | |
621 | ||
61caf87c | 622 | i915_restore_state(dev); |
44834a67 | 623 | intel_opregion_setup(dev); |
61caf87c | 624 | |
5669fcac JB |
625 | /* KMS EnterVT equivalent */ |
626 | if (drm_core_check_feature(dev, DRIVER_MODESET)) { | |
627 | mutex_lock(&dev->struct_mutex); | |
628 | dev_priv->mm.suspended = 0; | |
629 | ||
f691e2f4 | 630 | error = i915_gem_init_hw(dev); |
5669fcac | 631 | mutex_unlock(&dev->struct_mutex); |
226485e9 | 632 | |
9fb526db KP |
633 | if (HAS_PCH_SPLIT(dev)) |
634 | ironlake_init_pch_refclk(dev); | |
635 | ||
500f7147 | 636 | drm_mode_config_reset(dev); |
226485e9 | 637 | drm_irq_install(dev); |
84b79f8d | 638 | |
354ff967 | 639 | /* Resume the modeset for every activated CRTC */ |
927a2f11 | 640 | mutex_lock(&dev->mode_config.mutex); |
354ff967 | 641 | drm_helper_resume_force_mode(dev); |
927a2f11 | 642 | mutex_unlock(&dev->mode_config.mutex); |
5669fcac | 643 | |
ac668088 | 644 | if (IS_IRONLAKE_M(dev)) |
d5bb081b JB |
645 | ironlake_enable_rc6(dev); |
646 | } | |
1daed3fb | 647 | |
44834a67 CW |
648 | intel_opregion_init(dev); |
649 | ||
c9354c85 | 650 | dev_priv->modeset_on_lid = 0; |
06891e27 | 651 | |
3fa016a0 DA |
652 | console_lock(); |
653 | intel_fbdev_set_suspend(dev, 0); | |
654 | console_unlock(); | |
84b79f8d RW |
655 | return error; |
656 | } | |
657 | ||
6a9ee8af | 658 | int i915_resume(struct drm_device *dev) |
84b79f8d | 659 | { |
6eecba33 CW |
660 | int ret; |
661 | ||
5bcf719b DA |
662 | if (dev->switch_power_state == DRM_SWITCH_POWER_OFF) |
663 | return 0; | |
664 | ||
84b79f8d RW |
665 | if (pci_enable_device(dev->pdev)) |
666 | return -EIO; | |
667 | ||
668 | pci_set_master(dev->pdev); | |
669 | ||
6eecba33 CW |
670 | ret = i915_drm_thaw(dev); |
671 | if (ret) | |
672 | return ret; | |
673 | ||
674 | drm_kms_helper_poll_enable(dev); | |
675 | return 0; | |
ba8bbcf6 JB |
676 | } |
677 | ||
d4b8bb2a | 678 | static int i8xx_do_reset(struct drm_device *dev) |
dc96e9b8 CW |
679 | { |
680 | struct drm_i915_private *dev_priv = dev->dev_private; | |
681 | ||
682 | if (IS_I85X(dev)) | |
683 | return -ENODEV; | |
684 | ||
685 | I915_WRITE(D_STATE, I915_READ(D_STATE) | DSTATE_GFX_RESET_I830); | |
686 | POSTING_READ(D_STATE); | |
687 | ||
688 | if (IS_I830(dev) || IS_845G(dev)) { | |
689 | I915_WRITE(DEBUG_RESET_I830, | |
690 | DEBUG_RESET_DISPLAY | | |
691 | DEBUG_RESET_RENDER | | |
692 | DEBUG_RESET_FULL); | |
693 | POSTING_READ(DEBUG_RESET_I830); | |
694 | msleep(1); | |
695 | ||
696 | I915_WRITE(DEBUG_RESET_I830, 0); | |
697 | POSTING_READ(DEBUG_RESET_I830); | |
698 | } | |
699 | ||
700 | msleep(1); | |
701 | ||
702 | I915_WRITE(D_STATE, I915_READ(D_STATE) & ~DSTATE_GFX_RESET_I830); | |
703 | POSTING_READ(D_STATE); | |
704 | ||
705 | return 0; | |
706 | } | |
707 | ||
f49f0586 KG |
708 | static int i965_reset_complete(struct drm_device *dev) |
709 | { | |
710 | u8 gdrst; | |
eeccdcac | 711 | pci_read_config_byte(dev->pdev, I965_GDRST, &gdrst); |
5fe9fe8c | 712 | return (gdrst & GRDOM_RESET_ENABLE) == 0; |
f49f0586 KG |
713 | } |
714 | ||
d4b8bb2a | 715 | static int i965_do_reset(struct drm_device *dev) |
0573ed4a | 716 | { |
5ccce180 | 717 | int ret; |
0573ed4a KG |
718 | u8 gdrst; |
719 | ||
ae681d96 CW |
720 | /* |
721 | * Set the domains we want to reset (GRDOM/bits 2 and 3) as | |
722 | * well as the reset bit (GR/bit 0). Setting the GR bit | |
723 | * triggers the reset; when done, the hardware will clear it. | |
724 | */ | |
0573ed4a | 725 | pci_read_config_byte(dev->pdev, I965_GDRST, &gdrst); |
d4b8bb2a | 726 | pci_write_config_byte(dev->pdev, I965_GDRST, |
5ccce180 DV |
727 | gdrst | GRDOM_RENDER | |
728 | GRDOM_RESET_ENABLE); | |
729 | ret = wait_for(i965_reset_complete(dev), 500); | |
730 | if (ret) | |
731 | return ret; | |
732 | ||
733 | /* We can't reset render&media without also resetting display ... */ | |
734 | pci_read_config_byte(dev->pdev, I965_GDRST, &gdrst); | |
735 | pci_write_config_byte(dev->pdev, I965_GDRST, | |
736 | gdrst | GRDOM_MEDIA | | |
737 | GRDOM_RESET_ENABLE); | |
0573ed4a KG |
738 | |
739 | return wait_for(i965_reset_complete(dev), 500); | |
740 | } | |
741 | ||
d4b8bb2a | 742 | static int ironlake_do_reset(struct drm_device *dev) |
0573ed4a KG |
743 | { |
744 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5ccce180 DV |
745 | u32 gdrst; |
746 | int ret; | |
747 | ||
748 | gdrst = I915_READ(MCHBAR_MIRROR_BASE + ILK_GDSR); | |
749 | I915_WRITE(MCHBAR_MIRROR_BASE + ILK_GDSR, | |
750 | gdrst | GRDOM_RENDER | GRDOM_RESET_ENABLE); | |
751 | ret = wait_for(I915_READ(MCHBAR_MIRROR_BASE + ILK_GDSR) & 0x1, 500); | |
752 | if (ret) | |
753 | return ret; | |
754 | ||
755 | /* We can't reset render&media without also resetting display ... */ | |
756 | gdrst = I915_READ(MCHBAR_MIRROR_BASE + ILK_GDSR); | |
d4b8bb2a | 757 | I915_WRITE(MCHBAR_MIRROR_BASE + ILK_GDSR, |
5ccce180 | 758 | gdrst | GRDOM_MEDIA | GRDOM_RESET_ENABLE); |
0573ed4a | 759 | return wait_for(I915_READ(MCHBAR_MIRROR_BASE + ILK_GDSR) & 0x1, 500); |
ba8bbcf6 JB |
760 | } |
761 | ||
d4b8bb2a | 762 | static int gen6_do_reset(struct drm_device *dev) |
cff458c2 EA |
763 | { |
764 | struct drm_i915_private *dev_priv = dev->dev_private; | |
b6e45f86 KP |
765 | int ret; |
766 | unsigned long irqflags; | |
cff458c2 | 767 | |
286fed41 KP |
768 | /* Hold gt_lock across reset to prevent any register access |
769 | * with forcewake not set correctly | |
770 | */ | |
b6e45f86 | 771 | spin_lock_irqsave(&dev_priv->gt_lock, irqflags); |
286fed41 KP |
772 | |
773 | /* Reset the chip */ | |
774 | ||
775 | /* GEN6_GDRST is not in the gt power well, no need to check | |
776 | * for fifo space for the write or forcewake the chip for | |
777 | * the read | |
778 | */ | |
779 | I915_WRITE_NOTRACE(GEN6_GDRST, GEN6_GRDOM_FULL); | |
780 | ||
781 | /* Spin waiting for the device to ack the reset request */ | |
782 | ret = wait_for((I915_READ_NOTRACE(GEN6_GDRST) & GEN6_GRDOM_FULL) == 0, 500); | |
783 | ||
784 | /* If reset with a user forcewake, try to restore, otherwise turn it off */ | |
b6e45f86 KP |
785 | if (dev_priv->forcewake_count) |
786 | dev_priv->display.force_wake_get(dev_priv); | |
286fed41 KP |
787 | else |
788 | dev_priv->display.force_wake_put(dev_priv); | |
789 | ||
790 | /* Restore fifo count */ | |
791 | dev_priv->gt_fifo_count = I915_READ_NOTRACE(GT_FIFO_FREE_ENTRIES); | |
792 | ||
b6e45f86 KP |
793 | spin_unlock_irqrestore(&dev_priv->gt_lock, irqflags); |
794 | return ret; | |
cff458c2 EA |
795 | } |
796 | ||
d4b8bb2a | 797 | static int intel_gpu_reset(struct drm_device *dev) |
350d2706 | 798 | { |
2b9dc9a2 | 799 | struct drm_i915_private *dev_priv = dev->dev_private; |
350d2706 DV |
800 | int ret = -ENODEV; |
801 | ||
802 | switch (INTEL_INFO(dev)->gen) { | |
803 | case 7: | |
804 | case 6: | |
d4b8bb2a | 805 | ret = gen6_do_reset(dev); |
350d2706 DV |
806 | break; |
807 | case 5: | |
d4b8bb2a | 808 | ret = ironlake_do_reset(dev); |
350d2706 DV |
809 | break; |
810 | case 4: | |
d4b8bb2a | 811 | ret = i965_do_reset(dev); |
350d2706 DV |
812 | break; |
813 | case 2: | |
d4b8bb2a | 814 | ret = i8xx_do_reset(dev); |
350d2706 DV |
815 | break; |
816 | } | |
817 | ||
2b9dc9a2 DV |
818 | /* Also reset the gpu hangman. */ |
819 | if (dev_priv->stop_rings) { | |
820 | DRM_DEBUG("Simulated gpu hang, resetting stop_rings\n"); | |
821 | dev_priv->stop_rings = 0; | |
822 | if (ret == -ENODEV) { | |
823 | DRM_ERROR("Reset not implemented, but ignoring " | |
824 | "error for simulated gpu hangs\n"); | |
825 | ret = 0; | |
826 | } | |
827 | } | |
828 | ||
350d2706 DV |
829 | return ret; |
830 | } | |
831 | ||
11ed50ec | 832 | /** |
f3953dcb | 833 | * i915_reset - reset chip after a hang |
11ed50ec | 834 | * @dev: drm device to reset |
11ed50ec BG |
835 | * |
836 | * Reset the chip. Useful if a hang is detected. Returns zero on successful | |
837 | * reset or otherwise an error code. | |
838 | * | |
839 | * Procedure is fairly simple: | |
840 | * - reset the chip using the reset reg | |
841 | * - re-init context state | |
842 | * - re-init hardware status page | |
843 | * - re-init ring buffer | |
844 | * - re-init interrupt state | |
845 | * - re-init display | |
846 | */ | |
d4b8bb2a | 847 | int i915_reset(struct drm_device *dev) |
11ed50ec BG |
848 | { |
849 | drm_i915_private_t *dev_priv = dev->dev_private; | |
0573ed4a | 850 | int ret; |
11ed50ec | 851 | |
d78cb50b CW |
852 | if (!i915_try_reset) |
853 | return 0; | |
854 | ||
340479aa CW |
855 | if (!mutex_trylock(&dev->struct_mutex)) |
856 | return -EBUSY; | |
11ed50ec | 857 | |
e5eb3d63 DV |
858 | dev_priv->stop_rings = 0; |
859 | ||
069efc1d | 860 | i915_gem_reset(dev); |
77f01230 | 861 | |
f803aa55 | 862 | ret = -ENODEV; |
350d2706 | 863 | if (get_seconds() - dev_priv->last_gpu_reset < 5) |
ae681d96 | 864 | DRM_ERROR("GPU hanging too fast, declaring wedged!\n"); |
350d2706 | 865 | else |
d4b8bb2a | 866 | ret = intel_gpu_reset(dev); |
350d2706 | 867 | |
ae681d96 | 868 | dev_priv->last_gpu_reset = get_seconds(); |
0573ed4a | 869 | if (ret) { |
f803aa55 | 870 | DRM_ERROR("Failed to reset chip.\n"); |
f953c935 | 871 | mutex_unlock(&dev->struct_mutex); |
f803aa55 | 872 | return ret; |
11ed50ec BG |
873 | } |
874 | ||
875 | /* Ok, now get things going again... */ | |
876 | ||
877 | /* | |
878 | * Everything depends on having the GTT running, so we need to start | |
879 | * there. Fortunately we don't need to do this unless we reset the | |
880 | * chip at a PCI level. | |
881 | * | |
882 | * Next we need to restore the context, but we don't use those | |
883 | * yet either... | |
884 | * | |
885 | * Ring buffer needs to be re-initialized in the KMS case, or if X | |
886 | * was running at the time of the reset (i.e. we weren't VT | |
887 | * switched away). | |
888 | */ | |
889 | if (drm_core_check_feature(dev, DRIVER_MODESET) || | |
8187a2b7 | 890 | !dev_priv->mm.suspended) { |
11ed50ec | 891 | dev_priv->mm.suspended = 0; |
75a6898f | 892 | |
f691e2f4 DV |
893 | i915_gem_init_swizzling(dev); |
894 | ||
1ec14ad3 | 895 | dev_priv->ring[RCS].init(&dev_priv->ring[RCS]); |
75a6898f | 896 | if (HAS_BSD(dev)) |
1ec14ad3 | 897 | dev_priv->ring[VCS].init(&dev_priv->ring[VCS]); |
75a6898f | 898 | if (HAS_BLT(dev)) |
1ec14ad3 | 899 | dev_priv->ring[BCS].init(&dev_priv->ring[BCS]); |
75a6898f | 900 | |
e21af88d DV |
901 | i915_gem_init_ppgtt(dev); |
902 | ||
11ed50ec | 903 | mutex_unlock(&dev->struct_mutex); |
f817586c DV |
904 | |
905 | if (drm_core_check_feature(dev, DRIVER_MODESET)) | |
906 | intel_modeset_init_hw(dev); | |
907 | ||
11ed50ec BG |
908 | drm_irq_uninstall(dev); |
909 | drm_irq_install(dev); | |
bcbc324a DV |
910 | } else { |
911 | mutex_unlock(&dev->struct_mutex); | |
11ed50ec BG |
912 | } |
913 | ||
11ed50ec BG |
914 | return 0; |
915 | } | |
916 | ||
917 | ||
112b715e KH |
918 | static int __devinit |
919 | i915_pci_probe(struct pci_dev *pdev, const struct pci_device_id *ent) | |
920 | { | |
5fe49d86 CW |
921 | /* Only bind to function 0 of the device. Early generations |
922 | * used function 1 as a placeholder for multi-head. This causes | |
923 | * us confusion instead, especially on the systems where both | |
924 | * functions have the same PCI-ID! | |
925 | */ | |
926 | if (PCI_FUNC(pdev->devfn)) | |
927 | return -ENODEV; | |
928 | ||
dcdb1674 | 929 | return drm_get_pci_dev(pdev, ent, &driver); |
112b715e KH |
930 | } |
931 | ||
932 | static void | |
933 | i915_pci_remove(struct pci_dev *pdev) | |
934 | { | |
935 | struct drm_device *dev = pci_get_drvdata(pdev); | |
936 | ||
937 | drm_put_dev(dev); | |
938 | } | |
939 | ||
84b79f8d | 940 | static int i915_pm_suspend(struct device *dev) |
112b715e | 941 | { |
84b79f8d RW |
942 | struct pci_dev *pdev = to_pci_dev(dev); |
943 | struct drm_device *drm_dev = pci_get_drvdata(pdev); | |
944 | int error; | |
112b715e | 945 | |
84b79f8d RW |
946 | if (!drm_dev || !drm_dev->dev_private) { |
947 | dev_err(dev, "DRM not initialized, aborting suspend.\n"); | |
948 | return -ENODEV; | |
949 | } | |
112b715e | 950 | |
5bcf719b DA |
951 | if (drm_dev->switch_power_state == DRM_SWITCH_POWER_OFF) |
952 | return 0; | |
953 | ||
84b79f8d RW |
954 | error = i915_drm_freeze(drm_dev); |
955 | if (error) | |
956 | return error; | |
112b715e | 957 | |
84b79f8d RW |
958 | pci_disable_device(pdev); |
959 | pci_set_power_state(pdev, PCI_D3hot); | |
cbda12d7 | 960 | |
84b79f8d | 961 | return 0; |
cbda12d7 ZW |
962 | } |
963 | ||
84b79f8d | 964 | static int i915_pm_resume(struct device *dev) |
cbda12d7 | 965 | { |
84b79f8d RW |
966 | struct pci_dev *pdev = to_pci_dev(dev); |
967 | struct drm_device *drm_dev = pci_get_drvdata(pdev); | |
968 | ||
969 | return i915_resume(drm_dev); | |
cbda12d7 ZW |
970 | } |
971 | ||
84b79f8d | 972 | static int i915_pm_freeze(struct device *dev) |
cbda12d7 | 973 | { |
84b79f8d RW |
974 | struct pci_dev *pdev = to_pci_dev(dev); |
975 | struct drm_device *drm_dev = pci_get_drvdata(pdev); | |
976 | ||
977 | if (!drm_dev || !drm_dev->dev_private) { | |
978 | dev_err(dev, "DRM not initialized, aborting suspend.\n"); | |
979 | return -ENODEV; | |
980 | } | |
981 | ||
982 | return i915_drm_freeze(drm_dev); | |
cbda12d7 ZW |
983 | } |
984 | ||
84b79f8d | 985 | static int i915_pm_thaw(struct device *dev) |
cbda12d7 | 986 | { |
84b79f8d RW |
987 | struct pci_dev *pdev = to_pci_dev(dev); |
988 | struct drm_device *drm_dev = pci_get_drvdata(pdev); | |
989 | ||
990 | return i915_drm_thaw(drm_dev); | |
cbda12d7 ZW |
991 | } |
992 | ||
84b79f8d | 993 | static int i915_pm_poweroff(struct device *dev) |
cbda12d7 | 994 | { |
84b79f8d RW |
995 | struct pci_dev *pdev = to_pci_dev(dev); |
996 | struct drm_device *drm_dev = pci_get_drvdata(pdev); | |
84b79f8d | 997 | |
61caf87c | 998 | return i915_drm_freeze(drm_dev); |
cbda12d7 ZW |
999 | } |
1000 | ||
b4b78d12 | 1001 | static const struct dev_pm_ops i915_pm_ops = { |
0206e353 AJ |
1002 | .suspend = i915_pm_suspend, |
1003 | .resume = i915_pm_resume, | |
1004 | .freeze = i915_pm_freeze, | |
1005 | .thaw = i915_pm_thaw, | |
1006 | .poweroff = i915_pm_poweroff, | |
1007 | .restore = i915_pm_resume, | |
cbda12d7 ZW |
1008 | }; |
1009 | ||
de151cf6 JB |
1010 | static struct vm_operations_struct i915_gem_vm_ops = { |
1011 | .fault = i915_gem_fault, | |
ab00b3e5 JB |
1012 | .open = drm_gem_vm_open, |
1013 | .close = drm_gem_vm_close, | |
de151cf6 JB |
1014 | }; |
1015 | ||
e08e96de AV |
1016 | static const struct file_operations i915_driver_fops = { |
1017 | .owner = THIS_MODULE, | |
1018 | .open = drm_open, | |
1019 | .release = drm_release, | |
1020 | .unlocked_ioctl = drm_ioctl, | |
1021 | .mmap = drm_gem_mmap, | |
1022 | .poll = drm_poll, | |
1023 | .fasync = drm_fasync, | |
1024 | .read = drm_read, | |
1025 | #ifdef CONFIG_COMPAT | |
1026 | .compat_ioctl = i915_compat_ioctl, | |
1027 | #endif | |
1028 | .llseek = noop_llseek, | |
1029 | }; | |
1030 | ||
1da177e4 | 1031 | static struct drm_driver driver = { |
0c54781b MW |
1032 | /* Don't use MTRRs here; the Xserver or userspace app should |
1033 | * deal with them for Intel hardware. | |
792d2b9a | 1034 | */ |
673a394b EA |
1035 | .driver_features = |
1036 | DRIVER_USE_AGP | DRIVER_REQUIRE_AGP | /* DRIVER_USE_MTRR |*/ | |
1037 | DRIVER_HAVE_IRQ | DRIVER_IRQ_SHARED | DRIVER_GEM, | |
22eae947 | 1038 | .load = i915_driver_load, |
ba8bbcf6 | 1039 | .unload = i915_driver_unload, |
673a394b | 1040 | .open = i915_driver_open, |
22eae947 DA |
1041 | .lastclose = i915_driver_lastclose, |
1042 | .preclose = i915_driver_preclose, | |
673a394b | 1043 | .postclose = i915_driver_postclose, |
d8e29209 RW |
1044 | |
1045 | /* Used in place of i915_pm_ops for non-DRIVER_MODESET */ | |
1046 | .suspend = i915_suspend, | |
1047 | .resume = i915_resume, | |
1048 | ||
cda17380 | 1049 | .device_is_agp = i915_driver_device_is_agp, |
1da177e4 | 1050 | .reclaim_buffers = drm_core_reclaim_buffers, |
7c1c2871 DA |
1051 | .master_create = i915_master_create, |
1052 | .master_destroy = i915_master_destroy, | |
955b12de | 1053 | #if defined(CONFIG_DEBUG_FS) |
27c202ad BG |
1054 | .debugfs_init = i915_debugfs_init, |
1055 | .debugfs_cleanup = i915_debugfs_cleanup, | |
955b12de | 1056 | #endif |
673a394b EA |
1057 | .gem_init_object = i915_gem_init_object, |
1058 | .gem_free_object = i915_gem_free_object, | |
de151cf6 | 1059 | .gem_vm_ops = &i915_gem_vm_ops, |
ff72145b DA |
1060 | .dumb_create = i915_gem_dumb_create, |
1061 | .dumb_map_offset = i915_gem_mmap_gtt, | |
1062 | .dumb_destroy = i915_gem_dumb_destroy, | |
1da177e4 | 1063 | .ioctls = i915_ioctls, |
e08e96de | 1064 | .fops = &i915_driver_fops, |
22eae947 DA |
1065 | .name = DRIVER_NAME, |
1066 | .desc = DRIVER_DESC, | |
1067 | .date = DRIVER_DATE, | |
1068 | .major = DRIVER_MAJOR, | |
1069 | .minor = DRIVER_MINOR, | |
1070 | .patchlevel = DRIVER_PATCHLEVEL, | |
1da177e4 LT |
1071 | }; |
1072 | ||
8410ea3b DA |
1073 | static struct pci_driver i915_pci_driver = { |
1074 | .name = DRIVER_NAME, | |
1075 | .id_table = pciidlist, | |
1076 | .probe = i915_pci_probe, | |
1077 | .remove = i915_pci_remove, | |
1078 | .driver.pm = &i915_pm_ops, | |
1079 | }; | |
1080 | ||
1da177e4 LT |
1081 | static int __init i915_init(void) |
1082 | { | |
1f7a6e37 ZW |
1083 | if (!intel_agp_enabled) { |
1084 | DRM_ERROR("drm/i915 can't work without intel_agp module!\n"); | |
1085 | return -ENODEV; | |
1086 | } | |
1087 | ||
1da177e4 | 1088 | driver.num_ioctls = i915_max_ioctl; |
79e53945 JB |
1089 | |
1090 | /* | |
1091 | * If CONFIG_DRM_I915_KMS is set, default to KMS unless | |
1092 | * explicitly disabled with the module pararmeter. | |
1093 | * | |
1094 | * Otherwise, just follow the parameter (defaulting to off). | |
1095 | * | |
1096 | * Allow optional vga_text_mode_force boot option to override | |
1097 | * the default behavior. | |
1098 | */ | |
1099 | #if defined(CONFIG_DRM_I915_KMS) | |
1100 | if (i915_modeset != 0) | |
1101 | driver.driver_features |= DRIVER_MODESET; | |
1102 | #endif | |
1103 | if (i915_modeset == 1) | |
1104 | driver.driver_features |= DRIVER_MODESET; | |
1105 | ||
1106 | #ifdef CONFIG_VGA_CONSOLE | |
1107 | if (vgacon_text_force() && i915_modeset == -1) | |
1108 | driver.driver_features &= ~DRIVER_MODESET; | |
1109 | #endif | |
1110 | ||
3885c6bb CW |
1111 | if (!(driver.driver_features & DRIVER_MODESET)) |
1112 | driver.get_vblank_timestamp = NULL; | |
1113 | ||
8410ea3b | 1114 | return drm_pci_init(&driver, &i915_pci_driver); |
1da177e4 LT |
1115 | } |
1116 | ||
1117 | static void __exit i915_exit(void) | |
1118 | { | |
8410ea3b | 1119 | drm_pci_exit(&driver, &i915_pci_driver); |
1da177e4 LT |
1120 | } |
1121 | ||
1122 | module_init(i915_init); | |
1123 | module_exit(i915_exit); | |
1124 | ||
b5e89ed5 DA |
1125 | MODULE_AUTHOR(DRIVER_AUTHOR); |
1126 | MODULE_DESCRIPTION(DRIVER_DESC); | |
1da177e4 | 1127 | MODULE_LICENSE("GPL and additional rights"); |
f7000883 | 1128 | |
b7d84096 JB |
1129 | /* We give fast paths for the really cool registers */ |
1130 | #define NEEDS_FORCE_WAKE(dev_priv, reg) \ | |
1131 | (((dev_priv)->info->gen >= 6) && \ | |
1132 | ((reg) < 0x40000) && \ | |
575155a9 JB |
1133 | ((reg) != FORCEWAKE)) && \ |
1134 | (!IS_VALLEYVIEW((dev_priv)->dev)) | |
b7d84096 | 1135 | |
f7000883 AK |
1136 | #define __i915_read(x, y) \ |
1137 | u##x i915_read##x(struct drm_i915_private *dev_priv, u32 reg) { \ | |
1138 | u##x val = 0; \ | |
1139 | if (NEEDS_FORCE_WAKE((dev_priv), (reg))) { \ | |
c937504e KP |
1140 | unsigned long irqflags; \ |
1141 | spin_lock_irqsave(&dev_priv->gt_lock, irqflags); \ | |
1142 | if (dev_priv->forcewake_count == 0) \ | |
1143 | dev_priv->display.force_wake_get(dev_priv); \ | |
f7000883 | 1144 | val = read##y(dev_priv->regs + reg); \ |
c937504e KP |
1145 | if (dev_priv->forcewake_count == 0) \ |
1146 | dev_priv->display.force_wake_put(dev_priv); \ | |
1147 | spin_unlock_irqrestore(&dev_priv->gt_lock, irqflags); \ | |
f7000883 AK |
1148 | } else { \ |
1149 | val = read##y(dev_priv->regs + reg); \ | |
1150 | } \ | |
1151 | trace_i915_reg_rw(false, reg, val, sizeof(val)); \ | |
1152 | return val; \ | |
1153 | } | |
1154 | ||
1155 | __i915_read(8, b) | |
1156 | __i915_read(16, w) | |
1157 | __i915_read(32, l) | |
1158 | __i915_read(64, q) | |
1159 | #undef __i915_read | |
1160 | ||
1161 | #define __i915_write(x, y) \ | |
1162 | void i915_write##x(struct drm_i915_private *dev_priv, u32 reg, u##x val) { \ | |
67a3744f | 1163 | u32 __fifo_ret = 0; \ |
f7000883 AK |
1164 | trace_i915_reg_rw(true, reg, val, sizeof(val)); \ |
1165 | if (NEEDS_FORCE_WAKE((dev_priv), (reg))) { \ | |
67a3744f | 1166 | __fifo_ret = __gen6_gt_wait_for_fifo(dev_priv); \ |
f7000883 AK |
1167 | } \ |
1168 | write##y(val, dev_priv->regs + reg); \ | |
67a3744f BW |
1169 | if (unlikely(__fifo_ret)) { \ |
1170 | gen6_gt_check_fifodbg(dev_priv); \ | |
1171 | } \ | |
f7000883 AK |
1172 | } |
1173 | __i915_write(8, b) | |
1174 | __i915_write(16, w) | |
1175 | __i915_write(32, l) | |
1176 | __i915_write(64, q) | |
1177 | #undef __i915_write |