]>
Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* i915_drv.c -- i830,i845,i855,i865,i915 driver -*- linux-c -*- |
2 | */ | |
0d6aa60b | 3 | /* |
bc54fd1a | 4 | * |
1da177e4 LT |
5 | * Copyright 2003 Tungsten Graphics, Inc., Cedar Park, Texas. |
6 | * All Rights Reserved. | |
bc54fd1a DA |
7 | * |
8 | * Permission is hereby granted, free of charge, to any person obtaining a | |
9 | * copy of this software and associated documentation files (the | |
10 | * "Software"), to deal in the Software without restriction, including | |
11 | * without limitation the rights to use, copy, modify, merge, publish, | |
12 | * distribute, sub license, and/or sell copies of the Software, and to | |
13 | * permit persons to whom the Software is furnished to do so, subject to | |
14 | * the following conditions: | |
15 | * | |
16 | * The above copyright notice and this permission notice (including the | |
17 | * next paragraph) shall be included in all copies or substantial portions | |
18 | * of the Software. | |
19 | * | |
20 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS | |
21 | * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF | |
22 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. | |
23 | * IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR | |
24 | * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, | |
25 | * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE | |
26 | * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE. | |
27 | * | |
0d6aa60b | 28 | */ |
1da177e4 | 29 | |
5669fcac | 30 | #include <linux/device.h> |
760285e7 DH |
31 | #include <drm/drmP.h> |
32 | #include <drm/i915_drm.h> | |
1da177e4 | 33 | #include "i915_drv.h" |
990bbdad | 34 | #include "i915_trace.h" |
f49f0586 | 35 | #include "intel_drv.h" |
1da177e4 | 36 | |
79e53945 | 37 | #include <linux/console.h> |
e0cd3608 | 38 | #include <linux/module.h> |
760285e7 | 39 | #include <drm/drm_crtc_helper.h> |
79e53945 | 40 | |
a35d9d3c | 41 | static int i915_modeset __read_mostly = -1; |
79e53945 | 42 | module_param_named(modeset, i915_modeset, int, 0400); |
6e96e775 BW |
43 | MODULE_PARM_DESC(modeset, |
44 | "Use kernel modesetting [KMS] (0=DRM_I915_KMS from .config, " | |
45 | "1=on, -1=force vga console preference [default])"); | |
79e53945 | 46 | |
a35d9d3c | 47 | unsigned int i915_fbpercrtc __always_unused = 0; |
79e53945 | 48 | module_param_named(fbpercrtc, i915_fbpercrtc, int, 0400); |
1da177e4 | 49 | |
a726915c | 50 | int i915_panel_ignore_lid __read_mostly = 1; |
fca87409 | 51 | module_param_named(panel_ignore_lid, i915_panel_ignore_lid, int, 0600); |
6e96e775 | 52 | MODULE_PARM_DESC(panel_ignore_lid, |
a726915c DV |
53 | "Override lid status (0=autodetect, 1=autodetect disabled [default], " |
54 | "-1=force lid closed, -2=force lid open)"); | |
fca87409 | 55 | |
a35d9d3c | 56 | unsigned int i915_powersave __read_mostly = 1; |
0aa99277 | 57 | module_param_named(powersave, i915_powersave, int, 0600); |
6e96e775 BW |
58 | MODULE_PARM_DESC(powersave, |
59 | "Enable powersavings, fbc, downclocking, etc. (default: true)"); | |
652c393a | 60 | |
f45b5557 | 61 | int i915_semaphores __read_mostly = -1; |
a1656b90 | 62 | module_param_named(semaphores, i915_semaphores, int, 0600); |
6e96e775 | 63 | MODULE_PARM_DESC(semaphores, |
f45b5557 | 64 | "Use semaphores for inter-ring sync (default: -1 (use per-chip defaults))"); |
a1656b90 | 65 | |
c0f372b3 | 66 | int i915_enable_rc6 __read_mostly = -1; |
f57f9c16 | 67 | module_param_named(i915_enable_rc6, i915_enable_rc6, int, 0400); |
6e96e775 | 68 | MODULE_PARM_DESC(i915_enable_rc6, |
83b7f9ac ED |
69 | "Enable power-saving render C-state 6. " |
70 | "Different stages can be selected via bitmask values " | |
71 | "(0 = disable; 1 = enable rc6; 2 = enable deep rc6; 4 = enable deepest rc6). " | |
72 | "For example, 3 would enable rc6 and deep rc6, and 7 would enable everything. " | |
73 | "default: -1 (use per-chip default)"); | |
ac668088 | 74 | |
4415e63b | 75 | int i915_enable_fbc __read_mostly = -1; |
c1a9f047 | 76 | module_param_named(i915_enable_fbc, i915_enable_fbc, int, 0600); |
6e96e775 BW |
77 | MODULE_PARM_DESC(i915_enable_fbc, |
78 | "Enable frame buffer compression for power savings " | |
cd0de039 | 79 | "(default: -1 (use per-chip default))"); |
c1a9f047 | 80 | |
a35d9d3c | 81 | unsigned int i915_lvds_downclock __read_mostly = 0; |
33814341 | 82 | module_param_named(lvds_downclock, i915_lvds_downclock, int, 0400); |
6e96e775 BW |
83 | MODULE_PARM_DESC(lvds_downclock, |
84 | "Use panel (LVDS/eDP) downclocking for power savings " | |
85 | "(default: false)"); | |
33814341 | 86 | |
121d527a TI |
87 | int i915_lvds_channel_mode __read_mostly; |
88 | module_param_named(lvds_channel_mode, i915_lvds_channel_mode, int, 0600); | |
89 | MODULE_PARM_DESC(lvds_channel_mode, | |
90 | "Specify LVDS channel mode " | |
91 | "(0=probe BIOS [default], 1=single-channel, 2=dual-channel)"); | |
92 | ||
4415e63b | 93 | int i915_panel_use_ssc __read_mostly = -1; |
a7615030 | 94 | module_param_named(lvds_use_ssc, i915_panel_use_ssc, int, 0600); |
6e96e775 BW |
95 | MODULE_PARM_DESC(lvds_use_ssc, |
96 | "Use Spread Spectrum Clock with panels [LVDS/eDP] " | |
72bbe58c | 97 | "(default: auto from VBT)"); |
a7615030 | 98 | |
a35d9d3c | 99 | int i915_vbt_sdvo_panel_type __read_mostly = -1; |
5a1e5b6c | 100 | module_param_named(vbt_sdvo_panel_type, i915_vbt_sdvo_panel_type, int, 0600); |
6e96e775 | 101 | MODULE_PARM_DESC(vbt_sdvo_panel_type, |
c10e408a MF |
102 | "Override/Ignore selection of SDVO panel mode in the VBT " |
103 | "(-2=ignore, -1=auto [default], index in VBT BIOS table)"); | |
5a1e5b6c | 104 | |
a35d9d3c | 105 | static bool i915_try_reset __read_mostly = true; |
d78cb50b | 106 | module_param_named(reset, i915_try_reset, bool, 0600); |
6e96e775 | 107 | MODULE_PARM_DESC(reset, "Attempt GPU resets (default: true)"); |
d78cb50b | 108 | |
a35d9d3c | 109 | bool i915_enable_hangcheck __read_mostly = true; |
3e0dc6b0 | 110 | module_param_named(enable_hangcheck, i915_enable_hangcheck, bool, 0644); |
6e96e775 BW |
111 | MODULE_PARM_DESC(enable_hangcheck, |
112 | "Periodically check GPU activity for detecting hangs. " | |
113 | "WARNING: Disabling this can cause system wide hangs. " | |
114 | "(default: true)"); | |
3e0dc6b0 | 115 | |
650dc07e DV |
116 | int i915_enable_ppgtt __read_mostly = -1; |
117 | module_param_named(i915_enable_ppgtt, i915_enable_ppgtt, int, 0600); | |
e21af88d DV |
118 | MODULE_PARM_DESC(i915_enable_ppgtt, |
119 | "Enable PPGTT (default: true)"); | |
120 | ||
0a3af268 RV |
121 | unsigned int i915_preliminary_hw_support __read_mostly = 0; |
122 | module_param_named(preliminary_hw_support, i915_preliminary_hw_support, int, 0600); | |
123 | MODULE_PARM_DESC(preliminary_hw_support, | |
c4aaf350 | 124 | "Enable preliminary hardware support. (default: false)"); |
0a3af268 | 125 | |
112b715e | 126 | static struct drm_driver driver; |
1f7a6e37 | 127 | extern int intel_agp_enabled; |
112b715e | 128 | |
cfdf1fa2 | 129 | #define INTEL_VGA_DEVICE(id, info) { \ |
80a2901d | 130 | .class = PCI_BASE_CLASS_DISPLAY << 16, \ |
934f992c | 131 | .class_mask = 0xff0000, \ |
49ae35f2 KH |
132 | .vendor = 0x8086, \ |
133 | .device = id, \ | |
134 | .subvendor = PCI_ANY_ID, \ | |
135 | .subdevice = PCI_ANY_ID, \ | |
cfdf1fa2 KH |
136 | .driver_data = (unsigned long) info } |
137 | ||
9a7e8492 | 138 | static const struct intel_device_info intel_i830_info = { |
a6c45cf0 | 139 | .gen = 2, .is_mobile = 1, .cursor_needs_physical = 1, |
31578148 | 140 | .has_overlay = 1, .overlay_needs_physical = 1, |
cfdf1fa2 KH |
141 | }; |
142 | ||
9a7e8492 | 143 | static const struct intel_device_info intel_845g_info = { |
a6c45cf0 | 144 | .gen = 2, |
31578148 | 145 | .has_overlay = 1, .overlay_needs_physical = 1, |
cfdf1fa2 KH |
146 | }; |
147 | ||
9a7e8492 | 148 | static const struct intel_device_info intel_i85x_info = { |
a6c45cf0 | 149 | .gen = 2, .is_i85x = 1, .is_mobile = 1, |
5ce8ba7c | 150 | .cursor_needs_physical = 1, |
31578148 | 151 | .has_overlay = 1, .overlay_needs_physical = 1, |
cfdf1fa2 KH |
152 | }; |
153 | ||
9a7e8492 | 154 | static const struct intel_device_info intel_i865g_info = { |
a6c45cf0 | 155 | .gen = 2, |
31578148 | 156 | .has_overlay = 1, .overlay_needs_physical = 1, |
cfdf1fa2 KH |
157 | }; |
158 | ||
9a7e8492 | 159 | static const struct intel_device_info intel_i915g_info = { |
a6c45cf0 | 160 | .gen = 3, .is_i915g = 1, .cursor_needs_physical = 1, |
31578148 | 161 | .has_overlay = 1, .overlay_needs_physical = 1, |
cfdf1fa2 | 162 | }; |
9a7e8492 | 163 | static const struct intel_device_info intel_i915gm_info = { |
a6c45cf0 | 164 | .gen = 3, .is_mobile = 1, |
b295d1b6 | 165 | .cursor_needs_physical = 1, |
31578148 | 166 | .has_overlay = 1, .overlay_needs_physical = 1, |
a6c45cf0 | 167 | .supports_tv = 1, |
cfdf1fa2 | 168 | }; |
9a7e8492 | 169 | static const struct intel_device_info intel_i945g_info = { |
a6c45cf0 | 170 | .gen = 3, .has_hotplug = 1, .cursor_needs_physical = 1, |
31578148 | 171 | .has_overlay = 1, .overlay_needs_physical = 1, |
cfdf1fa2 | 172 | }; |
9a7e8492 | 173 | static const struct intel_device_info intel_i945gm_info = { |
a6c45cf0 | 174 | .gen = 3, .is_i945gm = 1, .is_mobile = 1, |
b295d1b6 | 175 | .has_hotplug = 1, .cursor_needs_physical = 1, |
31578148 | 176 | .has_overlay = 1, .overlay_needs_physical = 1, |
a6c45cf0 | 177 | .supports_tv = 1, |
cfdf1fa2 KH |
178 | }; |
179 | ||
9a7e8492 | 180 | static const struct intel_device_info intel_i965g_info = { |
a6c45cf0 | 181 | .gen = 4, .is_broadwater = 1, |
c96c3a8c | 182 | .has_hotplug = 1, |
31578148 | 183 | .has_overlay = 1, |
cfdf1fa2 KH |
184 | }; |
185 | ||
9a7e8492 | 186 | static const struct intel_device_info intel_i965gm_info = { |
a6c45cf0 | 187 | .gen = 4, .is_crestline = 1, |
e3c4e5dd | 188 | .is_mobile = 1, .has_fbc = 1, .has_hotplug = 1, |
31578148 | 189 | .has_overlay = 1, |
a6c45cf0 | 190 | .supports_tv = 1, |
cfdf1fa2 KH |
191 | }; |
192 | ||
9a7e8492 | 193 | static const struct intel_device_info intel_g33_info = { |
a6c45cf0 | 194 | .gen = 3, .is_g33 = 1, |
c96c3a8c | 195 | .need_gfx_hws = 1, .has_hotplug = 1, |
31578148 | 196 | .has_overlay = 1, |
cfdf1fa2 KH |
197 | }; |
198 | ||
9a7e8492 | 199 | static const struct intel_device_info intel_g45_info = { |
a6c45cf0 | 200 | .gen = 4, .is_g4x = 1, .need_gfx_hws = 1, |
c96c3a8c | 201 | .has_pipe_cxsr = 1, .has_hotplug = 1, |
92f49d9c | 202 | .has_bsd_ring = 1, |
cfdf1fa2 KH |
203 | }; |
204 | ||
9a7e8492 | 205 | static const struct intel_device_info intel_gm45_info = { |
a6c45cf0 | 206 | .gen = 4, .is_g4x = 1, |
e3c4e5dd | 207 | .is_mobile = 1, .need_gfx_hws = 1, .has_fbc = 1, |
c96c3a8c | 208 | .has_pipe_cxsr = 1, .has_hotplug = 1, |
a6c45cf0 | 209 | .supports_tv = 1, |
92f49d9c | 210 | .has_bsd_ring = 1, |
cfdf1fa2 KH |
211 | }; |
212 | ||
9a7e8492 | 213 | static const struct intel_device_info intel_pineview_info = { |
a6c45cf0 | 214 | .gen = 3, .is_g33 = 1, .is_pineview = 1, .is_mobile = 1, |
c96c3a8c | 215 | .need_gfx_hws = 1, .has_hotplug = 1, |
31578148 | 216 | .has_overlay = 1, |
cfdf1fa2 KH |
217 | }; |
218 | ||
9a7e8492 | 219 | static const struct intel_device_info intel_ironlake_d_info = { |
f00a3ddf | 220 | .gen = 5, |
5a117db7 | 221 | .need_gfx_hws = 1, .has_hotplug = 1, |
92f49d9c | 222 | .has_bsd_ring = 1, |
cfdf1fa2 KH |
223 | }; |
224 | ||
9a7e8492 | 225 | static const struct intel_device_info intel_ironlake_m_info = { |
f00a3ddf | 226 | .gen = 5, .is_mobile = 1, |
e3c4e5dd | 227 | .need_gfx_hws = 1, .has_hotplug = 1, |
c1a9f047 | 228 | .has_fbc = 1, |
92f49d9c | 229 | .has_bsd_ring = 1, |
cfdf1fa2 KH |
230 | }; |
231 | ||
9a7e8492 | 232 | static const struct intel_device_info intel_sandybridge_d_info = { |
a6c45cf0 | 233 | .gen = 6, |
c96c3a8c | 234 | .need_gfx_hws = 1, .has_hotplug = 1, |
881f47b6 | 235 | .has_bsd_ring = 1, |
549f7365 | 236 | .has_blt_ring = 1, |
3d29b842 | 237 | .has_llc = 1, |
b7884eb4 | 238 | .has_force_wake = 1, |
f6e450a6 EA |
239 | }; |
240 | ||
9a7e8492 | 241 | static const struct intel_device_info intel_sandybridge_m_info = { |
a6c45cf0 | 242 | .gen = 6, .is_mobile = 1, |
c96c3a8c | 243 | .need_gfx_hws = 1, .has_hotplug = 1, |
9c04f015 | 244 | .has_fbc = 1, |
881f47b6 | 245 | .has_bsd_ring = 1, |
549f7365 | 246 | .has_blt_ring = 1, |
3d29b842 | 247 | .has_llc = 1, |
b7884eb4 | 248 | .has_force_wake = 1, |
a13e4093 EA |
249 | }; |
250 | ||
c76b615c JB |
251 | static const struct intel_device_info intel_ivybridge_d_info = { |
252 | .is_ivybridge = 1, .gen = 7, | |
253 | .need_gfx_hws = 1, .has_hotplug = 1, | |
254 | .has_bsd_ring = 1, | |
255 | .has_blt_ring = 1, | |
3d29b842 | 256 | .has_llc = 1, |
b7884eb4 | 257 | .has_force_wake = 1, |
c76b615c JB |
258 | }; |
259 | ||
260 | static const struct intel_device_info intel_ivybridge_m_info = { | |
261 | .is_ivybridge = 1, .gen = 7, .is_mobile = 1, | |
262 | .need_gfx_hws = 1, .has_hotplug = 1, | |
263 | .has_fbc = 0, /* FBC is not enabled on Ivybridge mobile yet */ | |
264 | .has_bsd_ring = 1, | |
265 | .has_blt_ring = 1, | |
3d29b842 | 266 | .has_llc = 1, |
b7884eb4 | 267 | .has_force_wake = 1, |
c76b615c JB |
268 | }; |
269 | ||
70a3eb7a JB |
270 | static const struct intel_device_info intel_valleyview_m_info = { |
271 | .gen = 7, .is_mobile = 1, | |
272 | .need_gfx_hws = 1, .has_hotplug = 1, | |
273 | .has_fbc = 0, | |
274 | .has_bsd_ring = 1, | |
275 | .has_blt_ring = 1, | |
276 | .is_valleyview = 1, | |
fba5d532 | 277 | .display_mmio_offset = VLV_DISPLAY_BASE, |
70a3eb7a JB |
278 | }; |
279 | ||
280 | static const struct intel_device_info intel_valleyview_d_info = { | |
281 | .gen = 7, | |
282 | .need_gfx_hws = 1, .has_hotplug = 1, | |
283 | .has_fbc = 0, | |
284 | .has_bsd_ring = 1, | |
285 | .has_blt_ring = 1, | |
286 | .is_valleyview = 1, | |
fba5d532 | 287 | .display_mmio_offset = VLV_DISPLAY_BASE, |
70a3eb7a JB |
288 | }; |
289 | ||
4cae9ae0 ED |
290 | static const struct intel_device_info intel_haswell_d_info = { |
291 | .is_haswell = 1, .gen = 7, | |
292 | .need_gfx_hws = 1, .has_hotplug = 1, | |
293 | .has_bsd_ring = 1, | |
294 | .has_blt_ring = 1, | |
295 | .has_llc = 1, | |
b7884eb4 | 296 | .has_force_wake = 1, |
4cae9ae0 ED |
297 | }; |
298 | ||
299 | static const struct intel_device_info intel_haswell_m_info = { | |
300 | .is_haswell = 1, .gen = 7, .is_mobile = 1, | |
301 | .need_gfx_hws = 1, .has_hotplug = 1, | |
302 | .has_bsd_ring = 1, | |
303 | .has_blt_ring = 1, | |
304 | .has_llc = 1, | |
b7884eb4 | 305 | .has_force_wake = 1, |
c76b615c JB |
306 | }; |
307 | ||
6103da0d CW |
308 | static const struct pci_device_id pciidlist[] = { /* aka */ |
309 | INTEL_VGA_DEVICE(0x3577, &intel_i830_info), /* I830_M */ | |
310 | INTEL_VGA_DEVICE(0x2562, &intel_845g_info), /* 845_G */ | |
311 | INTEL_VGA_DEVICE(0x3582, &intel_i85x_info), /* I855_GM */ | |
5ce8ba7c | 312 | INTEL_VGA_DEVICE(0x358e, &intel_i85x_info), |
6103da0d CW |
313 | INTEL_VGA_DEVICE(0x2572, &intel_i865g_info), /* I865_G */ |
314 | INTEL_VGA_DEVICE(0x2582, &intel_i915g_info), /* I915_G */ | |
315 | INTEL_VGA_DEVICE(0x258a, &intel_i915g_info), /* E7221_G */ | |
316 | INTEL_VGA_DEVICE(0x2592, &intel_i915gm_info), /* I915_GM */ | |
317 | INTEL_VGA_DEVICE(0x2772, &intel_i945g_info), /* I945_G */ | |
318 | INTEL_VGA_DEVICE(0x27a2, &intel_i945gm_info), /* I945_GM */ | |
319 | INTEL_VGA_DEVICE(0x27ae, &intel_i945gm_info), /* I945_GME */ | |
320 | INTEL_VGA_DEVICE(0x2972, &intel_i965g_info), /* I946_GZ */ | |
321 | INTEL_VGA_DEVICE(0x2982, &intel_i965g_info), /* G35_G */ | |
322 | INTEL_VGA_DEVICE(0x2992, &intel_i965g_info), /* I965_Q */ | |
323 | INTEL_VGA_DEVICE(0x29a2, &intel_i965g_info), /* I965_G */ | |
324 | INTEL_VGA_DEVICE(0x29b2, &intel_g33_info), /* Q35_G */ | |
325 | INTEL_VGA_DEVICE(0x29c2, &intel_g33_info), /* G33_G */ | |
326 | INTEL_VGA_DEVICE(0x29d2, &intel_g33_info), /* Q33_G */ | |
327 | INTEL_VGA_DEVICE(0x2a02, &intel_i965gm_info), /* I965_GM */ | |
328 | INTEL_VGA_DEVICE(0x2a12, &intel_i965gm_info), /* I965_GME */ | |
329 | INTEL_VGA_DEVICE(0x2a42, &intel_gm45_info), /* GM45_G */ | |
330 | INTEL_VGA_DEVICE(0x2e02, &intel_g45_info), /* IGD_E_G */ | |
331 | INTEL_VGA_DEVICE(0x2e12, &intel_g45_info), /* Q45_G */ | |
332 | INTEL_VGA_DEVICE(0x2e22, &intel_g45_info), /* G45_G */ | |
333 | INTEL_VGA_DEVICE(0x2e32, &intel_g45_info), /* G41_G */ | |
334 | INTEL_VGA_DEVICE(0x2e42, &intel_g45_info), /* B43_G */ | |
41a51428 | 335 | INTEL_VGA_DEVICE(0x2e92, &intel_g45_info), /* B43_G.1 */ |
cfdf1fa2 KH |
336 | INTEL_VGA_DEVICE(0xa001, &intel_pineview_info), |
337 | INTEL_VGA_DEVICE(0xa011, &intel_pineview_info), | |
338 | INTEL_VGA_DEVICE(0x0042, &intel_ironlake_d_info), | |
339 | INTEL_VGA_DEVICE(0x0046, &intel_ironlake_m_info), | |
f6e450a6 | 340 | INTEL_VGA_DEVICE(0x0102, &intel_sandybridge_d_info), |
85540480 ZW |
341 | INTEL_VGA_DEVICE(0x0112, &intel_sandybridge_d_info), |
342 | INTEL_VGA_DEVICE(0x0122, &intel_sandybridge_d_info), | |
a13e4093 | 343 | INTEL_VGA_DEVICE(0x0106, &intel_sandybridge_m_info), |
85540480 | 344 | INTEL_VGA_DEVICE(0x0116, &intel_sandybridge_m_info), |
4fefe435 | 345 | INTEL_VGA_DEVICE(0x0126, &intel_sandybridge_m_info), |
85540480 | 346 | INTEL_VGA_DEVICE(0x010A, &intel_sandybridge_d_info), |
c76b615c JB |
347 | INTEL_VGA_DEVICE(0x0156, &intel_ivybridge_m_info), /* GT1 mobile */ |
348 | INTEL_VGA_DEVICE(0x0166, &intel_ivybridge_m_info), /* GT2 mobile */ | |
349 | INTEL_VGA_DEVICE(0x0152, &intel_ivybridge_d_info), /* GT1 desktop */ | |
350 | INTEL_VGA_DEVICE(0x0162, &intel_ivybridge_d_info), /* GT2 desktop */ | |
351 | INTEL_VGA_DEVICE(0x015a, &intel_ivybridge_d_info), /* GT1 server */ | |
cc22a938 | 352 | INTEL_VGA_DEVICE(0x016a, &intel_ivybridge_d_info), /* GT2 server */ |
c14f5286 ED |
353 | INTEL_VGA_DEVICE(0x0402, &intel_haswell_d_info), /* GT1 desktop */ |
354 | INTEL_VGA_DEVICE(0x0412, &intel_haswell_d_info), /* GT2 desktop */ | |
da612d88 | 355 | INTEL_VGA_DEVICE(0x0422, &intel_haswell_d_info), /* GT2 desktop */ |
c14f5286 ED |
356 | INTEL_VGA_DEVICE(0x040a, &intel_haswell_d_info), /* GT1 server */ |
357 | INTEL_VGA_DEVICE(0x041a, &intel_haswell_d_info), /* GT2 server */ | |
da612d88 | 358 | INTEL_VGA_DEVICE(0x042a, &intel_haswell_d_info), /* GT2 server */ |
c14f5286 ED |
359 | INTEL_VGA_DEVICE(0x0406, &intel_haswell_m_info), /* GT1 mobile */ |
360 | INTEL_VGA_DEVICE(0x0416, &intel_haswell_m_info), /* GT2 mobile */ | |
da612d88 PZ |
361 | INTEL_VGA_DEVICE(0x0426, &intel_haswell_m_info), /* GT2 mobile */ |
362 | INTEL_VGA_DEVICE(0x0C02, &intel_haswell_d_info), /* SDV GT1 desktop */ | |
363 | INTEL_VGA_DEVICE(0x0C12, &intel_haswell_d_info), /* SDV GT2 desktop */ | |
364 | INTEL_VGA_DEVICE(0x0C22, &intel_haswell_d_info), /* SDV GT2 desktop */ | |
365 | INTEL_VGA_DEVICE(0x0C0A, &intel_haswell_d_info), /* SDV GT1 server */ | |
366 | INTEL_VGA_DEVICE(0x0C1A, &intel_haswell_d_info), /* SDV GT2 server */ | |
367 | INTEL_VGA_DEVICE(0x0C2A, &intel_haswell_d_info), /* SDV GT2 server */ | |
368 | INTEL_VGA_DEVICE(0x0C06, &intel_haswell_m_info), /* SDV GT1 mobile */ | |
369 | INTEL_VGA_DEVICE(0x0C16, &intel_haswell_m_info), /* SDV GT2 mobile */ | |
370 | INTEL_VGA_DEVICE(0x0C26, &intel_haswell_m_info), /* SDV GT2 mobile */ | |
371 | INTEL_VGA_DEVICE(0x0A02, &intel_haswell_d_info), /* ULT GT1 desktop */ | |
372 | INTEL_VGA_DEVICE(0x0A12, &intel_haswell_d_info), /* ULT GT2 desktop */ | |
373 | INTEL_VGA_DEVICE(0x0A22, &intel_haswell_d_info), /* ULT GT2 desktop */ | |
374 | INTEL_VGA_DEVICE(0x0A0A, &intel_haswell_d_info), /* ULT GT1 server */ | |
375 | INTEL_VGA_DEVICE(0x0A1A, &intel_haswell_d_info), /* ULT GT2 server */ | |
376 | INTEL_VGA_DEVICE(0x0A2A, &intel_haswell_d_info), /* ULT GT2 server */ | |
377 | INTEL_VGA_DEVICE(0x0A06, &intel_haswell_m_info), /* ULT GT1 mobile */ | |
378 | INTEL_VGA_DEVICE(0x0A16, &intel_haswell_m_info), /* ULT GT2 mobile */ | |
379 | INTEL_VGA_DEVICE(0x0A26, &intel_haswell_m_info), /* ULT GT2 mobile */ | |
380 | INTEL_VGA_DEVICE(0x0D12, &intel_haswell_d_info), /* CRW GT1 desktop */ | |
381 | INTEL_VGA_DEVICE(0x0D22, &intel_haswell_d_info), /* CRW GT2 desktop */ | |
382 | INTEL_VGA_DEVICE(0x0D32, &intel_haswell_d_info), /* CRW GT2 desktop */ | |
383 | INTEL_VGA_DEVICE(0x0D1A, &intel_haswell_d_info), /* CRW GT1 server */ | |
384 | INTEL_VGA_DEVICE(0x0D2A, &intel_haswell_d_info), /* CRW GT2 server */ | |
385 | INTEL_VGA_DEVICE(0x0D3A, &intel_haswell_d_info), /* CRW GT2 server */ | |
386 | INTEL_VGA_DEVICE(0x0D16, &intel_haswell_m_info), /* CRW GT1 mobile */ | |
387 | INTEL_VGA_DEVICE(0x0D26, &intel_haswell_m_info), /* CRW GT2 mobile */ | |
388 | INTEL_VGA_DEVICE(0x0D36, &intel_haswell_m_info), /* CRW GT2 mobile */ | |
ff049b6c JB |
389 | INTEL_VGA_DEVICE(0x0f30, &intel_valleyview_m_info), |
390 | INTEL_VGA_DEVICE(0x0157, &intel_valleyview_m_info), | |
391 | INTEL_VGA_DEVICE(0x0155, &intel_valleyview_d_info), | |
49ae35f2 | 392 | {0, 0, 0} |
1da177e4 LT |
393 | }; |
394 | ||
79e53945 JB |
395 | #if defined(CONFIG_DRM_I915_KMS) |
396 | MODULE_DEVICE_TABLE(pci, pciidlist); | |
397 | #endif | |
398 | ||
0206e353 | 399 | void intel_detect_pch(struct drm_device *dev) |
3bad0781 ZW |
400 | { |
401 | struct drm_i915_private *dev_priv = dev->dev_private; | |
402 | struct pci_dev *pch; | |
403 | ||
404 | /* | |
405 | * The reason to probe ISA bridge instead of Dev31:Fun0 is to | |
406 | * make graphics device passthrough work easy for VMM, that only | |
407 | * need to expose ISA bridge to let driver know the real hardware | |
408 | * underneath. This is a requirement from virtualization team. | |
409 | */ | |
410 | pch = pci_get_class(PCI_CLASS_BRIDGE_ISA << 8, NULL); | |
411 | if (pch) { | |
412 | if (pch->vendor == PCI_VENDOR_ID_INTEL) { | |
17a303ec | 413 | unsigned short id; |
3bad0781 | 414 | id = pch->device & INTEL_PCH_DEVICE_ID_MASK; |
17a303ec | 415 | dev_priv->pch_id = id; |
3bad0781 | 416 | |
90711d50 JB |
417 | if (id == INTEL_PCH_IBX_DEVICE_ID_TYPE) { |
418 | dev_priv->pch_type = PCH_IBX; | |
ee7b9f93 | 419 | dev_priv->num_pch_pll = 2; |
90711d50 | 420 | DRM_DEBUG_KMS("Found Ibex Peak PCH\n"); |
7fcb83cd | 421 | WARN_ON(!IS_GEN5(dev)); |
90711d50 | 422 | } else if (id == INTEL_PCH_CPT_DEVICE_ID_TYPE) { |
3bad0781 | 423 | dev_priv->pch_type = PCH_CPT; |
ee7b9f93 | 424 | dev_priv->num_pch_pll = 2; |
3bad0781 | 425 | DRM_DEBUG_KMS("Found CougarPoint PCH\n"); |
7fcb83cd | 426 | WARN_ON(!(IS_GEN6(dev) || IS_IVYBRIDGE(dev))); |
c792513b JB |
427 | } else if (id == INTEL_PCH_PPT_DEVICE_ID_TYPE) { |
428 | /* PantherPoint is CPT compatible */ | |
429 | dev_priv->pch_type = PCH_CPT; | |
ee7b9f93 | 430 | dev_priv->num_pch_pll = 2; |
c792513b | 431 | DRM_DEBUG_KMS("Found PatherPoint PCH\n"); |
7fcb83cd | 432 | WARN_ON(!(IS_GEN6(dev) || IS_IVYBRIDGE(dev))); |
eb877ebf ED |
433 | } else if (id == INTEL_PCH_LPT_DEVICE_ID_TYPE) { |
434 | dev_priv->pch_type = PCH_LPT; | |
ee7b9f93 | 435 | dev_priv->num_pch_pll = 0; |
eb877ebf | 436 | DRM_DEBUG_KMS("Found LynxPoint PCH\n"); |
7fcb83cd | 437 | WARN_ON(!IS_HASWELL(dev)); |
ae6935dd WSC |
438 | } else if (id == INTEL_PCH_LPT_LP_DEVICE_ID_TYPE) { |
439 | dev_priv->pch_type = PCH_LPT; | |
440 | dev_priv->num_pch_pll = 0; | |
441 | DRM_DEBUG_KMS("Found LynxPoint LP PCH\n"); | |
442 | WARN_ON(!IS_HASWELL(dev)); | |
3bad0781 | 443 | } |
ee7b9f93 | 444 | BUG_ON(dev_priv->num_pch_pll > I915_NUM_PLLS); |
3bad0781 ZW |
445 | } |
446 | pci_dev_put(pch); | |
447 | } | |
448 | } | |
449 | ||
2911a35b BW |
450 | bool i915_semaphore_is_enabled(struct drm_device *dev) |
451 | { | |
452 | if (INTEL_INFO(dev)->gen < 6) | |
453 | return 0; | |
454 | ||
455 | if (i915_semaphores >= 0) | |
456 | return i915_semaphores; | |
457 | ||
59de3295 | 458 | #ifdef CONFIG_INTEL_IOMMU |
2911a35b | 459 | /* Enable semaphores on SNB when IO remapping is off */ |
59de3295 DV |
460 | if (INTEL_INFO(dev)->gen == 6 && intel_iommu_gfx_mapped) |
461 | return false; | |
462 | #endif | |
2911a35b BW |
463 | |
464 | return 1; | |
465 | } | |
466 | ||
84b79f8d | 467 | static int i915_drm_freeze(struct drm_device *dev) |
ba8bbcf6 | 468 | { |
61caf87c RW |
469 | struct drm_i915_private *dev_priv = dev->dev_private; |
470 | ||
b8efb17b ZR |
471 | /* ignore lid events during suspend */ |
472 | mutex_lock(&dev_priv->modeset_restore_lock); | |
473 | dev_priv->modeset_restore = MODESET_SUSPENDED; | |
474 | mutex_unlock(&dev_priv->modeset_restore_lock); | |
475 | ||
cb10799c PZ |
476 | intel_set_power_well(dev, true); |
477 | ||
5bcf719b DA |
478 | drm_kms_helper_poll_disable(dev); |
479 | ||
ba8bbcf6 | 480 | pci_save_state(dev->pdev); |
ba8bbcf6 | 481 | |
5669fcac | 482 | /* If KMS is active, we do the leavevt stuff here */ |
226485e9 | 483 | if (drm_core_check_feature(dev, DRIVER_MODESET)) { |
84b79f8d RW |
484 | int error = i915_gem_idle(dev); |
485 | if (error) { | |
226485e9 | 486 | dev_err(&dev->pdev->dev, |
84b79f8d RW |
487 | "GEM idle failed, resume might fail\n"); |
488 | return error; | |
489 | } | |
a261b246 | 490 | |
1a01ab3b JB |
491 | cancel_delayed_work_sync(&dev_priv->rps.delayed_resume_work); |
492 | ||
a261b246 DV |
493 | intel_modeset_disable(dev); |
494 | ||
226485e9 | 495 | drm_irq_uninstall(dev); |
5669fcac JB |
496 | } |
497 | ||
9e06dd39 JB |
498 | i915_save_state(dev); |
499 | ||
44834a67 | 500 | intel_opregion_fini(dev); |
8ee1c3db | 501 | |
3fa016a0 DA |
502 | console_lock(); |
503 | intel_fbdev_set_suspend(dev, 1); | |
504 | console_unlock(); | |
505 | ||
61caf87c | 506 | return 0; |
84b79f8d RW |
507 | } |
508 | ||
6a9ee8af | 509 | int i915_suspend(struct drm_device *dev, pm_message_t state) |
84b79f8d RW |
510 | { |
511 | int error; | |
512 | ||
513 | if (!dev || !dev->dev_private) { | |
514 | DRM_ERROR("dev: %p\n", dev); | |
515 | DRM_ERROR("DRM not initialized, aborting suspend.\n"); | |
516 | return -ENODEV; | |
517 | } | |
518 | ||
519 | if (state.event == PM_EVENT_PRETHAW) | |
520 | return 0; | |
521 | ||
5bcf719b DA |
522 | |
523 | if (dev->switch_power_state == DRM_SWITCH_POWER_OFF) | |
524 | return 0; | |
6eecba33 | 525 | |
84b79f8d RW |
526 | error = i915_drm_freeze(dev); |
527 | if (error) | |
528 | return error; | |
529 | ||
b932ccb5 DA |
530 | if (state.event == PM_EVENT_SUSPEND) { |
531 | /* Shut down the device */ | |
532 | pci_disable_device(dev->pdev); | |
533 | pci_set_power_state(dev->pdev, PCI_D3hot); | |
534 | } | |
ba8bbcf6 JB |
535 | |
536 | return 0; | |
537 | } | |
538 | ||
073f34d9 JB |
539 | void intel_console_resume(struct work_struct *work) |
540 | { | |
541 | struct drm_i915_private *dev_priv = | |
542 | container_of(work, struct drm_i915_private, | |
543 | console_resume_work); | |
544 | struct drm_device *dev = dev_priv->dev; | |
545 | ||
546 | console_lock(); | |
547 | intel_fbdev_set_suspend(dev, 0); | |
548 | console_unlock(); | |
549 | } | |
550 | ||
1abd02e2 | 551 | static int __i915_drm_thaw(struct drm_device *dev) |
ba8bbcf6 | 552 | { |
5669fcac | 553 | struct drm_i915_private *dev_priv = dev->dev_private; |
84b79f8d | 554 | int error = 0; |
8ee1c3db | 555 | |
61caf87c | 556 | i915_restore_state(dev); |
44834a67 | 557 | intel_opregion_setup(dev); |
61caf87c | 558 | |
5669fcac JB |
559 | /* KMS EnterVT equivalent */ |
560 | if (drm_core_check_feature(dev, DRIVER_MODESET)) { | |
dde86e2d | 561 | intel_init_pch_refclk(dev); |
1833b134 | 562 | |
5669fcac JB |
563 | mutex_lock(&dev->struct_mutex); |
564 | dev_priv->mm.suspended = 0; | |
565 | ||
f691e2f4 | 566 | error = i915_gem_init_hw(dev); |
5669fcac | 567 | mutex_unlock(&dev->struct_mutex); |
226485e9 | 568 | |
1833b134 | 569 | intel_modeset_init_hw(dev); |
45e2b5f6 | 570 | intel_modeset_setup_hw_state(dev, false); |
226485e9 | 571 | drm_irq_install(dev); |
20afbda2 | 572 | intel_hpd_init(dev); |
d5bb081b | 573 | } |
1daed3fb | 574 | |
44834a67 CW |
575 | intel_opregion_init(dev); |
576 | ||
073f34d9 JB |
577 | /* |
578 | * The console lock can be pretty contented on resume due | |
579 | * to all the printk activity. Try to keep it out of the hot | |
580 | * path of resume if possible. | |
581 | */ | |
582 | if (console_trylock()) { | |
583 | intel_fbdev_set_suspend(dev, 0); | |
584 | console_unlock(); | |
585 | } else { | |
586 | schedule_work(&dev_priv->console_resume_work); | |
587 | } | |
588 | ||
b8efb17b ZR |
589 | mutex_lock(&dev_priv->modeset_restore_lock); |
590 | dev_priv->modeset_restore = MODESET_DONE; | |
591 | mutex_unlock(&dev_priv->modeset_restore_lock); | |
84b79f8d RW |
592 | return error; |
593 | } | |
594 | ||
1abd02e2 JB |
595 | static int i915_drm_thaw(struct drm_device *dev) |
596 | { | |
597 | int error = 0; | |
598 | ||
599 | intel_gt_reset(dev); | |
600 | ||
601 | if (drm_core_check_feature(dev, DRIVER_MODESET)) { | |
602 | mutex_lock(&dev->struct_mutex); | |
603 | i915_gem_restore_gtt_mappings(dev); | |
604 | mutex_unlock(&dev->struct_mutex); | |
605 | } | |
606 | ||
607 | __i915_drm_thaw(dev); | |
608 | ||
84b79f8d RW |
609 | return error; |
610 | } | |
611 | ||
6a9ee8af | 612 | int i915_resume(struct drm_device *dev) |
84b79f8d | 613 | { |
1abd02e2 | 614 | struct drm_i915_private *dev_priv = dev->dev_private; |
6eecba33 CW |
615 | int ret; |
616 | ||
5bcf719b DA |
617 | if (dev->switch_power_state == DRM_SWITCH_POWER_OFF) |
618 | return 0; | |
619 | ||
84b79f8d RW |
620 | if (pci_enable_device(dev->pdev)) |
621 | return -EIO; | |
622 | ||
623 | pci_set_master(dev->pdev); | |
624 | ||
1abd02e2 JB |
625 | intel_gt_reset(dev); |
626 | ||
627 | /* | |
628 | * Platforms with opregion should have sane BIOS, older ones (gen3 and | |
629 | * earlier) need this since the BIOS might clear all our scratch PTEs. | |
630 | */ | |
631 | if (drm_core_check_feature(dev, DRIVER_MODESET) && | |
632 | !dev_priv->opregion.header) { | |
633 | mutex_lock(&dev->struct_mutex); | |
634 | i915_gem_restore_gtt_mappings(dev); | |
635 | mutex_unlock(&dev->struct_mutex); | |
636 | } | |
637 | ||
638 | ret = __i915_drm_thaw(dev); | |
6eecba33 CW |
639 | if (ret) |
640 | return ret; | |
641 | ||
642 | drm_kms_helper_poll_enable(dev); | |
643 | return 0; | |
ba8bbcf6 JB |
644 | } |
645 | ||
d4b8bb2a | 646 | static int i8xx_do_reset(struct drm_device *dev) |
dc96e9b8 CW |
647 | { |
648 | struct drm_i915_private *dev_priv = dev->dev_private; | |
649 | ||
650 | if (IS_I85X(dev)) | |
651 | return -ENODEV; | |
652 | ||
653 | I915_WRITE(D_STATE, I915_READ(D_STATE) | DSTATE_GFX_RESET_I830); | |
654 | POSTING_READ(D_STATE); | |
655 | ||
656 | if (IS_I830(dev) || IS_845G(dev)) { | |
657 | I915_WRITE(DEBUG_RESET_I830, | |
658 | DEBUG_RESET_DISPLAY | | |
659 | DEBUG_RESET_RENDER | | |
660 | DEBUG_RESET_FULL); | |
661 | POSTING_READ(DEBUG_RESET_I830); | |
662 | msleep(1); | |
663 | ||
664 | I915_WRITE(DEBUG_RESET_I830, 0); | |
665 | POSTING_READ(DEBUG_RESET_I830); | |
666 | } | |
667 | ||
668 | msleep(1); | |
669 | ||
670 | I915_WRITE(D_STATE, I915_READ(D_STATE) & ~DSTATE_GFX_RESET_I830); | |
671 | POSTING_READ(D_STATE); | |
672 | ||
673 | return 0; | |
674 | } | |
675 | ||
f49f0586 KG |
676 | static int i965_reset_complete(struct drm_device *dev) |
677 | { | |
678 | u8 gdrst; | |
eeccdcac | 679 | pci_read_config_byte(dev->pdev, I965_GDRST, &gdrst); |
5fe9fe8c | 680 | return (gdrst & GRDOM_RESET_ENABLE) == 0; |
f49f0586 KG |
681 | } |
682 | ||
d4b8bb2a | 683 | static int i965_do_reset(struct drm_device *dev) |
0573ed4a | 684 | { |
5ccce180 | 685 | int ret; |
0573ed4a KG |
686 | u8 gdrst; |
687 | ||
ae681d96 CW |
688 | /* |
689 | * Set the domains we want to reset (GRDOM/bits 2 and 3) as | |
690 | * well as the reset bit (GR/bit 0). Setting the GR bit | |
691 | * triggers the reset; when done, the hardware will clear it. | |
692 | */ | |
0573ed4a | 693 | pci_read_config_byte(dev->pdev, I965_GDRST, &gdrst); |
d4b8bb2a | 694 | pci_write_config_byte(dev->pdev, I965_GDRST, |
5ccce180 DV |
695 | gdrst | GRDOM_RENDER | |
696 | GRDOM_RESET_ENABLE); | |
697 | ret = wait_for(i965_reset_complete(dev), 500); | |
698 | if (ret) | |
699 | return ret; | |
700 | ||
701 | /* We can't reset render&media without also resetting display ... */ | |
702 | pci_read_config_byte(dev->pdev, I965_GDRST, &gdrst); | |
703 | pci_write_config_byte(dev->pdev, I965_GDRST, | |
704 | gdrst | GRDOM_MEDIA | | |
705 | GRDOM_RESET_ENABLE); | |
0573ed4a KG |
706 | |
707 | return wait_for(i965_reset_complete(dev), 500); | |
708 | } | |
709 | ||
d4b8bb2a | 710 | static int ironlake_do_reset(struct drm_device *dev) |
0573ed4a KG |
711 | { |
712 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5ccce180 DV |
713 | u32 gdrst; |
714 | int ret; | |
715 | ||
716 | gdrst = I915_READ(MCHBAR_MIRROR_BASE + ILK_GDSR); | |
717 | I915_WRITE(MCHBAR_MIRROR_BASE + ILK_GDSR, | |
718 | gdrst | GRDOM_RENDER | GRDOM_RESET_ENABLE); | |
719 | ret = wait_for(I915_READ(MCHBAR_MIRROR_BASE + ILK_GDSR) & 0x1, 500); | |
720 | if (ret) | |
721 | return ret; | |
722 | ||
723 | /* We can't reset render&media without also resetting display ... */ | |
724 | gdrst = I915_READ(MCHBAR_MIRROR_BASE + ILK_GDSR); | |
d4b8bb2a | 725 | I915_WRITE(MCHBAR_MIRROR_BASE + ILK_GDSR, |
5ccce180 | 726 | gdrst | GRDOM_MEDIA | GRDOM_RESET_ENABLE); |
0573ed4a | 727 | return wait_for(I915_READ(MCHBAR_MIRROR_BASE + ILK_GDSR) & 0x1, 500); |
ba8bbcf6 JB |
728 | } |
729 | ||
d4b8bb2a | 730 | static int gen6_do_reset(struct drm_device *dev) |
cff458c2 EA |
731 | { |
732 | struct drm_i915_private *dev_priv = dev->dev_private; | |
b6e45f86 KP |
733 | int ret; |
734 | unsigned long irqflags; | |
cff458c2 | 735 | |
286fed41 KP |
736 | /* Hold gt_lock across reset to prevent any register access |
737 | * with forcewake not set correctly | |
738 | */ | |
b6e45f86 | 739 | spin_lock_irqsave(&dev_priv->gt_lock, irqflags); |
286fed41 KP |
740 | |
741 | /* Reset the chip */ | |
742 | ||
743 | /* GEN6_GDRST is not in the gt power well, no need to check | |
744 | * for fifo space for the write or forcewake the chip for | |
745 | * the read | |
746 | */ | |
747 | I915_WRITE_NOTRACE(GEN6_GDRST, GEN6_GRDOM_FULL); | |
748 | ||
749 | /* Spin waiting for the device to ack the reset request */ | |
750 | ret = wait_for((I915_READ_NOTRACE(GEN6_GDRST) & GEN6_GRDOM_FULL) == 0, 500); | |
751 | ||
752 | /* If reset with a user forcewake, try to restore, otherwise turn it off */ | |
b6e45f86 | 753 | if (dev_priv->forcewake_count) |
990bbdad | 754 | dev_priv->gt.force_wake_get(dev_priv); |
286fed41 | 755 | else |
990bbdad | 756 | dev_priv->gt.force_wake_put(dev_priv); |
286fed41 KP |
757 | |
758 | /* Restore fifo count */ | |
759 | dev_priv->gt_fifo_count = I915_READ_NOTRACE(GT_FIFO_FREE_ENTRIES); | |
760 | ||
b6e45f86 KP |
761 | spin_unlock_irqrestore(&dev_priv->gt_lock, irqflags); |
762 | return ret; | |
cff458c2 EA |
763 | } |
764 | ||
8e96d9c4 | 765 | int intel_gpu_reset(struct drm_device *dev) |
350d2706 | 766 | { |
2b9dc9a2 | 767 | struct drm_i915_private *dev_priv = dev->dev_private; |
350d2706 DV |
768 | int ret = -ENODEV; |
769 | ||
770 | switch (INTEL_INFO(dev)->gen) { | |
771 | case 7: | |
772 | case 6: | |
d4b8bb2a | 773 | ret = gen6_do_reset(dev); |
350d2706 DV |
774 | break; |
775 | case 5: | |
d4b8bb2a | 776 | ret = ironlake_do_reset(dev); |
350d2706 DV |
777 | break; |
778 | case 4: | |
d4b8bb2a | 779 | ret = i965_do_reset(dev); |
350d2706 DV |
780 | break; |
781 | case 2: | |
d4b8bb2a | 782 | ret = i8xx_do_reset(dev); |
350d2706 DV |
783 | break; |
784 | } | |
785 | ||
2b9dc9a2 | 786 | /* Also reset the gpu hangman. */ |
99584db3 | 787 | if (dev_priv->gpu_error.stop_rings) { |
2b9dc9a2 | 788 | DRM_DEBUG("Simulated gpu hang, resetting stop_rings\n"); |
99584db3 | 789 | dev_priv->gpu_error.stop_rings = 0; |
2b9dc9a2 DV |
790 | if (ret == -ENODEV) { |
791 | DRM_ERROR("Reset not implemented, but ignoring " | |
792 | "error for simulated gpu hangs\n"); | |
793 | ret = 0; | |
794 | } | |
795 | } | |
796 | ||
350d2706 DV |
797 | return ret; |
798 | } | |
799 | ||
11ed50ec | 800 | /** |
f3953dcb | 801 | * i915_reset - reset chip after a hang |
11ed50ec | 802 | * @dev: drm device to reset |
11ed50ec BG |
803 | * |
804 | * Reset the chip. Useful if a hang is detected. Returns zero on successful | |
805 | * reset or otherwise an error code. | |
806 | * | |
807 | * Procedure is fairly simple: | |
808 | * - reset the chip using the reset reg | |
809 | * - re-init context state | |
810 | * - re-init hardware status page | |
811 | * - re-init ring buffer | |
812 | * - re-init interrupt state | |
813 | * - re-init display | |
814 | */ | |
d4b8bb2a | 815 | int i915_reset(struct drm_device *dev) |
11ed50ec BG |
816 | { |
817 | drm_i915_private_t *dev_priv = dev->dev_private; | |
0573ed4a | 818 | int ret; |
11ed50ec | 819 | |
d78cb50b CW |
820 | if (!i915_try_reset) |
821 | return 0; | |
822 | ||
d54a02c0 | 823 | mutex_lock(&dev->struct_mutex); |
11ed50ec | 824 | |
069efc1d | 825 | i915_gem_reset(dev); |
77f01230 | 826 | |
f803aa55 | 827 | ret = -ENODEV; |
99584db3 | 828 | if (get_seconds() - dev_priv->gpu_error.last_reset < 5) |
ae681d96 | 829 | DRM_ERROR("GPU hanging too fast, declaring wedged!\n"); |
350d2706 | 830 | else |
d4b8bb2a | 831 | ret = intel_gpu_reset(dev); |
350d2706 | 832 | |
99584db3 | 833 | dev_priv->gpu_error.last_reset = get_seconds(); |
0573ed4a | 834 | if (ret) { |
f803aa55 | 835 | DRM_ERROR("Failed to reset chip.\n"); |
f953c935 | 836 | mutex_unlock(&dev->struct_mutex); |
f803aa55 | 837 | return ret; |
11ed50ec BG |
838 | } |
839 | ||
840 | /* Ok, now get things going again... */ | |
841 | ||
842 | /* | |
843 | * Everything depends on having the GTT running, so we need to start | |
844 | * there. Fortunately we don't need to do this unless we reset the | |
845 | * chip at a PCI level. | |
846 | * | |
847 | * Next we need to restore the context, but we don't use those | |
848 | * yet either... | |
849 | * | |
850 | * Ring buffer needs to be re-initialized in the KMS case, or if X | |
851 | * was running at the time of the reset (i.e. we weren't VT | |
852 | * switched away). | |
853 | */ | |
854 | if (drm_core_check_feature(dev, DRIVER_MODESET) || | |
8187a2b7 | 855 | !dev_priv->mm.suspended) { |
b4519513 CW |
856 | struct intel_ring_buffer *ring; |
857 | int i; | |
858 | ||
11ed50ec | 859 | dev_priv->mm.suspended = 0; |
75a6898f | 860 | |
f691e2f4 DV |
861 | i915_gem_init_swizzling(dev); |
862 | ||
b4519513 CW |
863 | for_each_ring(ring, dev_priv, i) |
864 | ring->init(ring); | |
75a6898f | 865 | |
254f965c | 866 | i915_gem_context_init(dev); |
e21af88d DV |
867 | i915_gem_init_ppgtt(dev); |
868 | ||
8e88a2bd DV |
869 | /* |
870 | * It would make sense to re-init all the other hw state, at | |
871 | * least the rps/rc6/emon init done within modeset_init_hw. For | |
872 | * some unknown reason, this blows up my ilk, so don't. | |
873 | */ | |
f817586c | 874 | |
8e88a2bd | 875 | mutex_unlock(&dev->struct_mutex); |
f817586c | 876 | |
11ed50ec BG |
877 | drm_irq_uninstall(dev); |
878 | drm_irq_install(dev); | |
20afbda2 | 879 | intel_hpd_init(dev); |
bcbc324a DV |
880 | } else { |
881 | mutex_unlock(&dev->struct_mutex); | |
11ed50ec BG |
882 | } |
883 | ||
11ed50ec BG |
884 | return 0; |
885 | } | |
886 | ||
56550d94 | 887 | static int i915_pci_probe(struct pci_dev *pdev, const struct pci_device_id *ent) |
112b715e | 888 | { |
01a06850 DV |
889 | struct intel_device_info *intel_info = |
890 | (struct intel_device_info *) ent->driver_data; | |
891 | ||
70b12bb4 | 892 | if (intel_info->is_valleyview) |
0a3af268 RV |
893 | if(!i915_preliminary_hw_support) { |
894 | DRM_ERROR("Preliminary hardware support disabled\n"); | |
895 | return -ENODEV; | |
896 | } | |
897 | ||
5fe49d86 CW |
898 | /* Only bind to function 0 of the device. Early generations |
899 | * used function 1 as a placeholder for multi-head. This causes | |
900 | * us confusion instead, especially on the systems where both | |
901 | * functions have the same PCI-ID! | |
902 | */ | |
903 | if (PCI_FUNC(pdev->devfn)) | |
904 | return -ENODEV; | |
905 | ||
01a06850 DV |
906 | /* We've managed to ship a kms-enabled ddx that shipped with an XvMC |
907 | * implementation for gen3 (and only gen3) that used legacy drm maps | |
908 | * (gasp!) to share buffers between X and the client. Hence we need to | |
909 | * keep around the fake agp stuff for gen3, even when kms is enabled. */ | |
910 | if (intel_info->gen != 3) { | |
911 | driver.driver_features &= | |
912 | ~(DRIVER_USE_AGP | DRIVER_REQUIRE_AGP); | |
913 | } else if (!intel_agp_enabled) { | |
914 | DRM_ERROR("drm/i915 can't work without intel_agp module!\n"); | |
915 | return -ENODEV; | |
916 | } | |
917 | ||
dcdb1674 | 918 | return drm_get_pci_dev(pdev, ent, &driver); |
112b715e KH |
919 | } |
920 | ||
921 | static void | |
922 | i915_pci_remove(struct pci_dev *pdev) | |
923 | { | |
924 | struct drm_device *dev = pci_get_drvdata(pdev); | |
925 | ||
926 | drm_put_dev(dev); | |
927 | } | |
928 | ||
84b79f8d | 929 | static int i915_pm_suspend(struct device *dev) |
112b715e | 930 | { |
84b79f8d RW |
931 | struct pci_dev *pdev = to_pci_dev(dev); |
932 | struct drm_device *drm_dev = pci_get_drvdata(pdev); | |
933 | int error; | |
112b715e | 934 | |
84b79f8d RW |
935 | if (!drm_dev || !drm_dev->dev_private) { |
936 | dev_err(dev, "DRM not initialized, aborting suspend.\n"); | |
937 | return -ENODEV; | |
938 | } | |
112b715e | 939 | |
5bcf719b DA |
940 | if (drm_dev->switch_power_state == DRM_SWITCH_POWER_OFF) |
941 | return 0; | |
942 | ||
84b79f8d RW |
943 | error = i915_drm_freeze(drm_dev); |
944 | if (error) | |
945 | return error; | |
112b715e | 946 | |
84b79f8d RW |
947 | pci_disable_device(pdev); |
948 | pci_set_power_state(pdev, PCI_D3hot); | |
cbda12d7 | 949 | |
84b79f8d | 950 | return 0; |
cbda12d7 ZW |
951 | } |
952 | ||
84b79f8d | 953 | static int i915_pm_resume(struct device *dev) |
cbda12d7 | 954 | { |
84b79f8d RW |
955 | struct pci_dev *pdev = to_pci_dev(dev); |
956 | struct drm_device *drm_dev = pci_get_drvdata(pdev); | |
957 | ||
958 | return i915_resume(drm_dev); | |
cbda12d7 ZW |
959 | } |
960 | ||
84b79f8d | 961 | static int i915_pm_freeze(struct device *dev) |
cbda12d7 | 962 | { |
84b79f8d RW |
963 | struct pci_dev *pdev = to_pci_dev(dev); |
964 | struct drm_device *drm_dev = pci_get_drvdata(pdev); | |
965 | ||
966 | if (!drm_dev || !drm_dev->dev_private) { | |
967 | dev_err(dev, "DRM not initialized, aborting suspend.\n"); | |
968 | return -ENODEV; | |
969 | } | |
970 | ||
971 | return i915_drm_freeze(drm_dev); | |
cbda12d7 ZW |
972 | } |
973 | ||
84b79f8d | 974 | static int i915_pm_thaw(struct device *dev) |
cbda12d7 | 975 | { |
84b79f8d RW |
976 | struct pci_dev *pdev = to_pci_dev(dev); |
977 | struct drm_device *drm_dev = pci_get_drvdata(pdev); | |
978 | ||
979 | return i915_drm_thaw(drm_dev); | |
cbda12d7 ZW |
980 | } |
981 | ||
84b79f8d | 982 | static int i915_pm_poweroff(struct device *dev) |
cbda12d7 | 983 | { |
84b79f8d RW |
984 | struct pci_dev *pdev = to_pci_dev(dev); |
985 | struct drm_device *drm_dev = pci_get_drvdata(pdev); | |
84b79f8d | 986 | |
61caf87c | 987 | return i915_drm_freeze(drm_dev); |
cbda12d7 ZW |
988 | } |
989 | ||
b4b78d12 | 990 | static const struct dev_pm_ops i915_pm_ops = { |
0206e353 AJ |
991 | .suspend = i915_pm_suspend, |
992 | .resume = i915_pm_resume, | |
993 | .freeze = i915_pm_freeze, | |
994 | .thaw = i915_pm_thaw, | |
995 | .poweroff = i915_pm_poweroff, | |
996 | .restore = i915_pm_resume, | |
cbda12d7 ZW |
997 | }; |
998 | ||
78b68556 | 999 | static const struct vm_operations_struct i915_gem_vm_ops = { |
de151cf6 | 1000 | .fault = i915_gem_fault, |
ab00b3e5 JB |
1001 | .open = drm_gem_vm_open, |
1002 | .close = drm_gem_vm_close, | |
de151cf6 JB |
1003 | }; |
1004 | ||
e08e96de AV |
1005 | static const struct file_operations i915_driver_fops = { |
1006 | .owner = THIS_MODULE, | |
1007 | .open = drm_open, | |
1008 | .release = drm_release, | |
1009 | .unlocked_ioctl = drm_ioctl, | |
1010 | .mmap = drm_gem_mmap, | |
1011 | .poll = drm_poll, | |
1012 | .fasync = drm_fasync, | |
1013 | .read = drm_read, | |
1014 | #ifdef CONFIG_COMPAT | |
1015 | .compat_ioctl = i915_compat_ioctl, | |
1016 | #endif | |
1017 | .llseek = noop_llseek, | |
1018 | }; | |
1019 | ||
1da177e4 | 1020 | static struct drm_driver driver = { |
0c54781b MW |
1021 | /* Don't use MTRRs here; the Xserver or userspace app should |
1022 | * deal with them for Intel hardware. | |
792d2b9a | 1023 | */ |
673a394b EA |
1024 | .driver_features = |
1025 | DRIVER_USE_AGP | DRIVER_REQUIRE_AGP | /* DRIVER_USE_MTRR |*/ | |
1286ff73 | 1026 | DRIVER_HAVE_IRQ | DRIVER_IRQ_SHARED | DRIVER_GEM | DRIVER_PRIME, |
22eae947 | 1027 | .load = i915_driver_load, |
ba8bbcf6 | 1028 | .unload = i915_driver_unload, |
673a394b | 1029 | .open = i915_driver_open, |
22eae947 DA |
1030 | .lastclose = i915_driver_lastclose, |
1031 | .preclose = i915_driver_preclose, | |
673a394b | 1032 | .postclose = i915_driver_postclose, |
d8e29209 RW |
1033 | |
1034 | /* Used in place of i915_pm_ops for non-DRIVER_MODESET */ | |
1035 | .suspend = i915_suspend, | |
1036 | .resume = i915_resume, | |
1037 | ||
cda17380 | 1038 | .device_is_agp = i915_driver_device_is_agp, |
7c1c2871 DA |
1039 | .master_create = i915_master_create, |
1040 | .master_destroy = i915_master_destroy, | |
955b12de | 1041 | #if defined(CONFIG_DEBUG_FS) |
27c202ad BG |
1042 | .debugfs_init = i915_debugfs_init, |
1043 | .debugfs_cleanup = i915_debugfs_cleanup, | |
955b12de | 1044 | #endif |
673a394b EA |
1045 | .gem_init_object = i915_gem_init_object, |
1046 | .gem_free_object = i915_gem_free_object, | |
de151cf6 | 1047 | .gem_vm_ops = &i915_gem_vm_ops, |
1286ff73 DV |
1048 | |
1049 | .prime_handle_to_fd = drm_gem_prime_handle_to_fd, | |
1050 | .prime_fd_to_handle = drm_gem_prime_fd_to_handle, | |
1051 | .gem_prime_export = i915_gem_prime_export, | |
1052 | .gem_prime_import = i915_gem_prime_import, | |
1053 | ||
ff72145b DA |
1054 | .dumb_create = i915_gem_dumb_create, |
1055 | .dumb_map_offset = i915_gem_mmap_gtt, | |
1056 | .dumb_destroy = i915_gem_dumb_destroy, | |
1da177e4 | 1057 | .ioctls = i915_ioctls, |
e08e96de | 1058 | .fops = &i915_driver_fops, |
22eae947 DA |
1059 | .name = DRIVER_NAME, |
1060 | .desc = DRIVER_DESC, | |
1061 | .date = DRIVER_DATE, | |
1062 | .major = DRIVER_MAJOR, | |
1063 | .minor = DRIVER_MINOR, | |
1064 | .patchlevel = DRIVER_PATCHLEVEL, | |
1da177e4 LT |
1065 | }; |
1066 | ||
8410ea3b DA |
1067 | static struct pci_driver i915_pci_driver = { |
1068 | .name = DRIVER_NAME, | |
1069 | .id_table = pciidlist, | |
1070 | .probe = i915_pci_probe, | |
1071 | .remove = i915_pci_remove, | |
1072 | .driver.pm = &i915_pm_ops, | |
1073 | }; | |
1074 | ||
1da177e4 LT |
1075 | static int __init i915_init(void) |
1076 | { | |
1077 | driver.num_ioctls = i915_max_ioctl; | |
79e53945 JB |
1078 | |
1079 | /* | |
1080 | * If CONFIG_DRM_I915_KMS is set, default to KMS unless | |
1081 | * explicitly disabled with the module pararmeter. | |
1082 | * | |
1083 | * Otherwise, just follow the parameter (defaulting to off). | |
1084 | * | |
1085 | * Allow optional vga_text_mode_force boot option to override | |
1086 | * the default behavior. | |
1087 | */ | |
1088 | #if defined(CONFIG_DRM_I915_KMS) | |
1089 | if (i915_modeset != 0) | |
1090 | driver.driver_features |= DRIVER_MODESET; | |
1091 | #endif | |
1092 | if (i915_modeset == 1) | |
1093 | driver.driver_features |= DRIVER_MODESET; | |
1094 | ||
1095 | #ifdef CONFIG_VGA_CONSOLE | |
1096 | if (vgacon_text_force() && i915_modeset == -1) | |
1097 | driver.driver_features &= ~DRIVER_MODESET; | |
1098 | #endif | |
1099 | ||
3885c6bb CW |
1100 | if (!(driver.driver_features & DRIVER_MODESET)) |
1101 | driver.get_vblank_timestamp = NULL; | |
1102 | ||
8410ea3b | 1103 | return drm_pci_init(&driver, &i915_pci_driver); |
1da177e4 LT |
1104 | } |
1105 | ||
1106 | static void __exit i915_exit(void) | |
1107 | { | |
8410ea3b | 1108 | drm_pci_exit(&driver, &i915_pci_driver); |
1da177e4 LT |
1109 | } |
1110 | ||
1111 | module_init(i915_init); | |
1112 | module_exit(i915_exit); | |
1113 | ||
b5e89ed5 DA |
1114 | MODULE_AUTHOR(DRIVER_AUTHOR); |
1115 | MODULE_DESCRIPTION(DRIVER_DESC); | |
1da177e4 | 1116 | MODULE_LICENSE("GPL and additional rights"); |
f7000883 | 1117 | |
b7d84096 JB |
1118 | /* We give fast paths for the really cool registers */ |
1119 | #define NEEDS_FORCE_WAKE(dev_priv, reg) \ | |
b7884eb4 DV |
1120 | ((HAS_FORCE_WAKE((dev_priv)->dev)) && \ |
1121 | ((reg) < 0x40000) && \ | |
1122 | ((reg) != FORCEWAKE)) | |
a8b1397d DV |
1123 | static void |
1124 | ilk_dummy_write(struct drm_i915_private *dev_priv) | |
1125 | { | |
1126 | /* WaIssueDummyWriteToWakeupFromRC6: Issue a dummy write to wake up the | |
1127 | * chip from rc6 before touching it for real. MI_MODE is masked, hence | |
1128 | * harmless to write 0 into. */ | |
1129 | I915_WRITE_NOTRACE(MI_MODE, 0); | |
1130 | } | |
1131 | ||
115bc2de PZ |
1132 | static void |
1133 | hsw_unclaimed_reg_clear(struct drm_i915_private *dev_priv, u32 reg) | |
1134 | { | |
1135 | if (IS_HASWELL(dev_priv->dev) && | |
3f1e109a | 1136 | (I915_READ_NOTRACE(FPGA_DBG) & FPGA_DBG_RM_NOCLAIM)) { |
115bc2de PZ |
1137 | DRM_ERROR("Unknown unclaimed register before writing to %x\n", |
1138 | reg); | |
3f1e109a | 1139 | I915_WRITE_NOTRACE(FPGA_DBG, FPGA_DBG_RM_NOCLAIM); |
115bc2de PZ |
1140 | } |
1141 | } | |
1142 | ||
1143 | static void | |
1144 | hsw_unclaimed_reg_check(struct drm_i915_private *dev_priv, u32 reg) | |
1145 | { | |
1146 | if (IS_HASWELL(dev_priv->dev) && | |
3f1e109a | 1147 | (I915_READ_NOTRACE(FPGA_DBG) & FPGA_DBG_RM_NOCLAIM)) { |
115bc2de | 1148 | DRM_ERROR("Unclaimed write to %x\n", reg); |
3f1e109a | 1149 | I915_WRITE_NOTRACE(FPGA_DBG, FPGA_DBG_RM_NOCLAIM); |
115bc2de PZ |
1150 | } |
1151 | } | |
1152 | ||
f7000883 AK |
1153 | #define __i915_read(x, y) \ |
1154 | u##x i915_read##x(struct drm_i915_private *dev_priv, u32 reg) { \ | |
1155 | u##x val = 0; \ | |
a8b1397d DV |
1156 | if (IS_GEN5(dev_priv->dev)) \ |
1157 | ilk_dummy_write(dev_priv); \ | |
f7000883 | 1158 | if (NEEDS_FORCE_WAKE((dev_priv), (reg))) { \ |
c937504e KP |
1159 | unsigned long irqflags; \ |
1160 | spin_lock_irqsave(&dev_priv->gt_lock, irqflags); \ | |
1161 | if (dev_priv->forcewake_count == 0) \ | |
990bbdad | 1162 | dev_priv->gt.force_wake_get(dev_priv); \ |
f7000883 | 1163 | val = read##y(dev_priv->regs + reg); \ |
c937504e | 1164 | if (dev_priv->forcewake_count == 0) \ |
990bbdad | 1165 | dev_priv->gt.force_wake_put(dev_priv); \ |
c937504e | 1166 | spin_unlock_irqrestore(&dev_priv->gt_lock, irqflags); \ |
f7000883 AK |
1167 | } else { \ |
1168 | val = read##y(dev_priv->regs + reg); \ | |
1169 | } \ | |
1170 | trace_i915_reg_rw(false, reg, val, sizeof(val)); \ | |
1171 | return val; \ | |
1172 | } | |
1173 | ||
1174 | __i915_read(8, b) | |
1175 | __i915_read(16, w) | |
1176 | __i915_read(32, l) | |
1177 | __i915_read(64, q) | |
1178 | #undef __i915_read | |
1179 | ||
1180 | #define __i915_write(x, y) \ | |
1181 | void i915_write##x(struct drm_i915_private *dev_priv, u32 reg, u##x val) { \ | |
67a3744f | 1182 | u32 __fifo_ret = 0; \ |
f7000883 AK |
1183 | trace_i915_reg_rw(true, reg, val, sizeof(val)); \ |
1184 | if (NEEDS_FORCE_WAKE((dev_priv), (reg))) { \ | |
67a3744f | 1185 | __fifo_ret = __gen6_gt_wait_for_fifo(dev_priv); \ |
f7000883 | 1186 | } \ |
a8b1397d DV |
1187 | if (IS_GEN5(dev_priv->dev)) \ |
1188 | ilk_dummy_write(dev_priv); \ | |
115bc2de | 1189 | hsw_unclaimed_reg_clear(dev_priv, reg); \ |
fe31b574 | 1190 | write##y(val, dev_priv->regs + reg); \ |
67a3744f BW |
1191 | if (unlikely(__fifo_ret)) { \ |
1192 | gen6_gt_check_fifodbg(dev_priv); \ | |
1193 | } \ | |
115bc2de | 1194 | hsw_unclaimed_reg_check(dev_priv, reg); \ |
f7000883 AK |
1195 | } |
1196 | __i915_write(8, b) | |
1197 | __i915_write(16, w) | |
1198 | __i915_write(32, l) | |
1199 | __i915_write(64, q) | |
1200 | #undef __i915_write | |
c0c7babc BW |
1201 | |
1202 | static const struct register_whitelist { | |
1203 | uint64_t offset; | |
1204 | uint32_t size; | |
1205 | uint32_t gen_bitmask; /* support gens, 0x10 for 4, 0x30 for 4 and 5, etc. */ | |
1206 | } whitelist[] = { | |
1207 | { RING_TIMESTAMP(RENDER_RING_BASE), 8, 0xF0 }, | |
1208 | }; | |
1209 | ||
1210 | int i915_reg_read_ioctl(struct drm_device *dev, | |
1211 | void *data, struct drm_file *file) | |
1212 | { | |
1213 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1214 | struct drm_i915_reg_read *reg = data; | |
1215 | struct register_whitelist const *entry = whitelist; | |
1216 | int i; | |
1217 | ||
1218 | for (i = 0; i < ARRAY_SIZE(whitelist); i++, entry++) { | |
1219 | if (entry->offset == reg->offset && | |
1220 | (1 << INTEL_INFO(dev)->gen & entry->gen_bitmask)) | |
1221 | break; | |
1222 | } | |
1223 | ||
1224 | if (i == ARRAY_SIZE(whitelist)) | |
1225 | return -EINVAL; | |
1226 | ||
1227 | switch (entry->size) { | |
1228 | case 8: | |
1229 | reg->val = I915_READ64(reg->offset); | |
1230 | break; | |
1231 | case 4: | |
1232 | reg->val = I915_READ(reg->offset); | |
1233 | break; | |
1234 | case 2: | |
1235 | reg->val = I915_READ16(reg->offset); | |
1236 | break; | |
1237 | case 1: | |
1238 | reg->val = I915_READ8(reg->offset); | |
1239 | break; | |
1240 | default: | |
1241 | WARN_ON(1); | |
1242 | return -EINVAL; | |
1243 | } | |
1244 | ||
1245 | return 0; | |
1246 | } |