]>
Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* i915_drv.c -- i830,i845,i855,i865,i915 driver -*- linux-c -*- |
2 | */ | |
0d6aa60b | 3 | /* |
bc54fd1a | 4 | * |
1da177e4 LT |
5 | * Copyright 2003 Tungsten Graphics, Inc., Cedar Park, Texas. |
6 | * All Rights Reserved. | |
bc54fd1a DA |
7 | * |
8 | * Permission is hereby granted, free of charge, to any person obtaining a | |
9 | * copy of this software and associated documentation files (the | |
10 | * "Software"), to deal in the Software without restriction, including | |
11 | * without limitation the rights to use, copy, modify, merge, publish, | |
12 | * distribute, sub license, and/or sell copies of the Software, and to | |
13 | * permit persons to whom the Software is furnished to do so, subject to | |
14 | * the following conditions: | |
15 | * | |
16 | * The above copyright notice and this permission notice (including the | |
17 | * next paragraph) shall be included in all copies or substantial portions | |
18 | * of the Software. | |
19 | * | |
20 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS | |
21 | * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF | |
22 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. | |
23 | * IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR | |
24 | * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, | |
25 | * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE | |
26 | * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE. | |
27 | * | |
0d6aa60b | 28 | */ |
1da177e4 | 29 | |
e5747e3a | 30 | #include <linux/acpi.h> |
0673ad47 CW |
31 | #include <linux/device.h> |
32 | #include <linux/oom.h> | |
e0cd3608 | 33 | #include <linux/module.h> |
0673ad47 CW |
34 | #include <linux/pci.h> |
35 | #include <linux/pm.h> | |
d6102977 | 36 | #include <linux/pm_runtime.h> |
0673ad47 CW |
37 | #include <linux/pnp.h> |
38 | #include <linux/slab.h> | |
39 | #include <linux/vgaarb.h> | |
704ab614 | 40 | #include <linux/vga_switcheroo.h> |
0673ad47 CW |
41 | #include <linux/vt.h> |
42 | #include <acpi/video.h> | |
43 | ||
44 | #include <drm/drmP.h> | |
760285e7 | 45 | #include <drm/drm_crtc_helper.h> |
a667fb40 | 46 | #include <drm/drm_atomic_helper.h> |
0673ad47 CW |
47 | #include <drm/i915_drm.h> |
48 | ||
49 | #include "i915_drv.h" | |
50 | #include "i915_trace.h" | |
b46a33e2 | 51 | #include "i915_pmu.h" |
a446ae2c | 52 | #include "i915_query.h" |
0673ad47 CW |
53 | #include "i915_vgpu.h" |
54 | #include "intel_drv.h" | |
5464cd65 | 55 | #include "intel_uc.h" |
79e53945 | 56 | |
112b715e KH |
57 | static struct drm_driver driver; |
58 | ||
fae919f0 | 59 | #if IS_ENABLED(CONFIG_DRM_I915_DEBUG) |
0673ad47 CW |
60 | static unsigned int i915_load_fail_count; |
61 | ||
62 | bool __i915_inject_load_failure(const char *func, int line) | |
63 | { | |
4f044a88 | 64 | if (i915_load_fail_count >= i915_modparams.inject_load_failure) |
0673ad47 CW |
65 | return false; |
66 | ||
4f044a88 | 67 | if (++i915_load_fail_count == i915_modparams.inject_load_failure) { |
0673ad47 | 68 | DRM_INFO("Injecting failure at checkpoint %u [%s:%d]\n", |
4f044a88 | 69 | i915_modparams.inject_load_failure, func, line); |
cf68f0c3 | 70 | i915_modparams.inject_load_failure = 0; |
0673ad47 CW |
71 | return true; |
72 | } | |
73 | ||
74 | return false; | |
75 | } | |
51c18bf7 CW |
76 | |
77 | bool i915_error_injected(void) | |
78 | { | |
79 | return i915_load_fail_count && !i915_modparams.inject_load_failure; | |
80 | } | |
81 | ||
fae919f0 | 82 | #endif |
0673ad47 CW |
83 | |
84 | #define FDO_BUG_URL "https://bugs.freedesktop.org/enter_bug.cgi?product=DRI" | |
85 | #define FDO_BUG_MSG "Please file a bug at " FDO_BUG_URL " against DRM/Intel " \ | |
86 | "providing the dmesg log by booting with drm.debug=0xf" | |
87 | ||
88 | void | |
89 | __i915_printk(struct drm_i915_private *dev_priv, const char *level, | |
90 | const char *fmt, ...) | |
91 | { | |
92 | static bool shown_bug_once; | |
c49d13ee | 93 | struct device *kdev = dev_priv->drm.dev; |
0673ad47 CW |
94 | bool is_error = level[1] <= KERN_ERR[1]; |
95 | bool is_debug = level[1] == KERN_DEBUG[1]; | |
96 | struct va_format vaf; | |
97 | va_list args; | |
98 | ||
99 | if (is_debug && !(drm_debug & DRM_UT_DRIVER)) | |
100 | return; | |
101 | ||
102 | va_start(args, fmt); | |
103 | ||
104 | vaf.fmt = fmt; | |
105 | vaf.va = &args; | |
106 | ||
8cff1f4a CW |
107 | if (is_error) |
108 | dev_printk(level, kdev, "%pV", &vaf); | |
109 | else | |
110 | dev_printk(level, kdev, "[" DRM_NAME ":%ps] %pV", | |
111 | __builtin_return_address(0), &vaf); | |
112 | ||
113 | va_end(args); | |
0673ad47 CW |
114 | |
115 | if (is_error && !shown_bug_once) { | |
4e8507ba CW |
116 | /* |
117 | * Ask the user to file a bug report for the error, except | |
118 | * if they may have caused the bug by fiddling with unsafe | |
119 | * module parameters. | |
120 | */ | |
121 | if (!test_taint(TAINT_USER)) | |
122 | dev_notice(kdev, "%s", FDO_BUG_MSG); | |
0673ad47 CW |
123 | shown_bug_once = true; |
124 | } | |
0673ad47 CW |
125 | } |
126 | ||
da6c10c2 JN |
127 | /* Map PCH device id to PCH type, or PCH_NONE if unknown. */ |
128 | static enum intel_pch | |
129 | intel_pch_type(const struct drm_i915_private *dev_priv, unsigned short id) | |
130 | { | |
131 | switch (id) { | |
132 | case INTEL_PCH_IBX_DEVICE_ID_TYPE: | |
133 | DRM_DEBUG_KMS("Found Ibex Peak PCH\n"); | |
134 | WARN_ON(!IS_GEN5(dev_priv)); | |
135 | return PCH_IBX; | |
136 | case INTEL_PCH_CPT_DEVICE_ID_TYPE: | |
137 | DRM_DEBUG_KMS("Found CougarPoint PCH\n"); | |
138 | WARN_ON(!IS_GEN6(dev_priv) && !IS_IVYBRIDGE(dev_priv)); | |
139 | return PCH_CPT; | |
140 | case INTEL_PCH_PPT_DEVICE_ID_TYPE: | |
141 | DRM_DEBUG_KMS("Found PantherPoint PCH\n"); | |
142 | WARN_ON(!IS_GEN6(dev_priv) && !IS_IVYBRIDGE(dev_priv)); | |
143 | /* PantherPoint is CPT compatible */ | |
144 | return PCH_CPT; | |
145 | case INTEL_PCH_LPT_DEVICE_ID_TYPE: | |
146 | DRM_DEBUG_KMS("Found LynxPoint PCH\n"); | |
147 | WARN_ON(!IS_HASWELL(dev_priv) && !IS_BROADWELL(dev_priv)); | |
148 | WARN_ON(IS_HSW_ULT(dev_priv) || IS_BDW_ULT(dev_priv)); | |
149 | return PCH_LPT; | |
150 | case INTEL_PCH_LPT_LP_DEVICE_ID_TYPE: | |
151 | DRM_DEBUG_KMS("Found LynxPoint LP PCH\n"); | |
152 | WARN_ON(!IS_HASWELL(dev_priv) && !IS_BROADWELL(dev_priv)); | |
153 | WARN_ON(!IS_HSW_ULT(dev_priv) && !IS_BDW_ULT(dev_priv)); | |
154 | return PCH_LPT; | |
155 | case INTEL_PCH_WPT_DEVICE_ID_TYPE: | |
156 | DRM_DEBUG_KMS("Found WildcatPoint PCH\n"); | |
157 | WARN_ON(!IS_HASWELL(dev_priv) && !IS_BROADWELL(dev_priv)); | |
158 | WARN_ON(IS_HSW_ULT(dev_priv) || IS_BDW_ULT(dev_priv)); | |
159 | /* WildcatPoint is LPT compatible */ | |
160 | return PCH_LPT; | |
161 | case INTEL_PCH_WPT_LP_DEVICE_ID_TYPE: | |
162 | DRM_DEBUG_KMS("Found WildcatPoint LP PCH\n"); | |
163 | WARN_ON(!IS_HASWELL(dev_priv) && !IS_BROADWELL(dev_priv)); | |
164 | WARN_ON(!IS_HSW_ULT(dev_priv) && !IS_BDW_ULT(dev_priv)); | |
165 | /* WildcatPoint is LPT compatible */ | |
166 | return PCH_LPT; | |
167 | case INTEL_PCH_SPT_DEVICE_ID_TYPE: | |
168 | DRM_DEBUG_KMS("Found SunrisePoint PCH\n"); | |
169 | WARN_ON(!IS_SKYLAKE(dev_priv) && !IS_KABYLAKE(dev_priv)); | |
170 | return PCH_SPT; | |
171 | case INTEL_PCH_SPT_LP_DEVICE_ID_TYPE: | |
172 | DRM_DEBUG_KMS("Found SunrisePoint LP PCH\n"); | |
173 | WARN_ON(!IS_SKYLAKE(dev_priv) && !IS_KABYLAKE(dev_priv)); | |
174 | return PCH_SPT; | |
175 | case INTEL_PCH_KBP_DEVICE_ID_TYPE: | |
176 | DRM_DEBUG_KMS("Found Kaby Lake PCH (KBP)\n"); | |
177 | WARN_ON(!IS_SKYLAKE(dev_priv) && !IS_KABYLAKE(dev_priv) && | |
178 | !IS_COFFEELAKE(dev_priv)); | |
179 | return PCH_KBP; | |
180 | case INTEL_PCH_CNP_DEVICE_ID_TYPE: | |
181 | DRM_DEBUG_KMS("Found Cannon Lake PCH (CNP)\n"); | |
182 | WARN_ON(!IS_CANNONLAKE(dev_priv) && !IS_COFFEELAKE(dev_priv)); | |
183 | return PCH_CNP; | |
184 | case INTEL_PCH_CNP_LP_DEVICE_ID_TYPE: | |
185 | DRM_DEBUG_KMS("Found Cannon Lake LP PCH (CNP-LP)\n"); | |
186 | WARN_ON(!IS_CANNONLAKE(dev_priv) && !IS_COFFEELAKE(dev_priv)); | |
187 | return PCH_CNP; | |
188 | case INTEL_PCH_ICP_DEVICE_ID_TYPE: | |
189 | DRM_DEBUG_KMS("Found Ice Lake PCH\n"); | |
190 | WARN_ON(!IS_ICELAKE(dev_priv)); | |
191 | return PCH_ICP; | |
192 | default: | |
193 | return PCH_NONE; | |
194 | } | |
195 | } | |
0673ad47 | 196 | |
435ad2c0 JN |
197 | static bool intel_is_virt_pch(unsigned short id, |
198 | unsigned short svendor, unsigned short sdevice) | |
199 | { | |
200 | return (id == INTEL_PCH_P2X_DEVICE_ID_TYPE || | |
201 | id == INTEL_PCH_P3X_DEVICE_ID_TYPE || | |
202 | (id == INTEL_PCH_QEMU_DEVICE_ID_TYPE && | |
203 | svendor == PCI_SUBVENDOR_ID_REDHAT_QUMRANET && | |
204 | sdevice == PCI_SUBDEVICE_ID_QEMU)); | |
205 | } | |
206 | ||
40ace64b JN |
207 | static unsigned short |
208 | intel_virt_detect_pch(const struct drm_i915_private *dev_priv) | |
0673ad47 | 209 | { |
40ace64b | 210 | unsigned short id = 0; |
0673ad47 CW |
211 | |
212 | /* | |
213 | * In a virtualized passthrough environment we can be in a | |
214 | * setup where the ISA bridge is not able to be passed through. | |
215 | * In this case, a south bridge can be emulated and we have to | |
216 | * make an educated guess as to which PCH is really there. | |
217 | */ | |
218 | ||
40ace64b JN |
219 | if (IS_GEN5(dev_priv)) |
220 | id = INTEL_PCH_IBX_DEVICE_ID_TYPE; | |
221 | else if (IS_GEN6(dev_priv) || IS_IVYBRIDGE(dev_priv)) | |
222 | id = INTEL_PCH_CPT_DEVICE_ID_TYPE; | |
223 | else if (IS_HSW_ULT(dev_priv) || IS_BDW_ULT(dev_priv)) | |
224 | id = INTEL_PCH_LPT_LP_DEVICE_ID_TYPE; | |
225 | else if (IS_HASWELL(dev_priv) || IS_BROADWELL(dev_priv)) | |
226 | id = INTEL_PCH_LPT_DEVICE_ID_TYPE; | |
227 | else if (IS_SKYLAKE(dev_priv) || IS_KABYLAKE(dev_priv)) | |
228 | id = INTEL_PCH_SPT_DEVICE_ID_TYPE; | |
229 | else if (IS_COFFEELAKE(dev_priv) || IS_CANNONLAKE(dev_priv)) | |
230 | id = INTEL_PCH_CNP_DEVICE_ID_TYPE; | |
f17ca501 AS |
231 | else if (IS_ICELAKE(dev_priv)) |
232 | id = INTEL_PCH_ICP_DEVICE_ID_TYPE; | |
40ace64b JN |
233 | |
234 | if (id) | |
235 | DRM_DEBUG_KMS("Assuming PCH ID %04x\n", id); | |
236 | else | |
237 | DRM_DEBUG_KMS("Assuming no PCH\n"); | |
238 | ||
239 | return id; | |
0673ad47 CW |
240 | } |
241 | ||
da5f53bf | 242 | static void intel_detect_pch(struct drm_i915_private *dev_priv) |
0673ad47 | 243 | { |
0673ad47 CW |
244 | struct pci_dev *pch = NULL; |
245 | ||
0673ad47 CW |
246 | /* |
247 | * The reason to probe ISA bridge instead of Dev31:Fun0 is to | |
248 | * make graphics device passthrough work easy for VMM, that only | |
249 | * need to expose ISA bridge to let driver know the real hardware | |
250 | * underneath. This is a requirement from virtualization team. | |
251 | * | |
252 | * In some virtualized environments (e.g. XEN), there is irrelevant | |
253 | * ISA bridge in the system. To work reliably, we should scan trhough | |
254 | * all the ISA bridge devices and check for the first match, instead | |
255 | * of only checking the first one. | |
256 | */ | |
257 | while ((pch = pci_get_class(PCI_CLASS_BRIDGE_ISA << 8, pch))) { | |
d67c0ac1 | 258 | unsigned short id; |
da6c10c2 | 259 | enum intel_pch pch_type; |
d67c0ac1 JN |
260 | |
261 | if (pch->vendor != PCI_VENDOR_ID_INTEL) | |
262 | continue; | |
263 | ||
264 | id = pch->device & INTEL_PCH_DEVICE_ID_MASK; | |
265 | ||
da6c10c2 JN |
266 | pch_type = intel_pch_type(dev_priv, id); |
267 | if (pch_type != PCH_NONE) { | |
268 | dev_priv->pch_type = pch_type; | |
40ace64b JN |
269 | dev_priv->pch_id = id; |
270 | break; | |
435ad2c0 | 271 | } else if (intel_is_virt_pch(id, pch->subsystem_vendor, |
40ace64b JN |
272 | pch->subsystem_device)) { |
273 | id = intel_virt_detect_pch(dev_priv); | |
85b17e6e JN |
274 | pch_type = intel_pch_type(dev_priv, id); |
275 | ||
276 | /* Sanity check virtual PCH id */ | |
277 | if (WARN_ON(id && pch_type == PCH_NONE)) | |
278 | id = 0; | |
279 | ||
40ace64b JN |
280 | dev_priv->pch_type = pch_type; |
281 | dev_priv->pch_id = id; | |
282 | break; | |
0673ad47 CW |
283 | } |
284 | } | |
07ba0a82 JN |
285 | |
286 | /* | |
287 | * Use PCH_NOP (PCH but no South Display) for PCH platforms without | |
288 | * display. | |
289 | */ | |
290 | if (pch && INTEL_INFO(dev_priv)->num_pipes == 0) { | |
291 | DRM_DEBUG_KMS("Display disabled, reverting to NOP PCH\n"); | |
292 | dev_priv->pch_type = PCH_NOP; | |
293 | dev_priv->pch_id = 0; | |
294 | } | |
295 | ||
0673ad47 CW |
296 | if (!pch) |
297 | DRM_DEBUG_KMS("No PCH found.\n"); | |
298 | ||
299 | pci_dev_put(pch); | |
300 | } | |
301 | ||
6a20fe7b VS |
302 | static int i915_getparam_ioctl(struct drm_device *dev, void *data, |
303 | struct drm_file *file_priv) | |
0673ad47 | 304 | { |
fac5e23e | 305 | struct drm_i915_private *dev_priv = to_i915(dev); |
52a05c30 | 306 | struct pci_dev *pdev = dev_priv->drm.pdev; |
0673ad47 CW |
307 | drm_i915_getparam_t *param = data; |
308 | int value; | |
309 | ||
310 | switch (param->param) { | |
311 | case I915_PARAM_IRQ_ACTIVE: | |
312 | case I915_PARAM_ALLOW_BATCHBUFFER: | |
313 | case I915_PARAM_LAST_DISPATCH: | |
ef0f411f | 314 | case I915_PARAM_HAS_EXEC_CONSTANTS: |
0673ad47 CW |
315 | /* Reject all old ums/dri params. */ |
316 | return -ENODEV; | |
317 | case I915_PARAM_CHIPSET_ID: | |
52a05c30 | 318 | value = pdev->device; |
0673ad47 CW |
319 | break; |
320 | case I915_PARAM_REVISION: | |
52a05c30 | 321 | value = pdev->revision; |
0673ad47 | 322 | break; |
0673ad47 CW |
323 | case I915_PARAM_NUM_FENCES_AVAIL: |
324 | value = dev_priv->num_fence_regs; | |
325 | break; | |
326 | case I915_PARAM_HAS_OVERLAY: | |
327 | value = dev_priv->overlay ? 1 : 0; | |
328 | break; | |
0673ad47 | 329 | case I915_PARAM_HAS_BSD: |
3b3f1650 | 330 | value = !!dev_priv->engine[VCS]; |
0673ad47 CW |
331 | break; |
332 | case I915_PARAM_HAS_BLT: | |
3b3f1650 | 333 | value = !!dev_priv->engine[BCS]; |
0673ad47 CW |
334 | break; |
335 | case I915_PARAM_HAS_VEBOX: | |
3b3f1650 | 336 | value = !!dev_priv->engine[VECS]; |
0673ad47 CW |
337 | break; |
338 | case I915_PARAM_HAS_BSD2: | |
3b3f1650 | 339 | value = !!dev_priv->engine[VCS2]; |
0673ad47 | 340 | break; |
0673ad47 | 341 | case I915_PARAM_HAS_LLC: |
16162470 | 342 | value = HAS_LLC(dev_priv); |
0673ad47 CW |
343 | break; |
344 | case I915_PARAM_HAS_WT: | |
16162470 | 345 | value = HAS_WT(dev_priv); |
0673ad47 CW |
346 | break; |
347 | case I915_PARAM_HAS_ALIASING_PPGTT: | |
16162470 | 348 | value = USES_PPGTT(dev_priv); |
0673ad47 CW |
349 | break; |
350 | case I915_PARAM_HAS_SEMAPHORES: | |
93c6e966 | 351 | value = HAS_LEGACY_SEMAPHORES(dev_priv); |
0673ad47 | 352 | break; |
0673ad47 CW |
353 | case I915_PARAM_HAS_SECURE_BATCHES: |
354 | value = capable(CAP_SYS_ADMIN); | |
355 | break; | |
0673ad47 CW |
356 | case I915_PARAM_CMD_PARSER_VERSION: |
357 | value = i915_cmd_parser_get_version(dev_priv); | |
358 | break; | |
0673ad47 | 359 | case I915_PARAM_SUBSLICE_TOTAL: |
57ec171e | 360 | value = sseu_subslice_total(&INTEL_INFO(dev_priv)->sseu); |
0673ad47 CW |
361 | if (!value) |
362 | return -ENODEV; | |
363 | break; | |
364 | case I915_PARAM_EU_TOTAL: | |
43b67998 | 365 | value = INTEL_INFO(dev_priv)->sseu.eu_total; |
0673ad47 CW |
366 | if (!value) |
367 | return -ENODEV; | |
368 | break; | |
369 | case I915_PARAM_HAS_GPU_RESET: | |
4f044a88 MW |
370 | value = i915_modparams.enable_hangcheck && |
371 | intel_has_gpu_reset(dev_priv); | |
142bc7d9 MT |
372 | if (value && intel_has_reset_engine(dev_priv)) |
373 | value = 2; | |
0673ad47 CW |
374 | break; |
375 | case I915_PARAM_HAS_RESOURCE_STREAMER: | |
16162470 | 376 | value = HAS_RESOURCE_STREAMER(dev_priv); |
0673ad47 | 377 | break; |
37f501af | 378 | case I915_PARAM_HAS_POOLED_EU: |
16162470 | 379 | value = HAS_POOLED_EU(dev_priv); |
37f501af | 380 | break; |
381 | case I915_PARAM_MIN_EU_IN_POOL: | |
43b67998 | 382 | value = INTEL_INFO(dev_priv)->sseu.min_eu_in_pool; |
37f501af | 383 | break; |
5464cd65 | 384 | case I915_PARAM_HUC_STATUS: |
fa265275 MW |
385 | value = intel_huc_check_status(&dev_priv->huc); |
386 | if (value < 0) | |
387 | return value; | |
5464cd65 | 388 | break; |
4cc69075 CW |
389 | case I915_PARAM_MMAP_GTT_VERSION: |
390 | /* Though we've started our numbering from 1, and so class all | |
391 | * earlier versions as 0, in effect their value is undefined as | |
392 | * the ioctl will report EINVAL for the unknown param! | |
393 | */ | |
394 | value = i915_gem_mmap_gtt_version(); | |
395 | break; | |
0de9136d | 396 | case I915_PARAM_HAS_SCHEDULER: |
3fed1808 | 397 | value = dev_priv->caps.scheduler; |
0de9136d | 398 | break; |
beecec90 | 399 | |
16162470 DW |
400 | case I915_PARAM_MMAP_VERSION: |
401 | /* Remember to bump this if the version changes! */ | |
402 | case I915_PARAM_HAS_GEM: | |
403 | case I915_PARAM_HAS_PAGEFLIPPING: | |
404 | case I915_PARAM_HAS_EXECBUF2: /* depends on GEM */ | |
405 | case I915_PARAM_HAS_RELAXED_FENCING: | |
406 | case I915_PARAM_HAS_COHERENT_RINGS: | |
407 | case I915_PARAM_HAS_RELAXED_DELTA: | |
408 | case I915_PARAM_HAS_GEN7_SOL_RESET: | |
409 | case I915_PARAM_HAS_WAIT_TIMEOUT: | |
410 | case I915_PARAM_HAS_PRIME_VMAP_FLUSH: | |
411 | case I915_PARAM_HAS_PINNED_BATCHES: | |
412 | case I915_PARAM_HAS_EXEC_NO_RELOC: | |
413 | case I915_PARAM_HAS_EXEC_HANDLE_LUT: | |
414 | case I915_PARAM_HAS_COHERENT_PHYS_GTT: | |
415 | case I915_PARAM_HAS_EXEC_SOFTPIN: | |
77ae9957 | 416 | case I915_PARAM_HAS_EXEC_ASYNC: |
fec0445c | 417 | case I915_PARAM_HAS_EXEC_FENCE: |
b0fd47ad | 418 | case I915_PARAM_HAS_EXEC_CAPTURE: |
1a71cf2f | 419 | case I915_PARAM_HAS_EXEC_BATCH_FIRST: |
cf6e7bac | 420 | case I915_PARAM_HAS_EXEC_FENCE_ARRAY: |
16162470 DW |
421 | /* For the time being all of these are always true; |
422 | * if some supported hardware does not have one of these | |
423 | * features this value needs to be provided from | |
424 | * INTEL_INFO(), a feature macro, or similar. | |
425 | */ | |
426 | value = 1; | |
427 | break; | |
d2b4b979 CW |
428 | case I915_PARAM_HAS_CONTEXT_ISOLATION: |
429 | value = intel_engines_has_context_isolation(dev_priv); | |
430 | break; | |
7fed555c RB |
431 | case I915_PARAM_SLICE_MASK: |
432 | value = INTEL_INFO(dev_priv)->sseu.slice_mask; | |
433 | if (!value) | |
434 | return -ENODEV; | |
435 | break; | |
f5320233 | 436 | case I915_PARAM_SUBSLICE_MASK: |
8cc76693 | 437 | value = INTEL_INFO(dev_priv)->sseu.subslice_mask[0]; |
f5320233 RB |
438 | if (!value) |
439 | return -ENODEV; | |
440 | break; | |
dab91783 | 441 | case I915_PARAM_CS_TIMESTAMP_FREQUENCY: |
f577a03b | 442 | value = 1000 * INTEL_INFO(dev_priv)->cs_timestamp_frequency_khz; |
dab91783 | 443 | break; |
0673ad47 CW |
444 | default: |
445 | DRM_DEBUG("Unknown parameter %d\n", param->param); | |
446 | return -EINVAL; | |
447 | } | |
448 | ||
dda33009 | 449 | if (put_user(value, param->value)) |
0673ad47 | 450 | return -EFAULT; |
0673ad47 CW |
451 | |
452 | return 0; | |
453 | } | |
454 | ||
da5f53bf | 455 | static int i915_get_bridge_dev(struct drm_i915_private *dev_priv) |
0673ad47 | 456 | { |
57b29646 SK |
457 | int domain = pci_domain_nr(dev_priv->drm.pdev->bus); |
458 | ||
459 | dev_priv->bridge_dev = | |
460 | pci_get_domain_bus_and_slot(domain, 0, PCI_DEVFN(0, 0)); | |
0673ad47 CW |
461 | if (!dev_priv->bridge_dev) { |
462 | DRM_ERROR("bridge device not found\n"); | |
463 | return -1; | |
464 | } | |
465 | return 0; | |
466 | } | |
467 | ||
468 | /* Allocate space for the MCH regs if needed, return nonzero on error */ | |
469 | static int | |
da5f53bf | 470 | intel_alloc_mchbar_resource(struct drm_i915_private *dev_priv) |
0673ad47 | 471 | { |
514e1d64 | 472 | int reg = INTEL_GEN(dev_priv) >= 4 ? MCHBAR_I965 : MCHBAR_I915; |
0673ad47 CW |
473 | u32 temp_lo, temp_hi = 0; |
474 | u64 mchbar_addr; | |
475 | int ret; | |
476 | ||
514e1d64 | 477 | if (INTEL_GEN(dev_priv) >= 4) |
0673ad47 CW |
478 | pci_read_config_dword(dev_priv->bridge_dev, reg + 4, &temp_hi); |
479 | pci_read_config_dword(dev_priv->bridge_dev, reg, &temp_lo); | |
480 | mchbar_addr = ((u64)temp_hi << 32) | temp_lo; | |
481 | ||
482 | /* If ACPI doesn't have it, assume we need to allocate it ourselves */ | |
483 | #ifdef CONFIG_PNP | |
484 | if (mchbar_addr && | |
485 | pnp_range_reserved(mchbar_addr, mchbar_addr + MCHBAR_SIZE)) | |
486 | return 0; | |
487 | #endif | |
488 | ||
489 | /* Get some space for it */ | |
490 | dev_priv->mch_res.name = "i915 MCHBAR"; | |
491 | dev_priv->mch_res.flags = IORESOURCE_MEM; | |
492 | ret = pci_bus_alloc_resource(dev_priv->bridge_dev->bus, | |
493 | &dev_priv->mch_res, | |
494 | MCHBAR_SIZE, MCHBAR_SIZE, | |
495 | PCIBIOS_MIN_MEM, | |
496 | 0, pcibios_align_resource, | |
497 | dev_priv->bridge_dev); | |
498 | if (ret) { | |
499 | DRM_DEBUG_DRIVER("failed bus alloc: %d\n", ret); | |
500 | dev_priv->mch_res.start = 0; | |
501 | return ret; | |
502 | } | |
503 | ||
514e1d64 | 504 | if (INTEL_GEN(dev_priv) >= 4) |
0673ad47 CW |
505 | pci_write_config_dword(dev_priv->bridge_dev, reg + 4, |
506 | upper_32_bits(dev_priv->mch_res.start)); | |
507 | ||
508 | pci_write_config_dword(dev_priv->bridge_dev, reg, | |
509 | lower_32_bits(dev_priv->mch_res.start)); | |
510 | return 0; | |
511 | } | |
512 | ||
513 | /* Setup MCHBAR if possible, return true if we should disable it again */ | |
514 | static void | |
da5f53bf | 515 | intel_setup_mchbar(struct drm_i915_private *dev_priv) |
0673ad47 | 516 | { |
514e1d64 | 517 | int mchbar_reg = INTEL_GEN(dev_priv) >= 4 ? MCHBAR_I965 : MCHBAR_I915; |
0673ad47 CW |
518 | u32 temp; |
519 | bool enabled; | |
520 | ||
920a14b2 | 521 | if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) |
0673ad47 CW |
522 | return; |
523 | ||
524 | dev_priv->mchbar_need_disable = false; | |
525 | ||
50a0bc90 | 526 | if (IS_I915G(dev_priv) || IS_I915GM(dev_priv)) { |
0673ad47 CW |
527 | pci_read_config_dword(dev_priv->bridge_dev, DEVEN, &temp); |
528 | enabled = !!(temp & DEVEN_MCHBAR_EN); | |
529 | } else { | |
530 | pci_read_config_dword(dev_priv->bridge_dev, mchbar_reg, &temp); | |
531 | enabled = temp & 1; | |
532 | } | |
533 | ||
534 | /* If it's already enabled, don't have to do anything */ | |
535 | if (enabled) | |
536 | return; | |
537 | ||
da5f53bf | 538 | if (intel_alloc_mchbar_resource(dev_priv)) |
0673ad47 CW |
539 | return; |
540 | ||
541 | dev_priv->mchbar_need_disable = true; | |
542 | ||
543 | /* Space is allocated or reserved, so enable it. */ | |
50a0bc90 | 544 | if (IS_I915G(dev_priv) || IS_I915GM(dev_priv)) { |
0673ad47 CW |
545 | pci_write_config_dword(dev_priv->bridge_dev, DEVEN, |
546 | temp | DEVEN_MCHBAR_EN); | |
547 | } else { | |
548 | pci_read_config_dword(dev_priv->bridge_dev, mchbar_reg, &temp); | |
549 | pci_write_config_dword(dev_priv->bridge_dev, mchbar_reg, temp | 1); | |
550 | } | |
551 | } | |
552 | ||
553 | static void | |
da5f53bf | 554 | intel_teardown_mchbar(struct drm_i915_private *dev_priv) |
0673ad47 | 555 | { |
514e1d64 | 556 | int mchbar_reg = INTEL_GEN(dev_priv) >= 4 ? MCHBAR_I965 : MCHBAR_I915; |
0673ad47 CW |
557 | |
558 | if (dev_priv->mchbar_need_disable) { | |
50a0bc90 | 559 | if (IS_I915G(dev_priv) || IS_I915GM(dev_priv)) { |
0673ad47 CW |
560 | u32 deven_val; |
561 | ||
562 | pci_read_config_dword(dev_priv->bridge_dev, DEVEN, | |
563 | &deven_val); | |
564 | deven_val &= ~DEVEN_MCHBAR_EN; | |
565 | pci_write_config_dword(dev_priv->bridge_dev, DEVEN, | |
566 | deven_val); | |
567 | } else { | |
568 | u32 mchbar_val; | |
569 | ||
570 | pci_read_config_dword(dev_priv->bridge_dev, mchbar_reg, | |
571 | &mchbar_val); | |
572 | mchbar_val &= ~1; | |
573 | pci_write_config_dword(dev_priv->bridge_dev, mchbar_reg, | |
574 | mchbar_val); | |
575 | } | |
576 | } | |
577 | ||
578 | if (dev_priv->mch_res.start) | |
579 | release_resource(&dev_priv->mch_res); | |
580 | } | |
581 | ||
582 | /* true = enable decode, false = disable decoder */ | |
583 | static unsigned int i915_vga_set_decode(void *cookie, bool state) | |
584 | { | |
da5f53bf | 585 | struct drm_i915_private *dev_priv = cookie; |
0673ad47 | 586 | |
da5f53bf | 587 | intel_modeset_vga_set_state(dev_priv, state); |
0673ad47 CW |
588 | if (state) |
589 | return VGA_RSRC_LEGACY_IO | VGA_RSRC_LEGACY_MEM | | |
590 | VGA_RSRC_NORMAL_IO | VGA_RSRC_NORMAL_MEM; | |
591 | else | |
592 | return VGA_RSRC_NORMAL_IO | VGA_RSRC_NORMAL_MEM; | |
593 | } | |
594 | ||
7f26cb88 TU |
595 | static int i915_resume_switcheroo(struct drm_device *dev); |
596 | static int i915_suspend_switcheroo(struct drm_device *dev, pm_message_t state); | |
597 | ||
0673ad47 CW |
598 | static void i915_switcheroo_set_state(struct pci_dev *pdev, enum vga_switcheroo_state state) |
599 | { | |
600 | struct drm_device *dev = pci_get_drvdata(pdev); | |
601 | pm_message_t pmm = { .event = PM_EVENT_SUSPEND }; | |
602 | ||
603 | if (state == VGA_SWITCHEROO_ON) { | |
604 | pr_info("switched on\n"); | |
605 | dev->switch_power_state = DRM_SWITCH_POWER_CHANGING; | |
606 | /* i915 resume handler doesn't set to D0 */ | |
52a05c30 | 607 | pci_set_power_state(pdev, PCI_D0); |
0673ad47 CW |
608 | i915_resume_switcheroo(dev); |
609 | dev->switch_power_state = DRM_SWITCH_POWER_ON; | |
610 | } else { | |
611 | pr_info("switched off\n"); | |
612 | dev->switch_power_state = DRM_SWITCH_POWER_CHANGING; | |
613 | i915_suspend_switcheroo(dev, pmm); | |
614 | dev->switch_power_state = DRM_SWITCH_POWER_OFF; | |
615 | } | |
616 | } | |
617 | ||
618 | static bool i915_switcheroo_can_switch(struct pci_dev *pdev) | |
619 | { | |
620 | struct drm_device *dev = pci_get_drvdata(pdev); | |
621 | ||
622 | /* | |
623 | * FIXME: open_count is protected by drm_global_mutex but that would lead to | |
624 | * locking inversion with the driver load path. And the access here is | |
625 | * completely racy anyway. So don't bother with locking for now. | |
626 | */ | |
627 | return dev->open_count == 0; | |
628 | } | |
629 | ||
630 | static const struct vga_switcheroo_client_ops i915_switcheroo_ops = { | |
631 | .set_gpu_state = i915_switcheroo_set_state, | |
632 | .reprobe = NULL, | |
633 | .can_switch = i915_switcheroo_can_switch, | |
634 | }; | |
635 | ||
0673ad47 CW |
636 | static int i915_load_modeset_init(struct drm_device *dev) |
637 | { | |
fac5e23e | 638 | struct drm_i915_private *dev_priv = to_i915(dev); |
52a05c30 | 639 | struct pci_dev *pdev = dev_priv->drm.pdev; |
0673ad47 CW |
640 | int ret; |
641 | ||
642 | if (i915_inject_load_failure()) | |
643 | return -ENODEV; | |
644 | ||
66578857 | 645 | intel_bios_init(dev_priv); |
0673ad47 CW |
646 | |
647 | /* If we have > 1 VGA cards, then we need to arbitrate access | |
648 | * to the common VGA resources. | |
649 | * | |
650 | * If we are a secondary display controller (!PCI_DISPLAY_CLASS_VGA), | |
651 | * then we do not take part in VGA arbitration and the | |
652 | * vga_client_register() fails with -ENODEV. | |
653 | */ | |
da5f53bf | 654 | ret = vga_client_register(pdev, dev_priv, NULL, i915_vga_set_decode); |
0673ad47 CW |
655 | if (ret && ret != -ENODEV) |
656 | goto out; | |
657 | ||
658 | intel_register_dsm_handler(); | |
659 | ||
52a05c30 | 660 | ret = vga_switcheroo_register_client(pdev, &i915_switcheroo_ops, false); |
0673ad47 CW |
661 | if (ret) |
662 | goto cleanup_vga_client; | |
663 | ||
664 | /* must happen before intel_power_domains_init_hw() on VLV/CHV */ | |
665 | intel_update_rawclk(dev_priv); | |
666 | ||
667 | intel_power_domains_init_hw(dev_priv, false); | |
668 | ||
669 | intel_csr_ucode_init(dev_priv); | |
670 | ||
671 | ret = intel_irq_install(dev_priv); | |
672 | if (ret) | |
673 | goto cleanup_csr; | |
674 | ||
40196446 | 675 | intel_setup_gmbus(dev_priv); |
0673ad47 CW |
676 | |
677 | /* Important: The output setup functions called by modeset_init need | |
678 | * working irqs for e.g. gmbus and dp aux transfers. */ | |
b079bd17 VS |
679 | ret = intel_modeset_init(dev); |
680 | if (ret) | |
681 | goto cleanup_irq; | |
0673ad47 | 682 | |
bf9e8429 | 683 | ret = i915_gem_init(dev_priv); |
0673ad47 | 684 | if (ret) |
73bad7ca | 685 | goto cleanup_modeset; |
0673ad47 | 686 | |
d378a3ef | 687 | intel_setup_overlay(dev_priv); |
0673ad47 | 688 | |
b7f05d4a | 689 | if (INTEL_INFO(dev_priv)->num_pipes == 0) |
0673ad47 CW |
690 | return 0; |
691 | ||
692 | ret = intel_fbdev_init(dev); | |
693 | if (ret) | |
694 | goto cleanup_gem; | |
695 | ||
696 | /* Only enable hotplug handling once the fbdev is fully set up. */ | |
697 | intel_hpd_init(dev_priv); | |
698 | ||
0673ad47 CW |
699 | return 0; |
700 | ||
701 | cleanup_gem: | |
bf9e8429 | 702 | if (i915_gem_suspend(dev_priv)) |
1c777c5d | 703 | DRM_ERROR("failed to idle hardware; continuing to unload!\n"); |
fbbd37b3 | 704 | i915_gem_fini(dev_priv); |
73bad7ca CW |
705 | cleanup_modeset: |
706 | intel_modeset_cleanup(dev); | |
0673ad47 | 707 | cleanup_irq: |
0673ad47 | 708 | drm_irq_uninstall(dev); |
40196446 | 709 | intel_teardown_gmbus(dev_priv); |
0673ad47 CW |
710 | cleanup_csr: |
711 | intel_csr_ucode_fini(dev_priv); | |
712 | intel_power_domains_fini(dev_priv); | |
52a05c30 | 713 | vga_switcheroo_unregister_client(pdev); |
0673ad47 | 714 | cleanup_vga_client: |
52a05c30 | 715 | vga_client_register(pdev, NULL, NULL, NULL); |
0673ad47 CW |
716 | out: |
717 | return ret; | |
718 | } | |
719 | ||
0673ad47 CW |
720 | static int i915_kick_out_firmware_fb(struct drm_i915_private *dev_priv) |
721 | { | |
722 | struct apertures_struct *ap; | |
91c8a326 | 723 | struct pci_dev *pdev = dev_priv->drm.pdev; |
0673ad47 CW |
724 | struct i915_ggtt *ggtt = &dev_priv->ggtt; |
725 | bool primary; | |
726 | int ret; | |
727 | ||
728 | ap = alloc_apertures(1); | |
729 | if (!ap) | |
730 | return -ENOMEM; | |
731 | ||
73ebd503 | 732 | ap->ranges[0].base = ggtt->gmadr.start; |
0673ad47 CW |
733 | ap->ranges[0].size = ggtt->mappable_end; |
734 | ||
735 | primary = | |
736 | pdev->resource[PCI_ROM_RESOURCE].flags & IORESOURCE_ROM_SHADOW; | |
737 | ||
44adece5 | 738 | ret = drm_fb_helper_remove_conflicting_framebuffers(ap, "inteldrmfb", primary); |
0673ad47 CW |
739 | |
740 | kfree(ap); | |
741 | ||
742 | return ret; | |
743 | } | |
0673ad47 CW |
744 | |
745 | #if !defined(CONFIG_VGA_CONSOLE) | |
746 | static int i915_kick_out_vgacon(struct drm_i915_private *dev_priv) | |
747 | { | |
748 | return 0; | |
749 | } | |
750 | #elif !defined(CONFIG_DUMMY_CONSOLE) | |
751 | static int i915_kick_out_vgacon(struct drm_i915_private *dev_priv) | |
752 | { | |
753 | return -ENODEV; | |
754 | } | |
755 | #else | |
756 | static int i915_kick_out_vgacon(struct drm_i915_private *dev_priv) | |
757 | { | |
758 | int ret = 0; | |
759 | ||
760 | DRM_INFO("Replacing VGA console driver\n"); | |
761 | ||
762 | console_lock(); | |
763 | if (con_is_bound(&vga_con)) | |
764 | ret = do_take_over_console(&dummy_con, 0, MAX_NR_CONSOLES - 1, 1); | |
765 | if (ret == 0) { | |
766 | ret = do_unregister_con_driver(&vga_con); | |
767 | ||
768 | /* Ignore "already unregistered". */ | |
769 | if (ret == -ENODEV) | |
770 | ret = 0; | |
771 | } | |
772 | console_unlock(); | |
773 | ||
774 | return ret; | |
775 | } | |
776 | #endif | |
777 | ||
0673ad47 CW |
778 | static void intel_init_dpio(struct drm_i915_private *dev_priv) |
779 | { | |
780 | /* | |
781 | * IOSF_PORT_DPIO is used for VLV x2 PHY (DP/HDMI B and C), | |
782 | * CHV x1 PHY (DP/HDMI D) | |
783 | * IOSF_PORT_DPIO_2 is used for CHV x2 PHY (DP/HDMI B and C) | |
784 | */ | |
785 | if (IS_CHERRYVIEW(dev_priv)) { | |
786 | DPIO_PHY_IOSF_PORT(DPIO_PHY0) = IOSF_PORT_DPIO_2; | |
787 | DPIO_PHY_IOSF_PORT(DPIO_PHY1) = IOSF_PORT_DPIO; | |
788 | } else if (IS_VALLEYVIEW(dev_priv)) { | |
789 | DPIO_PHY_IOSF_PORT(DPIO_PHY0) = IOSF_PORT_DPIO; | |
790 | } | |
791 | } | |
792 | ||
793 | static int i915_workqueues_init(struct drm_i915_private *dev_priv) | |
794 | { | |
795 | /* | |
796 | * The i915 workqueue is primarily used for batched retirement of | |
797 | * requests (and thus managing bo) once the task has been completed | |
e61e0f51 | 798 | * by the GPU. i915_retire_requests() is called directly when we |
0673ad47 CW |
799 | * need high-priority retirement, such as waiting for an explicit |
800 | * bo. | |
801 | * | |
802 | * It is also used for periodic low-priority events, such as | |
803 | * idle-timers and recording error state. | |
804 | * | |
805 | * All tasks on the workqueue are expected to acquire the dev mutex | |
806 | * so there is no point in running more than one instance of the | |
807 | * workqueue at any time. Use an ordered one. | |
808 | */ | |
809 | dev_priv->wq = alloc_ordered_workqueue("i915", 0); | |
810 | if (dev_priv->wq == NULL) | |
811 | goto out_err; | |
812 | ||
813 | dev_priv->hotplug.dp_wq = alloc_ordered_workqueue("i915-dp", 0); | |
814 | if (dev_priv->hotplug.dp_wq == NULL) | |
815 | goto out_free_wq; | |
816 | ||
0673ad47 CW |
817 | return 0; |
818 | ||
0673ad47 CW |
819 | out_free_wq: |
820 | destroy_workqueue(dev_priv->wq); | |
821 | out_err: | |
822 | DRM_ERROR("Failed to allocate workqueues.\n"); | |
823 | ||
824 | return -ENOMEM; | |
825 | } | |
826 | ||
bb8f0f5a CW |
827 | static void i915_engines_cleanup(struct drm_i915_private *i915) |
828 | { | |
829 | struct intel_engine_cs *engine; | |
830 | enum intel_engine_id id; | |
831 | ||
832 | for_each_engine(engine, i915, id) | |
833 | kfree(engine); | |
834 | } | |
835 | ||
0673ad47 CW |
836 | static void i915_workqueues_cleanup(struct drm_i915_private *dev_priv) |
837 | { | |
0673ad47 CW |
838 | destroy_workqueue(dev_priv->hotplug.dp_wq); |
839 | destroy_workqueue(dev_priv->wq); | |
840 | } | |
841 | ||
4fc7e845 PZ |
842 | /* |
843 | * We don't keep the workarounds for pre-production hardware, so we expect our | |
844 | * driver to fail on these machines in one way or another. A little warning on | |
845 | * dmesg may help both the user and the bug triagers. | |
6a7a6a98 CW |
846 | * |
847 | * Our policy for removing pre-production workarounds is to keep the | |
848 | * current gen workarounds as a guide to the bring-up of the next gen | |
849 | * (workarounds have a habit of persisting!). Anything older than that | |
850 | * should be removed along with the complications they introduce. | |
4fc7e845 PZ |
851 | */ |
852 | static void intel_detect_preproduction_hw(struct drm_i915_private *dev_priv) | |
853 | { | |
248a124d CW |
854 | bool pre = false; |
855 | ||
856 | pre |= IS_HSW_EARLY_SDV(dev_priv); | |
857 | pre |= IS_SKL_REVID(dev_priv, 0, SKL_REVID_F0); | |
0102ba1f | 858 | pre |= IS_BXT_REVID(dev_priv, 0, BXT_REVID_B_LAST); |
248a124d | 859 | |
7c5ff4a2 | 860 | if (pre) { |
4fc7e845 PZ |
861 | DRM_ERROR("This is a pre-production stepping. " |
862 | "It may not be fully functional.\n"); | |
7c5ff4a2 CW |
863 | add_taint(TAINT_MACHINE_CHECK, LOCKDEP_STILL_OK); |
864 | } | |
4fc7e845 PZ |
865 | } |
866 | ||
0673ad47 CW |
867 | /** |
868 | * i915_driver_init_early - setup state not requiring device access | |
869 | * @dev_priv: device private | |
34e07e42 | 870 | * @ent: the matching pci_device_id |
0673ad47 CW |
871 | * |
872 | * Initialize everything that is a "SW-only" state, that is state not | |
873 | * requiring accessing the device or exposing the driver via kernel internal | |
874 | * or userspace interfaces. Example steps belonging here: lock initialization, | |
875 | * system memory allocation, setting up device specific attributes and | |
876 | * function hooks not requiring accessing the device. | |
877 | */ | |
878 | static int i915_driver_init_early(struct drm_i915_private *dev_priv, | |
879 | const struct pci_device_id *ent) | |
880 | { | |
881 | const struct intel_device_info *match_info = | |
882 | (struct intel_device_info *)ent->driver_data; | |
883 | struct intel_device_info *device_info; | |
884 | int ret = 0; | |
885 | ||
886 | if (i915_inject_load_failure()) | |
887 | return -ENODEV; | |
888 | ||
889 | /* Setup the write-once "constant" device info */ | |
94b4f3ba | 890 | device_info = mkwrite_device_info(dev_priv); |
0673ad47 CW |
891 | memcpy(device_info, match_info, sizeof(*device_info)); |
892 | device_info->device_id = dev_priv->drm.pdev->device; | |
893 | ||
ae7617f0 TU |
894 | BUILD_BUG_ON(INTEL_MAX_PLATFORMS > |
895 | sizeof(device_info->platform_mask) * BITS_PER_BYTE); | |
0673ad47 | 896 | BUG_ON(device_info->gen > sizeof(device_info->gen_mask) * BITS_PER_BYTE); |
0673ad47 CW |
897 | spin_lock_init(&dev_priv->irq_lock); |
898 | spin_lock_init(&dev_priv->gpu_error.lock); | |
899 | mutex_init(&dev_priv->backlight_lock); | |
900 | spin_lock_init(&dev_priv->uncore.lock); | |
317eaa95 | 901 | |
0673ad47 CW |
902 | mutex_init(&dev_priv->sb_lock); |
903 | mutex_init(&dev_priv->modeset_restore_lock); | |
904 | mutex_init(&dev_priv->av_mutex); | |
905 | mutex_init(&dev_priv->wm.wm_mutex); | |
906 | mutex_init(&dev_priv->pps_mutex); | |
907 | ||
0b1de5d5 CW |
908 | i915_memcpy_init_early(dev_priv); |
909 | ||
0673ad47 CW |
910 | ret = i915_workqueues_init(dev_priv); |
911 | if (ret < 0) | |
bb8f0f5a | 912 | goto err_engines; |
0673ad47 | 913 | |
a0de908d MW |
914 | ret = i915_gem_init_early(dev_priv); |
915 | if (ret < 0) | |
916 | goto err_workqueues; | |
917 | ||
0673ad47 | 918 | /* This must be called before any calls to HAS_PCH_* */ |
da5f53bf | 919 | intel_detect_pch(dev_priv); |
0673ad47 | 920 | |
a0de908d MW |
921 | intel_wopcm_init_early(&dev_priv->wopcm); |
922 | intel_uc_init_early(dev_priv); | |
192aa181 | 923 | intel_pm_setup(dev_priv); |
0673ad47 CW |
924 | intel_init_dpio(dev_priv); |
925 | intel_power_domains_init(dev_priv); | |
926 | intel_irq_init(dev_priv); | |
3ac168a7 | 927 | intel_hangcheck_init(dev_priv); |
0673ad47 CW |
928 | intel_init_display_hooks(dev_priv); |
929 | intel_init_clock_gating_hooks(dev_priv); | |
930 | intel_init_audio_hooks(dev_priv); | |
36cdd013 | 931 | intel_display_crc_init(dev_priv); |
0673ad47 | 932 | |
4fc7e845 | 933 | intel_detect_preproduction_hw(dev_priv); |
0673ad47 CW |
934 | |
935 | return 0; | |
936 | ||
a0de908d | 937 | err_workqueues: |
0673ad47 | 938 | i915_workqueues_cleanup(dev_priv); |
bb8f0f5a CW |
939 | err_engines: |
940 | i915_engines_cleanup(dev_priv); | |
0673ad47 CW |
941 | return ret; |
942 | } | |
943 | ||
944 | /** | |
945 | * i915_driver_cleanup_early - cleanup the setup done in i915_driver_init_early() | |
946 | * @dev_priv: device private | |
947 | */ | |
948 | static void i915_driver_cleanup_early(struct drm_i915_private *dev_priv) | |
949 | { | |
cefcff8f | 950 | intel_irq_fini(dev_priv); |
8c650aef | 951 | intel_uc_cleanup_early(dev_priv); |
a0de908d | 952 | i915_gem_cleanup_early(dev_priv); |
0673ad47 | 953 | i915_workqueues_cleanup(dev_priv); |
bb8f0f5a | 954 | i915_engines_cleanup(dev_priv); |
0673ad47 CW |
955 | } |
956 | ||
da5f53bf | 957 | static int i915_mmio_setup(struct drm_i915_private *dev_priv) |
0673ad47 | 958 | { |
52a05c30 | 959 | struct pci_dev *pdev = dev_priv->drm.pdev; |
0673ad47 CW |
960 | int mmio_bar; |
961 | int mmio_size; | |
962 | ||
5db94019 | 963 | mmio_bar = IS_GEN2(dev_priv) ? 1 : 0; |
0673ad47 CW |
964 | /* |
965 | * Before gen4, the registers and the GTT are behind different BARs. | |
966 | * However, from gen4 onwards, the registers and the GTT are shared | |
967 | * in the same BAR, so we want to restrict this ioremap from | |
968 | * clobbering the GTT which we want ioremap_wc instead. Fortunately, | |
969 | * the register BAR remains the same size for all the earlier | |
970 | * generations up to Ironlake. | |
971 | */ | |
514e1d64 | 972 | if (INTEL_GEN(dev_priv) < 5) |
0673ad47 CW |
973 | mmio_size = 512 * 1024; |
974 | else | |
975 | mmio_size = 2 * 1024 * 1024; | |
52a05c30 | 976 | dev_priv->regs = pci_iomap(pdev, mmio_bar, mmio_size); |
0673ad47 CW |
977 | if (dev_priv->regs == NULL) { |
978 | DRM_ERROR("failed to map registers\n"); | |
979 | ||
980 | return -EIO; | |
981 | } | |
982 | ||
983 | /* Try to make sure MCHBAR is enabled before poking at it */ | |
da5f53bf | 984 | intel_setup_mchbar(dev_priv); |
0673ad47 CW |
985 | |
986 | return 0; | |
987 | } | |
988 | ||
da5f53bf | 989 | static void i915_mmio_cleanup(struct drm_i915_private *dev_priv) |
0673ad47 | 990 | { |
52a05c30 | 991 | struct pci_dev *pdev = dev_priv->drm.pdev; |
0673ad47 | 992 | |
da5f53bf | 993 | intel_teardown_mchbar(dev_priv); |
52a05c30 | 994 | pci_iounmap(pdev, dev_priv->regs); |
0673ad47 CW |
995 | } |
996 | ||
997 | /** | |
998 | * i915_driver_init_mmio - setup device MMIO | |
999 | * @dev_priv: device private | |
1000 | * | |
1001 | * Setup minimal device state necessary for MMIO accesses later in the | |
1002 | * initialization sequence. The setup here should avoid any other device-wide | |
1003 | * side effects or exposing the driver via kernel internal or user space | |
1004 | * interfaces. | |
1005 | */ | |
1006 | static int i915_driver_init_mmio(struct drm_i915_private *dev_priv) | |
1007 | { | |
0673ad47 CW |
1008 | int ret; |
1009 | ||
1010 | if (i915_inject_load_failure()) | |
1011 | return -ENODEV; | |
1012 | ||
da5f53bf | 1013 | if (i915_get_bridge_dev(dev_priv)) |
0673ad47 CW |
1014 | return -EIO; |
1015 | ||
da5f53bf | 1016 | ret = i915_mmio_setup(dev_priv); |
0673ad47 | 1017 | if (ret < 0) |
63ffbcda | 1018 | goto err_bridge; |
0673ad47 CW |
1019 | |
1020 | intel_uncore_init(dev_priv); | |
63ffbcda | 1021 | |
26376a7e OM |
1022 | intel_device_info_init_mmio(dev_priv); |
1023 | ||
1024 | intel_uncore_prune(dev_priv); | |
1025 | ||
1fc556fa SAK |
1026 | intel_uc_init_mmio(dev_priv); |
1027 | ||
63ffbcda JL |
1028 | ret = intel_engines_init_mmio(dev_priv); |
1029 | if (ret) | |
1030 | goto err_uncore; | |
1031 | ||
24145517 | 1032 | i915_gem_init_mmio(dev_priv); |
0673ad47 CW |
1033 | |
1034 | return 0; | |
1035 | ||
63ffbcda JL |
1036 | err_uncore: |
1037 | intel_uncore_fini(dev_priv); | |
1038 | err_bridge: | |
0673ad47 CW |
1039 | pci_dev_put(dev_priv->bridge_dev); |
1040 | ||
1041 | return ret; | |
1042 | } | |
1043 | ||
1044 | /** | |
1045 | * i915_driver_cleanup_mmio - cleanup the setup done in i915_driver_init_mmio() | |
1046 | * @dev_priv: device private | |
1047 | */ | |
1048 | static void i915_driver_cleanup_mmio(struct drm_i915_private *dev_priv) | |
1049 | { | |
0673ad47 | 1050 | intel_uncore_fini(dev_priv); |
da5f53bf | 1051 | i915_mmio_cleanup(dev_priv); |
0673ad47 CW |
1052 | pci_dev_put(dev_priv->bridge_dev); |
1053 | } | |
1054 | ||
94b4f3ba CW |
1055 | static void intel_sanitize_options(struct drm_i915_private *dev_priv) |
1056 | { | |
94b4f3ba CW |
1057 | /* |
1058 | * i915.enable_ppgtt is read-only, so do an early pass to validate the | |
1059 | * user's requested state against the hardware/driver capabilities. We | |
1060 | * do this now so that we can print out any log messages once rather | |
1061 | * than every time we check intel_enable_ppgtt(). | |
1062 | */ | |
4f044a88 MW |
1063 | i915_modparams.enable_ppgtt = |
1064 | intel_sanitize_enable_ppgtt(dev_priv, | |
1065 | i915_modparams.enable_ppgtt); | |
1066 | DRM_DEBUG_DRIVER("ppgtt mode: %i\n", i915_modparams.enable_ppgtt); | |
39df9190 | 1067 | |
67b7f33e | 1068 | intel_gvt_sanitize_options(dev_priv); |
94b4f3ba CW |
1069 | } |
1070 | ||
0673ad47 CW |
1071 | /** |
1072 | * i915_driver_init_hw - setup state requiring device access | |
1073 | * @dev_priv: device private | |
1074 | * | |
1075 | * Setup state that requires accessing the device, but doesn't require | |
1076 | * exposing the driver via kernel internal or userspace interfaces. | |
1077 | */ | |
1078 | static int i915_driver_init_hw(struct drm_i915_private *dev_priv) | |
1079 | { | |
52a05c30 | 1080 | struct pci_dev *pdev = dev_priv->drm.pdev; |
0673ad47 CW |
1081 | int ret; |
1082 | ||
1083 | if (i915_inject_load_failure()) | |
1084 | return -ENODEV; | |
1085 | ||
6a7e51f3 | 1086 | intel_device_info_runtime_init(mkwrite_device_info(dev_priv)); |
94b4f3ba CW |
1087 | |
1088 | intel_sanitize_options(dev_priv); | |
0673ad47 | 1089 | |
9f9b2792 LL |
1090 | i915_perf_init(dev_priv); |
1091 | ||
97d6d7ab | 1092 | ret = i915_ggtt_probe_hw(dev_priv); |
0673ad47 | 1093 | if (ret) |
9f172f6f | 1094 | goto err_perf; |
0673ad47 | 1095 | |
9f172f6f CW |
1096 | /* |
1097 | * WARNING: Apparently we must kick fbdev drivers before vgacon, | |
1098 | * otherwise the vga fbdev driver falls over. | |
1099 | */ | |
0673ad47 CW |
1100 | ret = i915_kick_out_firmware_fb(dev_priv); |
1101 | if (ret) { | |
1102 | DRM_ERROR("failed to remove conflicting framebuffer drivers\n"); | |
9f172f6f | 1103 | goto err_ggtt; |
0673ad47 CW |
1104 | } |
1105 | ||
1106 | ret = i915_kick_out_vgacon(dev_priv); | |
1107 | if (ret) { | |
1108 | DRM_ERROR("failed to remove conflicting VGA console\n"); | |
9f172f6f | 1109 | goto err_ggtt; |
0673ad47 CW |
1110 | } |
1111 | ||
97d6d7ab | 1112 | ret = i915_ggtt_init_hw(dev_priv); |
0088e522 | 1113 | if (ret) |
9f172f6f | 1114 | goto err_ggtt; |
0088e522 | 1115 | |
97d6d7ab | 1116 | ret = i915_ggtt_enable_hw(dev_priv); |
0088e522 CW |
1117 | if (ret) { |
1118 | DRM_ERROR("failed to enable GGTT\n"); | |
9f172f6f | 1119 | goto err_ggtt; |
0088e522 CW |
1120 | } |
1121 | ||
52a05c30 | 1122 | pci_set_master(pdev); |
0673ad47 CW |
1123 | |
1124 | /* overlay on gen2 is broken and can't address above 1G */ | |
5db94019 | 1125 | if (IS_GEN2(dev_priv)) { |
52a05c30 | 1126 | ret = dma_set_coherent_mask(&pdev->dev, DMA_BIT_MASK(30)); |
0673ad47 CW |
1127 | if (ret) { |
1128 | DRM_ERROR("failed to set DMA mask\n"); | |
1129 | ||
9f172f6f | 1130 | goto err_ggtt; |
0673ad47 CW |
1131 | } |
1132 | } | |
1133 | ||
0673ad47 CW |
1134 | /* 965GM sometimes incorrectly writes to hardware status page (HWS) |
1135 | * using 32bit addressing, overwriting memory if HWS is located | |
1136 | * above 4GB. | |
1137 | * | |
1138 | * The documentation also mentions an issue with undefined | |
1139 | * behaviour if any general state is accessed within a page above 4GB, | |
1140 | * which also needs to be handled carefully. | |
1141 | */ | |
c0f86832 | 1142 | if (IS_I965G(dev_priv) || IS_I965GM(dev_priv)) { |
52a05c30 | 1143 | ret = dma_set_coherent_mask(&pdev->dev, DMA_BIT_MASK(32)); |
0673ad47 CW |
1144 | |
1145 | if (ret) { | |
1146 | DRM_ERROR("failed to set DMA mask\n"); | |
1147 | ||
9f172f6f | 1148 | goto err_ggtt; |
0673ad47 CW |
1149 | } |
1150 | } | |
1151 | ||
0673ad47 CW |
1152 | pm_qos_add_request(&dev_priv->pm_qos, PM_QOS_CPU_DMA_LATENCY, |
1153 | PM_QOS_DEFAULT_VALUE); | |
1154 | ||
1155 | intel_uncore_sanitize(dev_priv); | |
1156 | ||
0673ad47 CW |
1157 | i915_gem_load_init_fences(dev_priv); |
1158 | ||
1159 | /* On the 945G/GM, the chipset reports the MSI capability on the | |
1160 | * integrated graphics even though the support isn't actually there | |
1161 | * according to the published specs. It doesn't appear to function | |
1162 | * correctly in testing on 945G. | |
1163 | * This may be a side effect of MSI having been made available for PEG | |
1164 | * and the registers being closely associated. | |
1165 | * | |
1166 | * According to chipset errata, on the 965GM, MSI interrupts may | |
e38c2da0 VS |
1167 | * be lost or delayed, and was defeatured. MSI interrupts seem to |
1168 | * get lost on g4x as well, and interrupt delivery seems to stay | |
1169 | * properly dead afterwards. So we'll just disable them for all | |
1170 | * pre-gen5 chipsets. | |
8a29c778 LDM |
1171 | * |
1172 | * dp aux and gmbus irq on gen4 seems to be able to generate legacy | |
1173 | * interrupts even when in MSI mode. This results in spurious | |
1174 | * interrupt warnings if the legacy irq no. is shared with another | |
1175 | * device. The kernel then disables that interrupt source and so | |
1176 | * prevents the other device from working properly. | |
0673ad47 | 1177 | */ |
e38c2da0 | 1178 | if (INTEL_GEN(dev_priv) >= 5) { |
52a05c30 | 1179 | if (pci_enable_msi(pdev) < 0) |
0673ad47 CW |
1180 | DRM_DEBUG_DRIVER("can't enable MSI"); |
1181 | } | |
1182 | ||
26f837e8 ZW |
1183 | ret = intel_gvt_init(dev_priv); |
1184 | if (ret) | |
7ab87ede CW |
1185 | goto err_msi; |
1186 | ||
1187 | intel_opregion_setup(dev_priv); | |
26f837e8 | 1188 | |
0673ad47 CW |
1189 | return 0; |
1190 | ||
7ab87ede CW |
1191 | err_msi: |
1192 | if (pdev->msi_enabled) | |
1193 | pci_disable_msi(pdev); | |
1194 | pm_qos_remove_request(&dev_priv->pm_qos); | |
9f172f6f | 1195 | err_ggtt: |
97d6d7ab | 1196 | i915_ggtt_cleanup_hw(dev_priv); |
9f172f6f CW |
1197 | err_perf: |
1198 | i915_perf_fini(dev_priv); | |
0673ad47 CW |
1199 | return ret; |
1200 | } | |
1201 | ||
1202 | /** | |
1203 | * i915_driver_cleanup_hw - cleanup the setup done in i915_driver_init_hw() | |
1204 | * @dev_priv: device private | |
1205 | */ | |
1206 | static void i915_driver_cleanup_hw(struct drm_i915_private *dev_priv) | |
1207 | { | |
52a05c30 | 1208 | struct pci_dev *pdev = dev_priv->drm.pdev; |
0673ad47 | 1209 | |
9f9b2792 LL |
1210 | i915_perf_fini(dev_priv); |
1211 | ||
52a05c30 DW |
1212 | if (pdev->msi_enabled) |
1213 | pci_disable_msi(pdev); | |
0673ad47 CW |
1214 | |
1215 | pm_qos_remove_request(&dev_priv->pm_qos); | |
97d6d7ab | 1216 | i915_ggtt_cleanup_hw(dev_priv); |
0673ad47 CW |
1217 | } |
1218 | ||
1219 | /** | |
1220 | * i915_driver_register - register the driver with the rest of the system | |
1221 | * @dev_priv: device private | |
1222 | * | |
1223 | * Perform any steps necessary to make the driver available via kernel | |
1224 | * internal or userspace interfaces. | |
1225 | */ | |
1226 | static void i915_driver_register(struct drm_i915_private *dev_priv) | |
1227 | { | |
91c8a326 | 1228 | struct drm_device *dev = &dev_priv->drm; |
0673ad47 | 1229 | |
848b365d | 1230 | i915_gem_shrinker_register(dev_priv); |
b46a33e2 | 1231 | i915_pmu_register(dev_priv); |
0673ad47 CW |
1232 | |
1233 | /* | |
1234 | * Notify a valid surface after modesetting, | |
1235 | * when running inside a VM. | |
1236 | */ | |
1237 | if (intel_vgpu_active(dev_priv)) | |
1238 | I915_WRITE(vgtif_reg(display_ready), VGT_DRV_DISPLAY_READY); | |
1239 | ||
1240 | /* Reveal our presence to userspace */ | |
1241 | if (drm_dev_register(dev, 0) == 0) { | |
1242 | i915_debugfs_register(dev_priv); | |
694c2828 | 1243 | i915_setup_sysfs(dev_priv); |
442b8c06 RB |
1244 | |
1245 | /* Depends on sysfs having been initialized */ | |
1246 | i915_perf_register(dev_priv); | |
0673ad47 CW |
1247 | } else |
1248 | DRM_ERROR("Failed to register driver for userspace access!\n"); | |
1249 | ||
1250 | if (INTEL_INFO(dev_priv)->num_pipes) { | |
1251 | /* Must be done after probing outputs */ | |
1252 | intel_opregion_register(dev_priv); | |
1253 | acpi_video_register(); | |
1254 | } | |
1255 | ||
1256 | if (IS_GEN5(dev_priv)) | |
1257 | intel_gpu_ips_init(dev_priv); | |
1258 | ||
eef57324 | 1259 | intel_audio_init(dev_priv); |
0673ad47 CW |
1260 | |
1261 | /* | |
1262 | * Some ports require correctly set-up hpd registers for detection to | |
1263 | * work properly (leading to ghost connected connector status), e.g. VGA | |
1264 | * on gm45. Hence we can only set up the initial fbdev config after hpd | |
1265 | * irqs are fully enabled. We do it last so that the async config | |
1266 | * cannot run before the connectors are registered. | |
1267 | */ | |
1268 | intel_fbdev_initial_config_async(dev); | |
448aa911 CW |
1269 | |
1270 | /* | |
1271 | * We need to coordinate the hotplugs with the asynchronous fbdev | |
1272 | * configuration, for which we use the fbdev->async_cookie. | |
1273 | */ | |
1274 | if (INTEL_INFO(dev_priv)->num_pipes) | |
1275 | drm_kms_helper_poll_init(dev); | |
0673ad47 CW |
1276 | } |
1277 | ||
1278 | /** | |
1279 | * i915_driver_unregister - cleanup the registration done in i915_driver_regiser() | |
1280 | * @dev_priv: device private | |
1281 | */ | |
1282 | static void i915_driver_unregister(struct drm_i915_private *dev_priv) | |
1283 | { | |
4f256d82 | 1284 | intel_fbdev_unregister(dev_priv); |
eef57324 | 1285 | intel_audio_deinit(dev_priv); |
0673ad47 | 1286 | |
448aa911 CW |
1287 | /* |
1288 | * After flushing the fbdev (incl. a late async config which will | |
1289 | * have delayed queuing of a hotplug event), then flush the hotplug | |
1290 | * events. | |
1291 | */ | |
1292 | drm_kms_helper_poll_fini(&dev_priv->drm); | |
1293 | ||
0673ad47 CW |
1294 | intel_gpu_ips_teardown(); |
1295 | acpi_video_unregister(); | |
1296 | intel_opregion_unregister(dev_priv); | |
1297 | ||
442b8c06 | 1298 | i915_perf_unregister(dev_priv); |
b46a33e2 | 1299 | i915_pmu_unregister(dev_priv); |
442b8c06 | 1300 | |
694c2828 | 1301 | i915_teardown_sysfs(dev_priv); |
91c8a326 | 1302 | drm_dev_unregister(&dev_priv->drm); |
0673ad47 | 1303 | |
848b365d | 1304 | i915_gem_shrinker_unregister(dev_priv); |
0673ad47 CW |
1305 | } |
1306 | ||
27d558a1 MW |
1307 | static void i915_welcome_messages(struct drm_i915_private *dev_priv) |
1308 | { | |
1309 | if (drm_debug & DRM_UT_DRIVER) { | |
1310 | struct drm_printer p = drm_debug_printer("i915 device info:"); | |
1311 | ||
1312 | intel_device_info_dump(&dev_priv->info, &p); | |
1313 | intel_device_info_dump_runtime(&dev_priv->info, &p); | |
1314 | } | |
1315 | ||
1316 | if (IS_ENABLED(CONFIG_DRM_I915_DEBUG)) | |
1317 | DRM_INFO("DRM_I915_DEBUG enabled\n"); | |
1318 | if (IS_ENABLED(CONFIG_DRM_I915_DEBUG_GEM)) | |
1319 | DRM_INFO("DRM_I915_DEBUG_GEM enabled\n"); | |
1320 | } | |
1321 | ||
0673ad47 CW |
1322 | /** |
1323 | * i915_driver_load - setup chip and create an initial config | |
d2ad3ae4 JL |
1324 | * @pdev: PCI device |
1325 | * @ent: matching PCI ID entry | |
0673ad47 CW |
1326 | * |
1327 | * The driver load routine has to do several things: | |
1328 | * - drive output discovery via intel_modeset_init() | |
1329 | * - initialize the memory manager | |
1330 | * - allocate initial config memory | |
1331 | * - setup the DRM framebuffer with the allocated memory | |
1332 | */ | |
42f5551d | 1333 | int i915_driver_load(struct pci_dev *pdev, const struct pci_device_id *ent) |
0673ad47 | 1334 | { |
8d2b47dd ML |
1335 | const struct intel_device_info *match_info = |
1336 | (struct intel_device_info *)ent->driver_data; | |
0673ad47 CW |
1337 | struct drm_i915_private *dev_priv; |
1338 | int ret; | |
7d87a7f7 | 1339 | |
ff4c3b76 | 1340 | /* Enable nuclear pageflip on ILK+ */ |
4f044a88 | 1341 | if (!i915_modparams.nuclear_pageflip && match_info->gen < 5) |
8d2b47dd | 1342 | driver.driver_features &= ~DRIVER_ATOMIC; |
a09d0ba1 | 1343 | |
0673ad47 CW |
1344 | ret = -ENOMEM; |
1345 | dev_priv = kzalloc(sizeof(*dev_priv), GFP_KERNEL); | |
1346 | if (dev_priv) | |
1347 | ret = drm_dev_init(&dev_priv->drm, &driver, &pdev->dev); | |
1348 | if (ret) { | |
87a6752c | 1349 | DRM_DEV_ERROR(&pdev->dev, "allocation failed\n"); |
cad3688f | 1350 | goto out_free; |
0673ad47 | 1351 | } |
72bbf0af | 1352 | |
0673ad47 CW |
1353 | dev_priv->drm.pdev = pdev; |
1354 | dev_priv->drm.dev_private = dev_priv; | |
719388e1 | 1355 | |
0673ad47 CW |
1356 | ret = pci_enable_device(pdev); |
1357 | if (ret) | |
cad3688f | 1358 | goto out_fini; |
1347f5b4 | 1359 | |
0673ad47 | 1360 | pci_set_drvdata(pdev, &dev_priv->drm); |
adfdf85d ID |
1361 | /* |
1362 | * Disable the system suspend direct complete optimization, which can | |
1363 | * leave the device suspended skipping the driver's suspend handlers | |
1364 | * if the device was already runtime suspended. This is needed due to | |
1365 | * the difference in our runtime and system suspend sequence and | |
1366 | * becaue the HDA driver may require us to enable the audio power | |
1367 | * domain during system suspend. | |
1368 | */ | |
c2eac4d3 | 1369 | dev_pm_set_driver_flags(&pdev->dev, DPM_FLAG_NEVER_SKIP); |
ef11bdb3 | 1370 | |
0673ad47 CW |
1371 | ret = i915_driver_init_early(dev_priv, ent); |
1372 | if (ret < 0) | |
1373 | goto out_pci_disable; | |
ef11bdb3 | 1374 | |
0673ad47 | 1375 | intel_runtime_pm_get(dev_priv); |
1da177e4 | 1376 | |
0673ad47 CW |
1377 | ret = i915_driver_init_mmio(dev_priv); |
1378 | if (ret < 0) | |
1379 | goto out_runtime_pm_put; | |
79e53945 | 1380 | |
0673ad47 CW |
1381 | ret = i915_driver_init_hw(dev_priv); |
1382 | if (ret < 0) | |
1383 | goto out_cleanup_mmio; | |
30c964a6 RB |
1384 | |
1385 | /* | |
0673ad47 CW |
1386 | * TODO: move the vblank init and parts of modeset init steps into one |
1387 | * of the i915_driver_init_/i915_driver_register functions according | |
1388 | * to the role/effect of the given init step. | |
30c964a6 | 1389 | */ |
0673ad47 | 1390 | if (INTEL_INFO(dev_priv)->num_pipes) { |
91c8a326 | 1391 | ret = drm_vblank_init(&dev_priv->drm, |
0673ad47 CW |
1392 | INTEL_INFO(dev_priv)->num_pipes); |
1393 | if (ret) | |
1394 | goto out_cleanup_hw; | |
30c964a6 RB |
1395 | } |
1396 | ||
91c8a326 | 1397 | ret = i915_load_modeset_init(&dev_priv->drm); |
0673ad47 | 1398 | if (ret < 0) |
baf54385 | 1399 | goto out_cleanup_hw; |
0673ad47 CW |
1400 | |
1401 | i915_driver_register(dev_priv); | |
1402 | ||
1403 | intel_runtime_pm_enable(dev_priv); | |
1404 | ||
2503a0fe | 1405 | intel_init_ipc(dev_priv); |
a3a8986c | 1406 | |
0673ad47 CW |
1407 | intel_runtime_pm_put(dev_priv); |
1408 | ||
27d558a1 MW |
1409 | i915_welcome_messages(dev_priv); |
1410 | ||
0673ad47 CW |
1411 | return 0; |
1412 | ||
0673ad47 CW |
1413 | out_cleanup_hw: |
1414 | i915_driver_cleanup_hw(dev_priv); | |
1415 | out_cleanup_mmio: | |
1416 | i915_driver_cleanup_mmio(dev_priv); | |
1417 | out_runtime_pm_put: | |
1418 | intel_runtime_pm_put(dev_priv); | |
1419 | i915_driver_cleanup_early(dev_priv); | |
1420 | out_pci_disable: | |
1421 | pci_disable_device(pdev); | |
cad3688f | 1422 | out_fini: |
0673ad47 | 1423 | i915_load_error(dev_priv, "Device initialization failed (%d)\n", ret); |
cad3688f CW |
1424 | drm_dev_fini(&dev_priv->drm); |
1425 | out_free: | |
1426 | kfree(dev_priv); | |
30c964a6 RB |
1427 | return ret; |
1428 | } | |
1429 | ||
42f5551d | 1430 | void i915_driver_unload(struct drm_device *dev) |
3bad0781 | 1431 | { |
fac5e23e | 1432 | struct drm_i915_private *dev_priv = to_i915(dev); |
52a05c30 | 1433 | struct pci_dev *pdev = dev_priv->drm.pdev; |
3bad0781 | 1434 | |
99c539be DV |
1435 | i915_driver_unregister(dev_priv); |
1436 | ||
bf9e8429 | 1437 | if (i915_gem_suspend(dev_priv)) |
42f5551d | 1438 | DRM_ERROR("failed to idle hardware; continuing to unload!\n"); |
ce1bb329 | 1439 | |
0673ad47 CW |
1440 | intel_display_power_get(dev_priv, POWER_DOMAIN_INIT); |
1441 | ||
18dddadc | 1442 | drm_atomic_helper_shutdown(dev); |
a667fb40 | 1443 | |
26f837e8 ZW |
1444 | intel_gvt_cleanup(dev_priv); |
1445 | ||
0673ad47 CW |
1446 | intel_modeset_cleanup(dev); |
1447 | ||
785f076b | 1448 | intel_bios_cleanup(dev_priv); |
3bad0781 | 1449 | |
52a05c30 DW |
1450 | vga_switcheroo_unregister_client(pdev); |
1451 | vga_client_register(pdev, NULL, NULL, NULL); | |
bcdb72ac | 1452 | |
0673ad47 | 1453 | intel_csr_ucode_fini(dev_priv); |
bcdb72ac | 1454 | |
0673ad47 CW |
1455 | /* Free error state after interrupts are fully disabled. */ |
1456 | cancel_delayed_work_sync(&dev_priv->gpu_error.hangcheck_work); | |
5a4c6f1b | 1457 | i915_reset_error_state(dev_priv); |
0673ad47 | 1458 | |
fbbd37b3 | 1459 | i915_gem_fini(dev_priv); |
0673ad47 CW |
1460 | intel_fbc_cleanup_cfb(dev_priv); |
1461 | ||
1462 | intel_power_domains_fini(dev_priv); | |
1463 | ||
1464 | i915_driver_cleanup_hw(dev_priv); | |
1465 | i915_driver_cleanup_mmio(dev_priv); | |
1466 | ||
1467 | intel_display_power_put(dev_priv, POWER_DOMAIN_INIT); | |
cad3688f CW |
1468 | } |
1469 | ||
1470 | static void i915_driver_release(struct drm_device *dev) | |
1471 | { | |
1472 | struct drm_i915_private *dev_priv = to_i915(dev); | |
0673ad47 CW |
1473 | |
1474 | i915_driver_cleanup_early(dev_priv); | |
cad3688f CW |
1475 | drm_dev_fini(&dev_priv->drm); |
1476 | ||
1477 | kfree(dev_priv); | |
3bad0781 ZW |
1478 | } |
1479 | ||
0673ad47 | 1480 | static int i915_driver_open(struct drm_device *dev, struct drm_file *file) |
2911a35b | 1481 | { |
829a0af2 | 1482 | struct drm_i915_private *i915 = to_i915(dev); |
0673ad47 | 1483 | int ret; |
2911a35b | 1484 | |
829a0af2 | 1485 | ret = i915_gem_open(i915, file); |
0673ad47 CW |
1486 | if (ret) |
1487 | return ret; | |
2911a35b | 1488 | |
0673ad47 CW |
1489 | return 0; |
1490 | } | |
71386ef9 | 1491 | |
0673ad47 CW |
1492 | /** |
1493 | * i915_driver_lastclose - clean up after all DRM clients have exited | |
1494 | * @dev: DRM device | |
1495 | * | |
1496 | * Take care of cleaning up after all DRM clients have exited. In the | |
1497 | * mode setting case, we want to restore the kernel's initial mode (just | |
1498 | * in case the last client left us in a bad state). | |
1499 | * | |
1500 | * Additionally, in the non-mode setting case, we'll tear down the GTT | |
1501 | * and DMA structures, since the kernel won't be using them, and clea | |
1502 | * up any GEM state. | |
1503 | */ | |
1504 | static void i915_driver_lastclose(struct drm_device *dev) | |
1505 | { | |
1506 | intel_fbdev_restore_mode(dev); | |
1507 | vga_switcheroo_process_delayed_switch(); | |
1508 | } | |
2911a35b | 1509 | |
7d2ec881 | 1510 | static void i915_driver_postclose(struct drm_device *dev, struct drm_file *file) |
0673ad47 | 1511 | { |
7d2ec881 DV |
1512 | struct drm_i915_file_private *file_priv = file->driver_priv; |
1513 | ||
0673ad47 | 1514 | mutex_lock(&dev->struct_mutex); |
829a0af2 | 1515 | i915_gem_context_close(file); |
0673ad47 CW |
1516 | i915_gem_release(dev, file); |
1517 | mutex_unlock(&dev->struct_mutex); | |
0673ad47 CW |
1518 | |
1519 | kfree(file_priv); | |
2911a35b BW |
1520 | } |
1521 | ||
07f9cd0b ID |
1522 | static void intel_suspend_encoders(struct drm_i915_private *dev_priv) |
1523 | { | |
91c8a326 | 1524 | struct drm_device *dev = &dev_priv->drm; |
19c8054c | 1525 | struct intel_encoder *encoder; |
07f9cd0b ID |
1526 | |
1527 | drm_modeset_lock_all(dev); | |
19c8054c JN |
1528 | for_each_intel_encoder(dev, encoder) |
1529 | if (encoder->suspend) | |
1530 | encoder->suspend(encoder); | |
07f9cd0b ID |
1531 | drm_modeset_unlock_all(dev); |
1532 | } | |
1533 | ||
1a5df187 PZ |
1534 | static int vlv_resume_prepare(struct drm_i915_private *dev_priv, |
1535 | bool rpm_resume); | |
507e126e | 1536 | static int vlv_suspend_complete(struct drm_i915_private *dev_priv); |
f75a1985 | 1537 | |
bc87229f ID |
1538 | static bool suspend_to_idle(struct drm_i915_private *dev_priv) |
1539 | { | |
1540 | #if IS_ENABLED(CONFIG_ACPI_SLEEP) | |
1541 | if (acpi_target_system_state() < ACPI_STATE_S3) | |
1542 | return true; | |
1543 | #endif | |
1544 | return false; | |
1545 | } | |
ebc32824 | 1546 | |
73b66f87 CW |
1547 | static int i915_drm_prepare(struct drm_device *dev) |
1548 | { | |
1549 | struct drm_i915_private *i915 = to_i915(dev); | |
1550 | int err; | |
1551 | ||
1552 | /* | |
1553 | * NB intel_display_suspend() may issue new requests after we've | |
1554 | * ostensibly marked the GPU as ready-to-sleep here. We need to | |
1555 | * split out that work and pull it forward so that after point, | |
1556 | * the GPU is not woken again. | |
1557 | */ | |
1558 | err = i915_gem_suspend(i915); | |
1559 | if (err) | |
1560 | dev_err(&i915->drm.pdev->dev, | |
1561 | "GEM idle failed, suspend/resume might fail\n"); | |
1562 | ||
1563 | return err; | |
1564 | } | |
1565 | ||
5e365c39 | 1566 | static int i915_drm_suspend(struct drm_device *dev) |
ba8bbcf6 | 1567 | { |
fac5e23e | 1568 | struct drm_i915_private *dev_priv = to_i915(dev); |
52a05c30 | 1569 | struct pci_dev *pdev = dev_priv->drm.pdev; |
e5747e3a | 1570 | pci_power_t opregion_target_state; |
61caf87c | 1571 | |
b8efb17b ZR |
1572 | /* ignore lid events during suspend */ |
1573 | mutex_lock(&dev_priv->modeset_restore_lock); | |
1574 | dev_priv->modeset_restore = MODESET_SUSPENDED; | |
1575 | mutex_unlock(&dev_priv->modeset_restore_lock); | |
1576 | ||
1f814dac ID |
1577 | disable_rpm_wakeref_asserts(dev_priv); |
1578 | ||
c67a470b PZ |
1579 | /* We do a lot of poking in a lot of registers, make sure they work |
1580 | * properly. */ | |
da7e29bd | 1581 | intel_display_set_init_power(dev_priv, true); |
cb10799c | 1582 | |
5bcf719b DA |
1583 | drm_kms_helper_poll_disable(dev); |
1584 | ||
52a05c30 | 1585 | pci_save_state(pdev); |
ba8bbcf6 | 1586 | |
6b72d486 | 1587 | intel_display_suspend(dev); |
2eb5252e | 1588 | |
d5818938 | 1589 | intel_dp_mst_suspend(dev); |
7d708ee4 | 1590 | |
d5818938 DV |
1591 | intel_runtime_pm_disable_interrupts(dev_priv); |
1592 | intel_hpd_cancel_work(dev_priv); | |
09b64267 | 1593 | |
d5818938 | 1594 | intel_suspend_encoders(dev_priv); |
0e32b39c | 1595 | |
712bf364 | 1596 | intel_suspend_hw(dev_priv); |
5669fcac | 1597 | |
275a991c | 1598 | i915_gem_suspend_gtt_mappings(dev_priv); |
828c7908 | 1599 | |
af6dc742 | 1600 | i915_save_state(dev_priv); |
9e06dd39 | 1601 | |
bc87229f | 1602 | opregion_target_state = suspend_to_idle(dev_priv) ? PCI_D1 : PCI_D3cold; |
6f9f4b7a | 1603 | intel_opregion_notify_adapter(dev_priv, opregion_target_state); |
e5747e3a | 1604 | |
03d92e47 | 1605 | intel_opregion_unregister(dev_priv); |
8ee1c3db | 1606 | |
82e3b8c1 | 1607 | intel_fbdev_set_suspend(dev, FBINFO_STATE_SUSPENDED, true); |
3fa016a0 | 1608 | |
62d5d69b MK |
1609 | dev_priv->suspend_count++; |
1610 | ||
f74ed08d | 1611 | intel_csr_ucode_suspend(dev_priv); |
f514c2d8 | 1612 | |
1f814dac ID |
1613 | enable_rpm_wakeref_asserts(dev_priv); |
1614 | ||
73b66f87 | 1615 | return 0; |
84b79f8d RW |
1616 | } |
1617 | ||
c49d13ee | 1618 | static int i915_drm_suspend_late(struct drm_device *dev, bool hibernation) |
c3c09c95 | 1619 | { |
c49d13ee | 1620 | struct drm_i915_private *dev_priv = to_i915(dev); |
52a05c30 | 1621 | struct pci_dev *pdev = dev_priv->drm.pdev; |
c3c09c95 ID |
1622 | int ret; |
1623 | ||
1f814dac ID |
1624 | disable_rpm_wakeref_asserts(dev_priv); |
1625 | ||
ec92ad00 CW |
1626 | i915_gem_suspend_late(dev_priv); |
1627 | ||
4c494a57 | 1628 | intel_display_set_init_power(dev_priv, false); |
ec92ad00 | 1629 | intel_uncore_suspend(dev_priv); |
4c494a57 | 1630 | |
bc87229f ID |
1631 | /* |
1632 | * In case of firmware assisted context save/restore don't manually | |
1633 | * deinit the power domains. This also means the CSR/DMC firmware will | |
1634 | * stay active, it will power down any HW resources as required and | |
1635 | * also enable deeper system power states that would be blocked if the | |
1636 | * firmware was inactive. | |
1637 | */ | |
0f90603c ID |
1638 | if (IS_GEN9_LP(dev_priv) || hibernation || !suspend_to_idle(dev_priv) || |
1639 | dev_priv->csr.dmc_payload == NULL) { | |
bc87229f | 1640 | intel_power_domains_suspend(dev_priv); |
0f90603c ID |
1641 | dev_priv->power_domains_suspended = true; |
1642 | } | |
73dfc227 | 1643 | |
507e126e | 1644 | ret = 0; |
b9fd799e | 1645 | if (IS_GEN9_LP(dev_priv)) |
507e126e | 1646 | bxt_enable_dc9(dev_priv); |
b8aea3d1 | 1647 | else if (IS_HASWELL(dev_priv) || IS_BROADWELL(dev_priv)) |
507e126e ID |
1648 | hsw_enable_pc8(dev_priv); |
1649 | else if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) | |
1650 | ret = vlv_suspend_complete(dev_priv); | |
c3c09c95 ID |
1651 | |
1652 | if (ret) { | |
1653 | DRM_ERROR("Suspend complete failed: %d\n", ret); | |
0f90603c | 1654 | if (dev_priv->power_domains_suspended) { |
bc87229f | 1655 | intel_power_domains_init_hw(dev_priv, true); |
0f90603c ID |
1656 | dev_priv->power_domains_suspended = false; |
1657 | } | |
c3c09c95 | 1658 | |
1f814dac | 1659 | goto out; |
c3c09c95 ID |
1660 | } |
1661 | ||
52a05c30 | 1662 | pci_disable_device(pdev); |
ab3be73f | 1663 | /* |
54875571 | 1664 | * During hibernation on some platforms the BIOS may try to access |
ab3be73f ID |
1665 | * the device even though it's already in D3 and hang the machine. So |
1666 | * leave the device in D0 on those platforms and hope the BIOS will | |
54875571 ID |
1667 | * power down the device properly. The issue was seen on multiple old |
1668 | * GENs with different BIOS vendors, so having an explicit blacklist | |
1669 | * is inpractical; apply the workaround on everything pre GEN6. The | |
1670 | * platforms where the issue was seen: | |
1671 | * Lenovo Thinkpad X301, X61s, X60, T60, X41 | |
1672 | * Fujitsu FSC S7110 | |
1673 | * Acer Aspire 1830T | |
ab3be73f | 1674 | */ |
514e1d64 | 1675 | if (!(hibernation && INTEL_GEN(dev_priv) < 6)) |
52a05c30 | 1676 | pci_set_power_state(pdev, PCI_D3hot); |
c3c09c95 | 1677 | |
1f814dac ID |
1678 | out: |
1679 | enable_rpm_wakeref_asserts(dev_priv); | |
1680 | ||
1681 | return ret; | |
c3c09c95 ID |
1682 | } |
1683 | ||
a9a251c2 | 1684 | static int i915_suspend_switcheroo(struct drm_device *dev, pm_message_t state) |
84b79f8d RW |
1685 | { |
1686 | int error; | |
1687 | ||
ded8b07d | 1688 | if (!dev) { |
84b79f8d RW |
1689 | DRM_ERROR("dev: %p\n", dev); |
1690 | DRM_ERROR("DRM not initialized, aborting suspend.\n"); | |
1691 | return -ENODEV; | |
1692 | } | |
1693 | ||
0b14cbd2 ID |
1694 | if (WARN_ON_ONCE(state.event != PM_EVENT_SUSPEND && |
1695 | state.event != PM_EVENT_FREEZE)) | |
1696 | return -EINVAL; | |
5bcf719b DA |
1697 | |
1698 | if (dev->switch_power_state == DRM_SWITCH_POWER_OFF) | |
1699 | return 0; | |
6eecba33 | 1700 | |
5e365c39 | 1701 | error = i915_drm_suspend(dev); |
84b79f8d RW |
1702 | if (error) |
1703 | return error; | |
1704 | ||
ab3be73f | 1705 | return i915_drm_suspend_late(dev, false); |
ba8bbcf6 JB |
1706 | } |
1707 | ||
5e365c39 | 1708 | static int i915_drm_resume(struct drm_device *dev) |
76c4b250 | 1709 | { |
fac5e23e | 1710 | struct drm_i915_private *dev_priv = to_i915(dev); |
ac840ae5 | 1711 | int ret; |
9d49c0ef | 1712 | |
1f814dac | 1713 | disable_rpm_wakeref_asserts(dev_priv); |
abc80abd | 1714 | intel_sanitize_gt_powersave(dev_priv); |
1f814dac | 1715 | |
1288786b CW |
1716 | i915_gem_sanitize(dev_priv); |
1717 | ||
97d6d7ab | 1718 | ret = i915_ggtt_enable_hw(dev_priv); |
ac840ae5 VS |
1719 | if (ret) |
1720 | DRM_ERROR("failed to re-enable GGTT\n"); | |
1721 | ||
f74ed08d ID |
1722 | intel_csr_ucode_resume(dev_priv); |
1723 | ||
af6dc742 | 1724 | i915_restore_state(dev_priv); |
8090ba8c | 1725 | intel_pps_unlock_regs_wa(dev_priv); |
6f9f4b7a | 1726 | intel_opregion_setup(dev_priv); |
61caf87c | 1727 | |
c39055b0 | 1728 | intel_init_pch_refclk(dev_priv); |
1833b134 | 1729 | |
364aece0 PA |
1730 | /* |
1731 | * Interrupts have to be enabled before any batches are run. If not the | |
1732 | * GPU will hang. i915_gem_init_hw() will initiate batches to | |
1733 | * update/restore the context. | |
1734 | * | |
908764f6 ID |
1735 | * drm_mode_config_reset() needs AUX interrupts. |
1736 | * | |
364aece0 PA |
1737 | * Modeset enabling in intel_modeset_init_hw() also needs working |
1738 | * interrupts. | |
1739 | */ | |
1740 | intel_runtime_pm_enable_interrupts(dev_priv); | |
1741 | ||
908764f6 ID |
1742 | drm_mode_config_reset(dev); |
1743 | ||
37cd3300 | 1744 | i915_gem_resume(dev_priv); |
226485e9 | 1745 | |
d5818938 | 1746 | intel_modeset_init_hw(dev); |
675f7ff3 | 1747 | intel_init_clock_gating(dev_priv); |
24576d23 | 1748 | |
d5818938 DV |
1749 | spin_lock_irq(&dev_priv->irq_lock); |
1750 | if (dev_priv->display.hpd_irq_setup) | |
91d14251 | 1751 | dev_priv->display.hpd_irq_setup(dev_priv); |
d5818938 | 1752 | spin_unlock_irq(&dev_priv->irq_lock); |
0e32b39c | 1753 | |
d5818938 | 1754 | intel_dp_mst_resume(dev); |
e7d6f7d7 | 1755 | |
a16b7658 L |
1756 | intel_display_resume(dev); |
1757 | ||
e0b70061 L |
1758 | drm_kms_helper_poll_enable(dev); |
1759 | ||
d5818938 DV |
1760 | /* |
1761 | * ... but also need to make sure that hotplug processing | |
1762 | * doesn't cause havoc. Like in the driver load code we don't | |
1763 | * bother with the tiny race here where we might loose hotplug | |
1764 | * notifications. | |
1765 | * */ | |
1766 | intel_hpd_init(dev_priv); | |
1daed3fb | 1767 | |
03d92e47 | 1768 | intel_opregion_register(dev_priv); |
44834a67 | 1769 | |
82e3b8c1 | 1770 | intel_fbdev_set_suspend(dev, FBINFO_STATE_RUNNING, false); |
073f34d9 | 1771 | |
b8efb17b ZR |
1772 | mutex_lock(&dev_priv->modeset_restore_lock); |
1773 | dev_priv->modeset_restore = MODESET_DONE; | |
1774 | mutex_unlock(&dev_priv->modeset_restore_lock); | |
8a187455 | 1775 | |
6f9f4b7a | 1776 | intel_opregion_notify_adapter(dev_priv, PCI_D0); |
e5747e3a | 1777 | |
1f814dac ID |
1778 | enable_rpm_wakeref_asserts(dev_priv); |
1779 | ||
074c6ada | 1780 | return 0; |
84b79f8d RW |
1781 | } |
1782 | ||
5e365c39 | 1783 | static int i915_drm_resume_early(struct drm_device *dev) |
84b79f8d | 1784 | { |
fac5e23e | 1785 | struct drm_i915_private *dev_priv = to_i915(dev); |
52a05c30 | 1786 | struct pci_dev *pdev = dev_priv->drm.pdev; |
44410cd0 | 1787 | int ret; |
36d61e67 | 1788 | |
76c4b250 ID |
1789 | /* |
1790 | * We have a resume ordering issue with the snd-hda driver also | |
1791 | * requiring our device to be power up. Due to the lack of a | |
1792 | * parent/child relationship we currently solve this with an early | |
1793 | * resume hook. | |
1794 | * | |
1795 | * FIXME: This should be solved with a special hdmi sink device or | |
1796 | * similar so that power domains can be employed. | |
1797 | */ | |
44410cd0 ID |
1798 | |
1799 | /* | |
1800 | * Note that we need to set the power state explicitly, since we | |
1801 | * powered off the device during freeze and the PCI core won't power | |
1802 | * it back up for us during thaw. Powering off the device during | |
1803 | * freeze is not a hard requirement though, and during the | |
1804 | * suspend/resume phases the PCI core makes sure we get here with the | |
1805 | * device powered on. So in case we change our freeze logic and keep | |
1806 | * the device powered we can also remove the following set power state | |
1807 | * call. | |
1808 | */ | |
52a05c30 | 1809 | ret = pci_set_power_state(pdev, PCI_D0); |
44410cd0 ID |
1810 | if (ret) { |
1811 | DRM_ERROR("failed to set PCI D0 power state (%d)\n", ret); | |
1812 | goto out; | |
1813 | } | |
1814 | ||
1815 | /* | |
1816 | * Note that pci_enable_device() first enables any parent bridge | |
1817 | * device and only then sets the power state for this device. The | |
1818 | * bridge enabling is a nop though, since bridge devices are resumed | |
1819 | * first. The order of enabling power and enabling the device is | |
1820 | * imposed by the PCI core as described above, so here we preserve the | |
1821 | * same order for the freeze/thaw phases. | |
1822 | * | |
1823 | * TODO: eventually we should remove pci_disable_device() / | |
1824 | * pci_enable_enable_device() from suspend/resume. Due to how they | |
1825 | * depend on the device enable refcount we can't anyway depend on them | |
1826 | * disabling/enabling the device. | |
1827 | */ | |
52a05c30 | 1828 | if (pci_enable_device(pdev)) { |
bc87229f ID |
1829 | ret = -EIO; |
1830 | goto out; | |
1831 | } | |
84b79f8d | 1832 | |
52a05c30 | 1833 | pci_set_master(pdev); |
84b79f8d | 1834 | |
1f814dac ID |
1835 | disable_rpm_wakeref_asserts(dev_priv); |
1836 | ||
666a4537 | 1837 | if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) |
1a5df187 | 1838 | ret = vlv_resume_prepare(dev_priv, false); |
36d61e67 | 1839 | if (ret) |
ff0b187f DL |
1840 | DRM_ERROR("Resume prepare failed: %d, continuing anyway\n", |
1841 | ret); | |
36d61e67 | 1842 | |
68f60946 | 1843 | intel_uncore_resume_early(dev_priv); |
efee833a | 1844 | |
b9fd799e | 1845 | if (IS_GEN9_LP(dev_priv)) { |
0f90603c | 1846 | gen9_sanitize_dc_state(dev_priv); |
507e126e | 1847 | bxt_disable_dc9(dev_priv); |
da2f41d1 | 1848 | } else if (IS_HASWELL(dev_priv) || IS_BROADWELL(dev_priv)) { |
a9a6b73a | 1849 | hsw_disable_pc8(dev_priv); |
da2f41d1 | 1850 | } |
efee833a | 1851 | |
dc97997a | 1852 | intel_uncore_sanitize(dev_priv); |
bc87229f | 1853 | |
0f90603c | 1854 | if (dev_priv->power_domains_suspended) |
bc87229f | 1855 | intel_power_domains_init_hw(dev_priv, true); |
ac25dfed ML |
1856 | else |
1857 | intel_display_set_init_power(dev_priv, true); | |
bc87229f | 1858 | |
4fdd5b4e CW |
1859 | intel_engines_sanitize(dev_priv); |
1860 | ||
6e35e8ab ID |
1861 | enable_rpm_wakeref_asserts(dev_priv); |
1862 | ||
bc87229f | 1863 | out: |
0f90603c | 1864 | dev_priv->power_domains_suspended = false; |
36d61e67 ID |
1865 | |
1866 | return ret; | |
76c4b250 ID |
1867 | } |
1868 | ||
7f26cb88 | 1869 | static int i915_resume_switcheroo(struct drm_device *dev) |
76c4b250 | 1870 | { |
50a0072f | 1871 | int ret; |
76c4b250 | 1872 | |
097dd837 ID |
1873 | if (dev->switch_power_state == DRM_SWITCH_POWER_OFF) |
1874 | return 0; | |
1875 | ||
5e365c39 | 1876 | ret = i915_drm_resume_early(dev); |
50a0072f ID |
1877 | if (ret) |
1878 | return ret; | |
1879 | ||
5a17514e ID |
1880 | return i915_drm_resume(dev); |
1881 | } | |
1882 | ||
11ed50ec | 1883 | /** |
f3953dcb | 1884 | * i915_reset - reset chip after a hang |
535275d3 | 1885 | * @i915: #drm_i915_private to reset |
d0667e9c CW |
1886 | * @stalled_mask: mask of the stalled engines with the guilty requests |
1887 | * @reason: user error message for why we are resetting | |
11ed50ec | 1888 | * |
780f262a CW |
1889 | * Reset the chip. Useful if a hang is detected. Marks the device as wedged |
1890 | * on failure. | |
11ed50ec | 1891 | * |
221fe799 CW |
1892 | * Caller must hold the struct_mutex. |
1893 | * | |
11ed50ec BG |
1894 | * Procedure is fairly simple: |
1895 | * - reset the chip using the reset reg | |
1896 | * - re-init context state | |
1897 | * - re-init hardware status page | |
1898 | * - re-init ring buffer | |
1899 | * - re-init interrupt state | |
1900 | * - re-init display | |
1901 | */ | |
d0667e9c CW |
1902 | void i915_reset(struct drm_i915_private *i915, |
1903 | unsigned int stalled_mask, | |
1904 | const char *reason) | |
11ed50ec | 1905 | { |
535275d3 | 1906 | struct i915_gpu_error *error = &i915->gpu_error; |
0573ed4a | 1907 | int ret; |
f7096d40 | 1908 | int i; |
11ed50ec | 1909 | |
02866679 CW |
1910 | GEM_TRACE("flags=%lx\n", error->flags); |
1911 | ||
f7096d40 | 1912 | might_sleep(); |
535275d3 | 1913 | lockdep_assert_held(&i915->drm.struct_mutex); |
8c185eca | 1914 | GEM_BUG_ON(!test_bit(I915_RESET_BACKOFF, &error->flags)); |
221fe799 | 1915 | |
8c185eca | 1916 | if (!test_bit(I915_RESET_HANDOFF, &error->flags)) |
780f262a | 1917 | return; |
11ed50ec | 1918 | |
d98c52cf | 1919 | /* Clear any previous failed attempts at recovery. Time to try again. */ |
535275d3 | 1920 | if (!i915_gem_unset_wedged(i915)) |
2e8f9d32 CW |
1921 | goto wakeup; |
1922 | ||
d0667e9c CW |
1923 | if (reason) |
1924 | dev_notice(i915->drm.dev, "Resetting chip for %s\n", reason); | |
8af29b0c | 1925 | error->reset_count++; |
d98c52cf | 1926 | |
535275d3 CW |
1927 | disable_irq(i915->drm.irq); |
1928 | ret = i915_gem_reset_prepare(i915); | |
0e178aef | 1929 | if (ret) { |
107783d0 | 1930 | dev_err(i915->drm.dev, "GPU recovery failed\n"); |
107783d0 | 1931 | goto taint; |
0e178aef | 1932 | } |
9e60ab03 | 1933 | |
f7096d40 | 1934 | if (!intel_has_gpu_reset(i915)) { |
3ef98f50 CW |
1935 | if (i915_modparams.reset) |
1936 | dev_err(i915->drm.dev, "GPU reset not supported\n"); | |
1937 | else | |
1938 | DRM_DEBUG_DRIVER("GPU reset disabled\n"); | |
f7096d40 CW |
1939 | goto error; |
1940 | } | |
1941 | ||
1942 | for (i = 0; i < 3; i++) { | |
1943 | ret = intel_gpu_reset(i915, ALL_ENGINES); | |
1944 | if (ret == 0) | |
1945 | break; | |
1946 | ||
1947 | msleep(100); | |
1948 | } | |
0573ed4a | 1949 | if (ret) { |
f7096d40 | 1950 | dev_err(i915->drm.dev, "Failed to reset chip\n"); |
107783d0 | 1951 | goto taint; |
11ed50ec BG |
1952 | } |
1953 | ||
1954 | /* Ok, now get things going again... */ | |
1955 | ||
1956 | /* | |
1957 | * Everything depends on having the GTT running, so we need to start | |
0db8c961 CW |
1958 | * there. |
1959 | */ | |
1960 | ret = i915_ggtt_enable_hw(i915); | |
1961 | if (ret) { | |
8177e112 CW |
1962 | DRM_ERROR("Failed to re-enable GGTT following reset (%d)\n", |
1963 | ret); | |
0db8c961 CW |
1964 | goto error; |
1965 | } | |
1966 | ||
d0667e9c | 1967 | i915_gem_reset(i915, stalled_mask); |
a31d73c3 CW |
1968 | intel_overlay_reset(i915); |
1969 | ||
0db8c961 | 1970 | /* |
11ed50ec BG |
1971 | * Next we need to restore the context, but we don't use those |
1972 | * yet either... | |
1973 | * | |
1974 | * Ring buffer needs to be re-initialized in the KMS case, or if X | |
1975 | * was running at the time of the reset (i.e. we weren't VT | |
1976 | * switched away). | |
1977 | */ | |
535275d3 | 1978 | ret = i915_gem_init_hw(i915); |
33d30a9c | 1979 | if (ret) { |
8177e112 CW |
1980 | DRM_ERROR("Failed to initialise HW following reset (%d)\n", |
1981 | ret); | |
d98c52cf | 1982 | goto error; |
11ed50ec BG |
1983 | } |
1984 | ||
535275d3 | 1985 | i915_queue_hangcheck(i915); |
c2a126a4 | 1986 | |
2e8f9d32 | 1987 | finish: |
535275d3 CW |
1988 | i915_gem_reset_finish(i915); |
1989 | enable_irq(i915->drm.irq); | |
8c185eca | 1990 | |
2e8f9d32 | 1991 | wakeup: |
8c185eca CW |
1992 | clear_bit(I915_RESET_HANDOFF, &error->flags); |
1993 | wake_up_bit(&error->flags, I915_RESET_HANDOFF); | |
780f262a | 1994 | return; |
d98c52cf | 1995 | |
107783d0 CW |
1996 | taint: |
1997 | /* | |
1998 | * History tells us that if we cannot reset the GPU now, we | |
1999 | * never will. This then impacts everything that is run | |
2000 | * subsequently. On failing the reset, we mark the driver | |
2001 | * as wedged, preventing further execution on the GPU. | |
2002 | * We also want to go one step further and add a taint to the | |
2003 | * kernel so that any subsequent faults can be traced back to | |
2004 | * this failure. This is important for CI, where if the | |
2005 | * GPU/driver fails we would like to reboot and restart testing | |
2006 | * rather than continue on into oblivion. For everyone else, | |
2007 | * the system should still plod along, but they have been warned! | |
2008 | */ | |
2009 | add_taint(TAINT_WARN, LOCKDEP_STILL_OK); | |
d98c52cf | 2010 | error: |
535275d3 | 2011 | i915_gem_set_wedged(i915); |
e61e0f51 | 2012 | i915_retire_requests(i915); |
2e8f9d32 | 2013 | goto finish; |
11ed50ec BG |
2014 | } |
2015 | ||
6acbea89 MT |
2016 | static inline int intel_gt_reset_engine(struct drm_i915_private *dev_priv, |
2017 | struct intel_engine_cs *engine) | |
2018 | { | |
2019 | return intel_gpu_reset(dev_priv, intel_engine_flag(engine)); | |
2020 | } | |
2021 | ||
142bc7d9 MT |
2022 | /** |
2023 | * i915_reset_engine - reset GPU engine to recover from a hang | |
2024 | * @engine: engine to reset | |
ce800754 | 2025 | * @msg: reason for GPU reset; or NULL for no dev_notice() |
142bc7d9 MT |
2026 | * |
2027 | * Reset a specific GPU engine. Useful if a hang is detected. | |
2028 | * Returns zero on successful reset or otherwise an error code. | |
a1ef70e1 MT |
2029 | * |
2030 | * Procedure is: | |
2031 | * - identifies the request that caused the hang and it is dropped | |
2032 | * - reset engine (which will force the engine to idle) | |
2033 | * - re-init/configure engine | |
142bc7d9 | 2034 | */ |
ce800754 | 2035 | int i915_reset_engine(struct intel_engine_cs *engine, const char *msg) |
142bc7d9 | 2036 | { |
a1ef70e1 | 2037 | struct i915_gpu_error *error = &engine->i915->gpu_error; |
e61e0f51 | 2038 | struct i915_request *active_request; |
a1ef70e1 MT |
2039 | int ret; |
2040 | ||
02866679 | 2041 | GEM_TRACE("%s flags=%lx\n", engine->name, error->flags); |
a1ef70e1 MT |
2042 | GEM_BUG_ON(!test_bit(I915_RESET_ENGINE + engine->id, &error->flags)); |
2043 | ||
f6ba181a CW |
2044 | active_request = i915_gem_reset_prepare_engine(engine); |
2045 | if (IS_ERR_OR_NULL(active_request)) { | |
2046 | /* Either the previous reset failed, or we pardon the reset. */ | |
2047 | ret = PTR_ERR(active_request); | |
2048 | goto out; | |
2049 | } | |
2050 | ||
ce800754 | 2051 | if (msg) |
535275d3 | 2052 | dev_notice(engine->i915->drm.dev, |
ce800754 | 2053 | "Resetting %s for %s\n", engine->name, msg); |
7367612f | 2054 | error->reset_engine_count[engine->id]++; |
a1ef70e1 | 2055 | |
6acbea89 MT |
2056 | if (!engine->i915->guc.execbuf_client) |
2057 | ret = intel_gt_reset_engine(engine->i915, engine); | |
2058 | else | |
2059 | ret = intel_guc_reset_engine(&engine->i915->guc, engine); | |
0364cd19 CW |
2060 | if (ret) { |
2061 | /* If we fail here, we expect to fallback to a global reset */ | |
6acbea89 MT |
2062 | DRM_DEBUG_DRIVER("%sFailed to reset %s, ret=%d\n", |
2063 | engine->i915->guc.execbuf_client ? "GuC " : "", | |
0364cd19 CW |
2064 | engine->name, ret); |
2065 | goto out; | |
2066 | } | |
b4f3e163 | 2067 | |
a1ef70e1 MT |
2068 | /* |
2069 | * The request that caused the hang is stuck on elsp, we know the | |
2070 | * active request and can drop it, adjust head to skip the offending | |
2071 | * request to resume executing remaining requests in the queue. | |
2072 | */ | |
bba0869b | 2073 | i915_gem_reset_engine(engine, active_request, true); |
a1ef70e1 | 2074 | |
a1ef70e1 MT |
2075 | /* |
2076 | * The engine and its registers (and workarounds in case of render) | |
2077 | * have been reset to their default values. Follow the init_ring | |
2078 | * process to program RING_MODE, HWSP and re-enable submission. | |
2079 | */ | |
2080 | ret = engine->init_hw(engine); | |
702c8f8e MT |
2081 | if (ret) |
2082 | goto out; | |
a1ef70e1 MT |
2083 | |
2084 | out: | |
0364cd19 | 2085 | i915_gem_reset_finish_engine(engine); |
a1ef70e1 | 2086 | return ret; |
142bc7d9 MT |
2087 | } |
2088 | ||
73b66f87 CW |
2089 | static int i915_pm_prepare(struct device *kdev) |
2090 | { | |
2091 | struct pci_dev *pdev = to_pci_dev(kdev); | |
2092 | struct drm_device *dev = pci_get_drvdata(pdev); | |
2093 | ||
2094 | if (!dev) { | |
2095 | dev_err(kdev, "DRM not initialized, aborting suspend.\n"); | |
2096 | return -ENODEV; | |
2097 | } | |
2098 | ||
2099 | if (dev->switch_power_state == DRM_SWITCH_POWER_OFF) | |
2100 | return 0; | |
2101 | ||
2102 | return i915_drm_prepare(dev); | |
2103 | } | |
2104 | ||
c49d13ee | 2105 | static int i915_pm_suspend(struct device *kdev) |
112b715e | 2106 | { |
c49d13ee DW |
2107 | struct pci_dev *pdev = to_pci_dev(kdev); |
2108 | struct drm_device *dev = pci_get_drvdata(pdev); | |
112b715e | 2109 | |
c49d13ee DW |
2110 | if (!dev) { |
2111 | dev_err(kdev, "DRM not initialized, aborting suspend.\n"); | |
84b79f8d RW |
2112 | return -ENODEV; |
2113 | } | |
112b715e | 2114 | |
c49d13ee | 2115 | if (dev->switch_power_state == DRM_SWITCH_POWER_OFF) |
5bcf719b DA |
2116 | return 0; |
2117 | ||
c49d13ee | 2118 | return i915_drm_suspend(dev); |
76c4b250 ID |
2119 | } |
2120 | ||
c49d13ee | 2121 | static int i915_pm_suspend_late(struct device *kdev) |
76c4b250 | 2122 | { |
c49d13ee | 2123 | struct drm_device *dev = &kdev_to_i915(kdev)->drm; |
76c4b250 ID |
2124 | |
2125 | /* | |
c965d995 | 2126 | * We have a suspend ordering issue with the snd-hda driver also |
76c4b250 ID |
2127 | * requiring our device to be power up. Due to the lack of a |
2128 | * parent/child relationship we currently solve this with an late | |
2129 | * suspend hook. | |
2130 | * | |
2131 | * FIXME: This should be solved with a special hdmi sink device or | |
2132 | * similar so that power domains can be employed. | |
2133 | */ | |
c49d13ee | 2134 | if (dev->switch_power_state == DRM_SWITCH_POWER_OFF) |
76c4b250 | 2135 | return 0; |
112b715e | 2136 | |
c49d13ee | 2137 | return i915_drm_suspend_late(dev, false); |
ab3be73f ID |
2138 | } |
2139 | ||
c49d13ee | 2140 | static int i915_pm_poweroff_late(struct device *kdev) |
ab3be73f | 2141 | { |
c49d13ee | 2142 | struct drm_device *dev = &kdev_to_i915(kdev)->drm; |
ab3be73f | 2143 | |
c49d13ee | 2144 | if (dev->switch_power_state == DRM_SWITCH_POWER_OFF) |
ab3be73f ID |
2145 | return 0; |
2146 | ||
c49d13ee | 2147 | return i915_drm_suspend_late(dev, true); |
cbda12d7 ZW |
2148 | } |
2149 | ||
c49d13ee | 2150 | static int i915_pm_resume_early(struct device *kdev) |
76c4b250 | 2151 | { |
c49d13ee | 2152 | struct drm_device *dev = &kdev_to_i915(kdev)->drm; |
76c4b250 | 2153 | |
c49d13ee | 2154 | if (dev->switch_power_state == DRM_SWITCH_POWER_OFF) |
097dd837 ID |
2155 | return 0; |
2156 | ||
c49d13ee | 2157 | return i915_drm_resume_early(dev); |
76c4b250 ID |
2158 | } |
2159 | ||
c49d13ee | 2160 | static int i915_pm_resume(struct device *kdev) |
cbda12d7 | 2161 | { |
c49d13ee | 2162 | struct drm_device *dev = &kdev_to_i915(kdev)->drm; |
84b79f8d | 2163 | |
c49d13ee | 2164 | if (dev->switch_power_state == DRM_SWITCH_POWER_OFF) |
097dd837 ID |
2165 | return 0; |
2166 | ||
c49d13ee | 2167 | return i915_drm_resume(dev); |
cbda12d7 ZW |
2168 | } |
2169 | ||
1f19ac2a | 2170 | /* freeze: before creating the hibernation_image */ |
c49d13ee | 2171 | static int i915_pm_freeze(struct device *kdev) |
1f19ac2a | 2172 | { |
dd9f31c7 | 2173 | struct drm_device *dev = &kdev_to_i915(kdev)->drm; |
6a800eab CW |
2174 | int ret; |
2175 | ||
dd9f31c7 ID |
2176 | if (dev->switch_power_state != DRM_SWITCH_POWER_OFF) { |
2177 | ret = i915_drm_suspend(dev); | |
2178 | if (ret) | |
2179 | return ret; | |
2180 | } | |
6a800eab CW |
2181 | |
2182 | ret = i915_gem_freeze(kdev_to_i915(kdev)); | |
2183 | if (ret) | |
2184 | return ret; | |
2185 | ||
2186 | return 0; | |
1f19ac2a CW |
2187 | } |
2188 | ||
c49d13ee | 2189 | static int i915_pm_freeze_late(struct device *kdev) |
1f19ac2a | 2190 | { |
dd9f31c7 | 2191 | struct drm_device *dev = &kdev_to_i915(kdev)->drm; |
461fb99c CW |
2192 | int ret; |
2193 | ||
dd9f31c7 ID |
2194 | if (dev->switch_power_state != DRM_SWITCH_POWER_OFF) { |
2195 | ret = i915_drm_suspend_late(dev, true); | |
2196 | if (ret) | |
2197 | return ret; | |
2198 | } | |
461fb99c | 2199 | |
c49d13ee | 2200 | ret = i915_gem_freeze_late(kdev_to_i915(kdev)); |
461fb99c CW |
2201 | if (ret) |
2202 | return ret; | |
2203 | ||
2204 | return 0; | |
1f19ac2a CW |
2205 | } |
2206 | ||
2207 | /* thaw: called after creating the hibernation image, but before turning off. */ | |
c49d13ee | 2208 | static int i915_pm_thaw_early(struct device *kdev) |
1f19ac2a | 2209 | { |
c49d13ee | 2210 | return i915_pm_resume_early(kdev); |
1f19ac2a CW |
2211 | } |
2212 | ||
c49d13ee | 2213 | static int i915_pm_thaw(struct device *kdev) |
1f19ac2a | 2214 | { |
c49d13ee | 2215 | return i915_pm_resume(kdev); |
1f19ac2a CW |
2216 | } |
2217 | ||
2218 | /* restore: called after loading the hibernation image. */ | |
c49d13ee | 2219 | static int i915_pm_restore_early(struct device *kdev) |
1f19ac2a | 2220 | { |
c49d13ee | 2221 | return i915_pm_resume_early(kdev); |
1f19ac2a CW |
2222 | } |
2223 | ||
c49d13ee | 2224 | static int i915_pm_restore(struct device *kdev) |
1f19ac2a | 2225 | { |
c49d13ee | 2226 | return i915_pm_resume(kdev); |
1f19ac2a CW |
2227 | } |
2228 | ||
ddeea5b0 ID |
2229 | /* |
2230 | * Save all Gunit registers that may be lost after a D3 and a subsequent | |
2231 | * S0i[R123] transition. The list of registers needing a save/restore is | |
2232 | * defined in the VLV2_S0IXRegs document. This documents marks all Gunit | |
2233 | * registers in the following way: | |
2234 | * - Driver: saved/restored by the driver | |
2235 | * - Punit : saved/restored by the Punit firmware | |
2236 | * - No, w/o marking: no need to save/restore, since the register is R/O or | |
2237 | * used internally by the HW in a way that doesn't depend | |
2238 | * keeping the content across a suspend/resume. | |
2239 | * - Debug : used for debugging | |
2240 | * | |
2241 | * We save/restore all registers marked with 'Driver', with the following | |
2242 | * exceptions: | |
2243 | * - Registers out of use, including also registers marked with 'Debug'. | |
2244 | * These have no effect on the driver's operation, so we don't save/restore | |
2245 | * them to reduce the overhead. | |
2246 | * - Registers that are fully setup by an initialization function called from | |
2247 | * the resume path. For example many clock gating and RPS/RC6 registers. | |
2248 | * - Registers that provide the right functionality with their reset defaults. | |
2249 | * | |
2250 | * TODO: Except for registers that based on the above 3 criteria can be safely | |
2251 | * ignored, we save/restore all others, practically treating the HW context as | |
2252 | * a black-box for the driver. Further investigation is needed to reduce the | |
2253 | * saved/restored registers even further, by following the same 3 criteria. | |
2254 | */ | |
2255 | static void vlv_save_gunit_s0ix_state(struct drm_i915_private *dev_priv) | |
2256 | { | |
2257 | struct vlv_s0ix_state *s = &dev_priv->vlv_s0ix_state; | |
2258 | int i; | |
2259 | ||
2260 | /* GAM 0x4000-0x4770 */ | |
2261 | s->wr_watermark = I915_READ(GEN7_WR_WATERMARK); | |
2262 | s->gfx_prio_ctrl = I915_READ(GEN7_GFX_PRIO_CTRL); | |
2263 | s->arb_mode = I915_READ(ARB_MODE); | |
2264 | s->gfx_pend_tlb0 = I915_READ(GEN7_GFX_PEND_TLB0); | |
2265 | s->gfx_pend_tlb1 = I915_READ(GEN7_GFX_PEND_TLB1); | |
2266 | ||
2267 | for (i = 0; i < ARRAY_SIZE(s->lra_limits); i++) | |
22dfe79f | 2268 | s->lra_limits[i] = I915_READ(GEN7_LRA_LIMITS(i)); |
ddeea5b0 ID |
2269 | |
2270 | s->media_max_req_count = I915_READ(GEN7_MEDIA_MAX_REQ_COUNT); | |
b5f1c97f | 2271 | s->gfx_max_req_count = I915_READ(GEN7_GFX_MAX_REQ_COUNT); |
ddeea5b0 ID |
2272 | |
2273 | s->render_hwsp = I915_READ(RENDER_HWS_PGA_GEN7); | |
2274 | s->ecochk = I915_READ(GAM_ECOCHK); | |
2275 | s->bsd_hwsp = I915_READ(BSD_HWS_PGA_GEN7); | |
2276 | s->blt_hwsp = I915_READ(BLT_HWS_PGA_GEN7); | |
2277 | ||
2278 | s->tlb_rd_addr = I915_READ(GEN7_TLB_RD_ADDR); | |
2279 | ||
2280 | /* MBC 0x9024-0x91D0, 0x8500 */ | |
2281 | s->g3dctl = I915_READ(VLV_G3DCTL); | |
2282 | s->gsckgctl = I915_READ(VLV_GSCKGCTL); | |
2283 | s->mbctl = I915_READ(GEN6_MBCTL); | |
2284 | ||
2285 | /* GCP 0x9400-0x9424, 0x8100-0x810C */ | |
2286 | s->ucgctl1 = I915_READ(GEN6_UCGCTL1); | |
2287 | s->ucgctl3 = I915_READ(GEN6_UCGCTL3); | |
2288 | s->rcgctl1 = I915_READ(GEN6_RCGCTL1); | |
2289 | s->rcgctl2 = I915_READ(GEN6_RCGCTL2); | |
2290 | s->rstctl = I915_READ(GEN6_RSTCTL); | |
2291 | s->misccpctl = I915_READ(GEN7_MISCCPCTL); | |
2292 | ||
2293 | /* GPM 0xA000-0xAA84, 0x8000-0x80FC */ | |
2294 | s->gfxpause = I915_READ(GEN6_GFXPAUSE); | |
2295 | s->rpdeuhwtc = I915_READ(GEN6_RPDEUHWTC); | |
2296 | s->rpdeuc = I915_READ(GEN6_RPDEUC); | |
2297 | s->ecobus = I915_READ(ECOBUS); | |
2298 | s->pwrdwnupctl = I915_READ(VLV_PWRDWNUPCTL); | |
2299 | s->rp_down_timeout = I915_READ(GEN6_RP_DOWN_TIMEOUT); | |
2300 | s->rp_deucsw = I915_READ(GEN6_RPDEUCSW); | |
2301 | s->rcubmabdtmr = I915_READ(GEN6_RCUBMABDTMR); | |
2302 | s->rcedata = I915_READ(VLV_RCEDATA); | |
2303 | s->spare2gh = I915_READ(VLV_SPAREG2H); | |
2304 | ||
2305 | /* Display CZ domain, 0x4400C-0x4402C, 0x4F000-0x4F11F */ | |
2306 | s->gt_imr = I915_READ(GTIMR); | |
2307 | s->gt_ier = I915_READ(GTIER); | |
2308 | s->pm_imr = I915_READ(GEN6_PMIMR); | |
2309 | s->pm_ier = I915_READ(GEN6_PMIER); | |
2310 | ||
2311 | for (i = 0; i < ARRAY_SIZE(s->gt_scratch); i++) | |
22dfe79f | 2312 | s->gt_scratch[i] = I915_READ(GEN7_GT_SCRATCH(i)); |
ddeea5b0 ID |
2313 | |
2314 | /* GT SA CZ domain, 0x100000-0x138124 */ | |
2315 | s->tilectl = I915_READ(TILECTL); | |
2316 | s->gt_fifoctl = I915_READ(GTFIFOCTL); | |
2317 | s->gtlc_wake_ctrl = I915_READ(VLV_GTLC_WAKE_CTRL); | |
2318 | s->gtlc_survive = I915_READ(VLV_GTLC_SURVIVABILITY_REG); | |
2319 | s->pmwgicz = I915_READ(VLV_PMWGICZ); | |
2320 | ||
2321 | /* Gunit-Display CZ domain, 0x182028-0x1821CF */ | |
2322 | s->gu_ctl0 = I915_READ(VLV_GU_CTL0); | |
2323 | s->gu_ctl1 = I915_READ(VLV_GU_CTL1); | |
9c25210f | 2324 | s->pcbr = I915_READ(VLV_PCBR); |
ddeea5b0 ID |
2325 | s->clock_gate_dis2 = I915_READ(VLV_GUNIT_CLOCK_GATE2); |
2326 | ||
2327 | /* | |
2328 | * Not saving any of: | |
2329 | * DFT, 0x9800-0x9EC0 | |
2330 | * SARB, 0xB000-0xB1FC | |
2331 | * GAC, 0x5208-0x524C, 0x14000-0x14C000 | |
2332 | * PCI CFG | |
2333 | */ | |
2334 | } | |
2335 | ||
2336 | static void vlv_restore_gunit_s0ix_state(struct drm_i915_private *dev_priv) | |
2337 | { | |
2338 | struct vlv_s0ix_state *s = &dev_priv->vlv_s0ix_state; | |
2339 | u32 val; | |
2340 | int i; | |
2341 | ||
2342 | /* GAM 0x4000-0x4770 */ | |
2343 | I915_WRITE(GEN7_WR_WATERMARK, s->wr_watermark); | |
2344 | I915_WRITE(GEN7_GFX_PRIO_CTRL, s->gfx_prio_ctrl); | |
2345 | I915_WRITE(ARB_MODE, s->arb_mode | (0xffff << 16)); | |
2346 | I915_WRITE(GEN7_GFX_PEND_TLB0, s->gfx_pend_tlb0); | |
2347 | I915_WRITE(GEN7_GFX_PEND_TLB1, s->gfx_pend_tlb1); | |
2348 | ||
2349 | for (i = 0; i < ARRAY_SIZE(s->lra_limits); i++) | |
22dfe79f | 2350 | I915_WRITE(GEN7_LRA_LIMITS(i), s->lra_limits[i]); |
ddeea5b0 ID |
2351 | |
2352 | I915_WRITE(GEN7_MEDIA_MAX_REQ_COUNT, s->media_max_req_count); | |
b5f1c97f | 2353 | I915_WRITE(GEN7_GFX_MAX_REQ_COUNT, s->gfx_max_req_count); |
ddeea5b0 ID |
2354 | |
2355 | I915_WRITE(RENDER_HWS_PGA_GEN7, s->render_hwsp); | |
2356 | I915_WRITE(GAM_ECOCHK, s->ecochk); | |
2357 | I915_WRITE(BSD_HWS_PGA_GEN7, s->bsd_hwsp); | |
2358 | I915_WRITE(BLT_HWS_PGA_GEN7, s->blt_hwsp); | |
2359 | ||
2360 | I915_WRITE(GEN7_TLB_RD_ADDR, s->tlb_rd_addr); | |
2361 | ||
2362 | /* MBC 0x9024-0x91D0, 0x8500 */ | |
2363 | I915_WRITE(VLV_G3DCTL, s->g3dctl); | |
2364 | I915_WRITE(VLV_GSCKGCTL, s->gsckgctl); | |
2365 | I915_WRITE(GEN6_MBCTL, s->mbctl); | |
2366 | ||
2367 | /* GCP 0x9400-0x9424, 0x8100-0x810C */ | |
2368 | I915_WRITE(GEN6_UCGCTL1, s->ucgctl1); | |
2369 | I915_WRITE(GEN6_UCGCTL3, s->ucgctl3); | |
2370 | I915_WRITE(GEN6_RCGCTL1, s->rcgctl1); | |
2371 | I915_WRITE(GEN6_RCGCTL2, s->rcgctl2); | |
2372 | I915_WRITE(GEN6_RSTCTL, s->rstctl); | |
2373 | I915_WRITE(GEN7_MISCCPCTL, s->misccpctl); | |
2374 | ||
2375 | /* GPM 0xA000-0xAA84, 0x8000-0x80FC */ | |
2376 | I915_WRITE(GEN6_GFXPAUSE, s->gfxpause); | |
2377 | I915_WRITE(GEN6_RPDEUHWTC, s->rpdeuhwtc); | |
2378 | I915_WRITE(GEN6_RPDEUC, s->rpdeuc); | |
2379 | I915_WRITE(ECOBUS, s->ecobus); | |
2380 | I915_WRITE(VLV_PWRDWNUPCTL, s->pwrdwnupctl); | |
2381 | I915_WRITE(GEN6_RP_DOWN_TIMEOUT,s->rp_down_timeout); | |
2382 | I915_WRITE(GEN6_RPDEUCSW, s->rp_deucsw); | |
2383 | I915_WRITE(GEN6_RCUBMABDTMR, s->rcubmabdtmr); | |
2384 | I915_WRITE(VLV_RCEDATA, s->rcedata); | |
2385 | I915_WRITE(VLV_SPAREG2H, s->spare2gh); | |
2386 | ||
2387 | /* Display CZ domain, 0x4400C-0x4402C, 0x4F000-0x4F11F */ | |
2388 | I915_WRITE(GTIMR, s->gt_imr); | |
2389 | I915_WRITE(GTIER, s->gt_ier); | |
2390 | I915_WRITE(GEN6_PMIMR, s->pm_imr); | |
2391 | I915_WRITE(GEN6_PMIER, s->pm_ier); | |
2392 | ||
2393 | for (i = 0; i < ARRAY_SIZE(s->gt_scratch); i++) | |
22dfe79f | 2394 | I915_WRITE(GEN7_GT_SCRATCH(i), s->gt_scratch[i]); |
ddeea5b0 ID |
2395 | |
2396 | /* GT SA CZ domain, 0x100000-0x138124 */ | |
2397 | I915_WRITE(TILECTL, s->tilectl); | |
2398 | I915_WRITE(GTFIFOCTL, s->gt_fifoctl); | |
2399 | /* | |
2400 | * Preserve the GT allow wake and GFX force clock bit, they are not | |
2401 | * be restored, as they are used to control the s0ix suspend/resume | |
2402 | * sequence by the caller. | |
2403 | */ | |
2404 | val = I915_READ(VLV_GTLC_WAKE_CTRL); | |
2405 | val &= VLV_GTLC_ALLOWWAKEREQ; | |
2406 | val |= s->gtlc_wake_ctrl & ~VLV_GTLC_ALLOWWAKEREQ; | |
2407 | I915_WRITE(VLV_GTLC_WAKE_CTRL, val); | |
2408 | ||
2409 | val = I915_READ(VLV_GTLC_SURVIVABILITY_REG); | |
2410 | val &= VLV_GFX_CLK_FORCE_ON_BIT; | |
2411 | val |= s->gtlc_survive & ~VLV_GFX_CLK_FORCE_ON_BIT; | |
2412 | I915_WRITE(VLV_GTLC_SURVIVABILITY_REG, val); | |
2413 | ||
2414 | I915_WRITE(VLV_PMWGICZ, s->pmwgicz); | |
2415 | ||
2416 | /* Gunit-Display CZ domain, 0x182028-0x1821CF */ | |
2417 | I915_WRITE(VLV_GU_CTL0, s->gu_ctl0); | |
2418 | I915_WRITE(VLV_GU_CTL1, s->gu_ctl1); | |
9c25210f | 2419 | I915_WRITE(VLV_PCBR, s->pcbr); |
ddeea5b0 ID |
2420 | I915_WRITE(VLV_GUNIT_CLOCK_GATE2, s->clock_gate_dis2); |
2421 | } | |
2422 | ||
3dd14c04 CW |
2423 | static int vlv_wait_for_pw_status(struct drm_i915_private *dev_priv, |
2424 | u32 mask, u32 val) | |
2425 | { | |
2426 | /* The HW does not like us polling for PW_STATUS frequently, so | |
2427 | * use the sleeping loop rather than risk the busy spin within | |
2428 | * intel_wait_for_register(). | |
2429 | * | |
2430 | * Transitioning between RC6 states should be at most 2ms (see | |
2431 | * valleyview_enable_rps) so use a 3ms timeout. | |
2432 | */ | |
2433 | return wait_for((I915_READ_NOTRACE(VLV_GTLC_PW_STATUS) & mask) == val, | |
2434 | 3); | |
2435 | } | |
2436 | ||
650ad970 ID |
2437 | int vlv_force_gfx_clock(struct drm_i915_private *dev_priv, bool force_on) |
2438 | { | |
2439 | u32 val; | |
2440 | int err; | |
2441 | ||
650ad970 ID |
2442 | val = I915_READ(VLV_GTLC_SURVIVABILITY_REG); |
2443 | val &= ~VLV_GFX_CLK_FORCE_ON_BIT; | |
2444 | if (force_on) | |
2445 | val |= VLV_GFX_CLK_FORCE_ON_BIT; | |
2446 | I915_WRITE(VLV_GTLC_SURVIVABILITY_REG, val); | |
2447 | ||
2448 | if (!force_on) | |
2449 | return 0; | |
2450 | ||
c6ddc5f3 CW |
2451 | err = intel_wait_for_register(dev_priv, |
2452 | VLV_GTLC_SURVIVABILITY_REG, | |
2453 | VLV_GFX_CLK_STATUS_BIT, | |
2454 | VLV_GFX_CLK_STATUS_BIT, | |
2455 | 20); | |
650ad970 ID |
2456 | if (err) |
2457 | DRM_ERROR("timeout waiting for GFX clock force-on (%08x)\n", | |
2458 | I915_READ(VLV_GTLC_SURVIVABILITY_REG)); | |
2459 | ||
2460 | return err; | |
650ad970 ID |
2461 | } |
2462 | ||
ddeea5b0 ID |
2463 | static int vlv_allow_gt_wake(struct drm_i915_private *dev_priv, bool allow) |
2464 | { | |
3dd14c04 | 2465 | u32 mask; |
ddeea5b0 | 2466 | u32 val; |
3dd14c04 | 2467 | int err; |
ddeea5b0 ID |
2468 | |
2469 | val = I915_READ(VLV_GTLC_WAKE_CTRL); | |
2470 | val &= ~VLV_GTLC_ALLOWWAKEREQ; | |
2471 | if (allow) | |
2472 | val |= VLV_GTLC_ALLOWWAKEREQ; | |
2473 | I915_WRITE(VLV_GTLC_WAKE_CTRL, val); | |
2474 | POSTING_READ(VLV_GTLC_WAKE_CTRL); | |
2475 | ||
3dd14c04 CW |
2476 | mask = VLV_GTLC_ALLOWWAKEACK; |
2477 | val = allow ? mask : 0; | |
2478 | ||
2479 | err = vlv_wait_for_pw_status(dev_priv, mask, val); | |
ddeea5b0 ID |
2480 | if (err) |
2481 | DRM_ERROR("timeout disabling GT waking\n"); | |
b2736695 | 2482 | |
ddeea5b0 | 2483 | return err; |
ddeea5b0 ID |
2484 | } |
2485 | ||
3dd14c04 CW |
2486 | static void vlv_wait_for_gt_wells(struct drm_i915_private *dev_priv, |
2487 | bool wait_for_on) | |
ddeea5b0 ID |
2488 | { |
2489 | u32 mask; | |
2490 | u32 val; | |
ddeea5b0 ID |
2491 | |
2492 | mask = VLV_GTLC_PW_MEDIA_STATUS_MASK | VLV_GTLC_PW_RENDER_STATUS_MASK; | |
2493 | val = wait_for_on ? mask : 0; | |
ddeea5b0 ID |
2494 | |
2495 | /* | |
2496 | * RC6 transitioning can be delayed up to 2 msec (see | |
2497 | * valleyview_enable_rps), use 3 msec for safety. | |
e01569ab CW |
2498 | * |
2499 | * This can fail to turn off the rc6 if the GPU is stuck after a failed | |
2500 | * reset and we are trying to force the machine to sleep. | |
ddeea5b0 | 2501 | */ |
3dd14c04 | 2502 | if (vlv_wait_for_pw_status(dev_priv, mask, val)) |
e01569ab CW |
2503 | DRM_DEBUG_DRIVER("timeout waiting for GT wells to go %s\n", |
2504 | onoff(wait_for_on)); | |
ddeea5b0 ID |
2505 | } |
2506 | ||
2507 | static void vlv_check_no_gt_access(struct drm_i915_private *dev_priv) | |
2508 | { | |
2509 | if (!(I915_READ(VLV_GTLC_PW_STATUS) & VLV_GTLC_ALLOWWAKEERR)) | |
2510 | return; | |
2511 | ||
6fa283b0 | 2512 | DRM_DEBUG_DRIVER("GT register access while GT waking disabled\n"); |
ddeea5b0 ID |
2513 | I915_WRITE(VLV_GTLC_PW_STATUS, VLV_GTLC_ALLOWWAKEERR); |
2514 | } | |
2515 | ||
ebc32824 | 2516 | static int vlv_suspend_complete(struct drm_i915_private *dev_priv) |
ddeea5b0 ID |
2517 | { |
2518 | u32 mask; | |
2519 | int err; | |
2520 | ||
2521 | /* | |
2522 | * Bspec defines the following GT well on flags as debug only, so | |
2523 | * don't treat them as hard failures. | |
2524 | */ | |
3dd14c04 | 2525 | vlv_wait_for_gt_wells(dev_priv, false); |
ddeea5b0 ID |
2526 | |
2527 | mask = VLV_GTLC_RENDER_CTX_EXISTS | VLV_GTLC_MEDIA_CTX_EXISTS; | |
2528 | WARN_ON((I915_READ(VLV_GTLC_WAKE_CTRL) & mask) != mask); | |
2529 | ||
2530 | vlv_check_no_gt_access(dev_priv); | |
2531 | ||
2532 | err = vlv_force_gfx_clock(dev_priv, true); | |
2533 | if (err) | |
2534 | goto err1; | |
2535 | ||
2536 | err = vlv_allow_gt_wake(dev_priv, false); | |
2537 | if (err) | |
2538 | goto err2; | |
98711167 | 2539 | |
2d1fe073 | 2540 | if (!IS_CHERRYVIEW(dev_priv)) |
98711167 | 2541 | vlv_save_gunit_s0ix_state(dev_priv); |
ddeea5b0 ID |
2542 | |
2543 | err = vlv_force_gfx_clock(dev_priv, false); | |
2544 | if (err) | |
2545 | goto err2; | |
2546 | ||
2547 | return 0; | |
2548 | ||
2549 | err2: | |
2550 | /* For safety always re-enable waking and disable gfx clock forcing */ | |
2551 | vlv_allow_gt_wake(dev_priv, true); | |
2552 | err1: | |
2553 | vlv_force_gfx_clock(dev_priv, false); | |
2554 | ||
2555 | return err; | |
2556 | } | |
2557 | ||
016970be SK |
2558 | static int vlv_resume_prepare(struct drm_i915_private *dev_priv, |
2559 | bool rpm_resume) | |
ddeea5b0 | 2560 | { |
ddeea5b0 ID |
2561 | int err; |
2562 | int ret; | |
2563 | ||
2564 | /* | |
2565 | * If any of the steps fail just try to continue, that's the best we | |
2566 | * can do at this point. Return the first error code (which will also | |
2567 | * leave RPM permanently disabled). | |
2568 | */ | |
2569 | ret = vlv_force_gfx_clock(dev_priv, true); | |
2570 | ||
2d1fe073 | 2571 | if (!IS_CHERRYVIEW(dev_priv)) |
98711167 | 2572 | vlv_restore_gunit_s0ix_state(dev_priv); |
ddeea5b0 ID |
2573 | |
2574 | err = vlv_allow_gt_wake(dev_priv, true); | |
2575 | if (!ret) | |
2576 | ret = err; | |
2577 | ||
2578 | err = vlv_force_gfx_clock(dev_priv, false); | |
2579 | if (!ret) | |
2580 | ret = err; | |
2581 | ||
2582 | vlv_check_no_gt_access(dev_priv); | |
2583 | ||
7c108fd8 | 2584 | if (rpm_resume) |
46f16e63 | 2585 | intel_init_clock_gating(dev_priv); |
ddeea5b0 ID |
2586 | |
2587 | return ret; | |
2588 | } | |
2589 | ||
c49d13ee | 2590 | static int intel_runtime_suspend(struct device *kdev) |
8a187455 | 2591 | { |
c49d13ee | 2592 | struct pci_dev *pdev = to_pci_dev(kdev); |
8a187455 | 2593 | struct drm_device *dev = pci_get_drvdata(pdev); |
fac5e23e | 2594 | struct drm_i915_private *dev_priv = to_i915(dev); |
0ab9cfeb | 2595 | int ret; |
8a187455 | 2596 | |
fb6db0f5 | 2597 | if (WARN_ON_ONCE(!(dev_priv->gt_pm.rc6.enabled && HAS_RC6(dev_priv)))) |
c6df39b5 ID |
2598 | return -ENODEV; |
2599 | ||
6772ffe0 | 2600 | if (WARN_ON_ONCE(!HAS_RUNTIME_PM(dev_priv))) |
604effb7 ID |
2601 | return -ENODEV; |
2602 | ||
8a187455 PZ |
2603 | DRM_DEBUG_KMS("Suspending device\n"); |
2604 | ||
1f814dac ID |
2605 | disable_rpm_wakeref_asserts(dev_priv); |
2606 | ||
d6102977 ID |
2607 | /* |
2608 | * We are safe here against re-faults, since the fault handler takes | |
2609 | * an RPM reference. | |
2610 | */ | |
7c108fd8 | 2611 | i915_gem_runtime_suspend(dev_priv); |
d6102977 | 2612 | |
7cfca4af | 2613 | intel_uc_suspend(dev_priv); |
a1c41994 | 2614 | |
2eb5252e | 2615 | intel_runtime_pm_disable_interrupts(dev_priv); |
b5478bcd | 2616 | |
01c799c9 HG |
2617 | intel_uncore_suspend(dev_priv); |
2618 | ||
507e126e | 2619 | ret = 0; |
b9fd799e | 2620 | if (IS_GEN9_LP(dev_priv)) { |
507e126e ID |
2621 | bxt_display_core_uninit(dev_priv); |
2622 | bxt_enable_dc9(dev_priv); | |
2623 | } else if (IS_HASWELL(dev_priv) || IS_BROADWELL(dev_priv)) { | |
2624 | hsw_enable_pc8(dev_priv); | |
2625 | } else if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) { | |
2626 | ret = vlv_suspend_complete(dev_priv); | |
2627 | } | |
2628 | ||
0ab9cfeb ID |
2629 | if (ret) { |
2630 | DRM_ERROR("Runtime suspend failed, disabling it (%d)\n", ret); | |
01c799c9 HG |
2631 | intel_uncore_runtime_resume(dev_priv); |
2632 | ||
b963291c | 2633 | intel_runtime_pm_enable_interrupts(dev_priv); |
0ab9cfeb | 2634 | |
7cfca4af | 2635 | intel_uc_resume(dev_priv); |
1ed21cb4 SAK |
2636 | |
2637 | i915_gem_init_swizzling(dev_priv); | |
2638 | i915_gem_restore_fences(dev_priv); | |
2639 | ||
1f814dac ID |
2640 | enable_rpm_wakeref_asserts(dev_priv); |
2641 | ||
0ab9cfeb ID |
2642 | return ret; |
2643 | } | |
a8a8bd54 | 2644 | |
1f814dac | 2645 | enable_rpm_wakeref_asserts(dev_priv); |
ad1443f0 | 2646 | WARN_ON_ONCE(atomic_read(&dev_priv->runtime_pm.wakeref_count)); |
55ec45c2 | 2647 | |
bc3b9346 | 2648 | if (intel_uncore_arm_unclaimed_mmio_detection(dev_priv)) |
55ec45c2 MK |
2649 | DRM_ERROR("Unclaimed access detected prior to suspending\n"); |
2650 | ||
ad1443f0 | 2651 | dev_priv->runtime_pm.suspended = true; |
1fb2362b KCA |
2652 | |
2653 | /* | |
c8a0bd42 PZ |
2654 | * FIXME: We really should find a document that references the arguments |
2655 | * used below! | |
1fb2362b | 2656 | */ |
6f9f4b7a | 2657 | if (IS_BROADWELL(dev_priv)) { |
d37ae19a PZ |
2658 | /* |
2659 | * On Broadwell, if we use PCI_D1 the PCH DDI ports will stop | |
2660 | * being detected, and the call we do at intel_runtime_resume() | |
2661 | * won't be able to restore them. Since PCI_D3hot matches the | |
2662 | * actual specification and appears to be working, use it. | |
2663 | */ | |
6f9f4b7a | 2664 | intel_opregion_notify_adapter(dev_priv, PCI_D3hot); |
d37ae19a | 2665 | } else { |
c8a0bd42 PZ |
2666 | /* |
2667 | * current versions of firmware which depend on this opregion | |
2668 | * notification have repurposed the D1 definition to mean | |
2669 | * "runtime suspended" vs. what you would normally expect (D3) | |
2670 | * to distinguish it from notifications that might be sent via | |
2671 | * the suspend path. | |
2672 | */ | |
6f9f4b7a | 2673 | intel_opregion_notify_adapter(dev_priv, PCI_D1); |
c8a0bd42 | 2674 | } |
8a187455 | 2675 | |
59bad947 | 2676 | assert_forcewakes_inactive(dev_priv); |
dc9fb09c | 2677 | |
21d6e0bd | 2678 | if (!IS_VALLEYVIEW(dev_priv) && !IS_CHERRYVIEW(dev_priv)) |
19625e85 L |
2679 | intel_hpd_poll_init(dev_priv); |
2680 | ||
a8a8bd54 | 2681 | DRM_DEBUG_KMS("Device suspended\n"); |
8a187455 PZ |
2682 | return 0; |
2683 | } | |
2684 | ||
c49d13ee | 2685 | static int intel_runtime_resume(struct device *kdev) |
8a187455 | 2686 | { |
c49d13ee | 2687 | struct pci_dev *pdev = to_pci_dev(kdev); |
8a187455 | 2688 | struct drm_device *dev = pci_get_drvdata(pdev); |
fac5e23e | 2689 | struct drm_i915_private *dev_priv = to_i915(dev); |
1a5df187 | 2690 | int ret = 0; |
8a187455 | 2691 | |
6772ffe0 | 2692 | if (WARN_ON_ONCE(!HAS_RUNTIME_PM(dev_priv))) |
604effb7 | 2693 | return -ENODEV; |
8a187455 PZ |
2694 | |
2695 | DRM_DEBUG_KMS("Resuming device\n"); | |
2696 | ||
ad1443f0 | 2697 | WARN_ON_ONCE(atomic_read(&dev_priv->runtime_pm.wakeref_count)); |
1f814dac ID |
2698 | disable_rpm_wakeref_asserts(dev_priv); |
2699 | ||
6f9f4b7a | 2700 | intel_opregion_notify_adapter(dev_priv, PCI_D0); |
ad1443f0 | 2701 | dev_priv->runtime_pm.suspended = false; |
55ec45c2 MK |
2702 | if (intel_uncore_unclaimed_mmio(dev_priv)) |
2703 | DRM_DEBUG_DRIVER("Unclaimed access during suspend, bios?\n"); | |
8a187455 | 2704 | |
b9fd799e | 2705 | if (IS_GEN9_LP(dev_priv)) { |
507e126e ID |
2706 | bxt_disable_dc9(dev_priv); |
2707 | bxt_display_core_init(dev_priv, true); | |
f62c79b3 ID |
2708 | if (dev_priv->csr.dmc_payload && |
2709 | (dev_priv->csr.allowed_dc_mask & DC_STATE_EN_UPTO_DC5)) | |
2710 | gen9_enable_dc5(dev_priv); | |
507e126e | 2711 | } else if (IS_HASWELL(dev_priv) || IS_BROADWELL(dev_priv)) { |
1a5df187 | 2712 | hsw_disable_pc8(dev_priv); |
507e126e | 2713 | } else if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) { |
1a5df187 | 2714 | ret = vlv_resume_prepare(dev_priv, true); |
507e126e | 2715 | } |
1a5df187 | 2716 | |
bedf4d79 HG |
2717 | intel_uncore_runtime_resume(dev_priv); |
2718 | ||
1ed21cb4 SAK |
2719 | intel_runtime_pm_enable_interrupts(dev_priv); |
2720 | ||
7cfca4af | 2721 | intel_uc_resume(dev_priv); |
1ed21cb4 | 2722 | |
0ab9cfeb ID |
2723 | /* |
2724 | * No point of rolling back things in case of an error, as the best | |
2725 | * we can do is to hope that things will still work (and disable RPM). | |
2726 | */ | |
c6be607a | 2727 | i915_gem_init_swizzling(dev_priv); |
83bf6d55 | 2728 | i915_gem_restore_fences(dev_priv); |
92b806d3 | 2729 | |
08d8a232 VS |
2730 | /* |
2731 | * On VLV/CHV display interrupts are part of the display | |
2732 | * power well, so hpd is reinitialized from there. For | |
2733 | * everyone else do it here. | |
2734 | */ | |
666a4537 | 2735 | if (!IS_VALLEYVIEW(dev_priv) && !IS_CHERRYVIEW(dev_priv)) |
08d8a232 VS |
2736 | intel_hpd_init(dev_priv); |
2737 | ||
2503a0fe KM |
2738 | intel_enable_ipc(dev_priv); |
2739 | ||
1f814dac ID |
2740 | enable_rpm_wakeref_asserts(dev_priv); |
2741 | ||
0ab9cfeb ID |
2742 | if (ret) |
2743 | DRM_ERROR("Runtime resume failed, disabling it (%d)\n", ret); | |
2744 | else | |
2745 | DRM_DEBUG_KMS("Device resumed\n"); | |
2746 | ||
2747 | return ret; | |
8a187455 PZ |
2748 | } |
2749 | ||
42f5551d | 2750 | const struct dev_pm_ops i915_pm_ops = { |
5545dbbf ID |
2751 | /* |
2752 | * S0ix (via system suspend) and S3 event handlers [PMSG_SUSPEND, | |
2753 | * PMSG_RESUME] | |
2754 | */ | |
73b66f87 | 2755 | .prepare = i915_pm_prepare, |
0206e353 | 2756 | .suspend = i915_pm_suspend, |
76c4b250 ID |
2757 | .suspend_late = i915_pm_suspend_late, |
2758 | .resume_early = i915_pm_resume_early, | |
0206e353 | 2759 | .resume = i915_pm_resume, |
5545dbbf ID |
2760 | |
2761 | /* | |
2762 | * S4 event handlers | |
2763 | * @freeze, @freeze_late : called (1) before creating the | |
2764 | * hibernation image [PMSG_FREEZE] and | |
2765 | * (2) after rebooting, before restoring | |
2766 | * the image [PMSG_QUIESCE] | |
2767 | * @thaw, @thaw_early : called (1) after creating the hibernation | |
2768 | * image, before writing it [PMSG_THAW] | |
2769 | * and (2) after failing to create or | |
2770 | * restore the image [PMSG_RECOVER] | |
2771 | * @poweroff, @poweroff_late: called after writing the hibernation | |
2772 | * image, before rebooting [PMSG_HIBERNATE] | |
2773 | * @restore, @restore_early : called after rebooting and restoring the | |
2774 | * hibernation image [PMSG_RESTORE] | |
2775 | */ | |
1f19ac2a CW |
2776 | .freeze = i915_pm_freeze, |
2777 | .freeze_late = i915_pm_freeze_late, | |
2778 | .thaw_early = i915_pm_thaw_early, | |
2779 | .thaw = i915_pm_thaw, | |
36d61e67 | 2780 | .poweroff = i915_pm_suspend, |
ab3be73f | 2781 | .poweroff_late = i915_pm_poweroff_late, |
1f19ac2a CW |
2782 | .restore_early = i915_pm_restore_early, |
2783 | .restore = i915_pm_restore, | |
5545dbbf ID |
2784 | |
2785 | /* S0ix (via runtime suspend) event handlers */ | |
97bea207 PZ |
2786 | .runtime_suspend = intel_runtime_suspend, |
2787 | .runtime_resume = intel_runtime_resume, | |
cbda12d7 ZW |
2788 | }; |
2789 | ||
78b68556 | 2790 | static const struct vm_operations_struct i915_gem_vm_ops = { |
de151cf6 | 2791 | .fault = i915_gem_fault, |
ab00b3e5 JB |
2792 | .open = drm_gem_vm_open, |
2793 | .close = drm_gem_vm_close, | |
de151cf6 JB |
2794 | }; |
2795 | ||
e08e96de AV |
2796 | static const struct file_operations i915_driver_fops = { |
2797 | .owner = THIS_MODULE, | |
2798 | .open = drm_open, | |
2799 | .release = drm_release, | |
2800 | .unlocked_ioctl = drm_ioctl, | |
2801 | .mmap = drm_gem_mmap, | |
2802 | .poll = drm_poll, | |
e08e96de | 2803 | .read = drm_read, |
e08e96de | 2804 | .compat_ioctl = i915_compat_ioctl, |
e08e96de AV |
2805 | .llseek = noop_llseek, |
2806 | }; | |
2807 | ||
0673ad47 CW |
2808 | static int |
2809 | i915_gem_reject_pin_ioctl(struct drm_device *dev, void *data, | |
2810 | struct drm_file *file) | |
2811 | { | |
2812 | return -ENODEV; | |
2813 | } | |
2814 | ||
2815 | static const struct drm_ioctl_desc i915_ioctls[] = { | |
2816 | DRM_IOCTL_DEF_DRV(I915_INIT, drm_noop, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY), | |
2817 | DRM_IOCTL_DEF_DRV(I915_FLUSH, drm_noop, DRM_AUTH), | |
2818 | DRM_IOCTL_DEF_DRV(I915_FLIP, drm_noop, DRM_AUTH), | |
2819 | DRM_IOCTL_DEF_DRV(I915_BATCHBUFFER, drm_noop, DRM_AUTH), | |
2820 | DRM_IOCTL_DEF_DRV(I915_IRQ_EMIT, drm_noop, DRM_AUTH), | |
2821 | DRM_IOCTL_DEF_DRV(I915_IRQ_WAIT, drm_noop, DRM_AUTH), | |
6a20fe7b | 2822 | DRM_IOCTL_DEF_DRV(I915_GETPARAM, i915_getparam_ioctl, DRM_AUTH|DRM_RENDER_ALLOW), |
0673ad47 CW |
2823 | DRM_IOCTL_DEF_DRV(I915_SETPARAM, drm_noop, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY), |
2824 | DRM_IOCTL_DEF_DRV(I915_ALLOC, drm_noop, DRM_AUTH), | |
2825 | DRM_IOCTL_DEF_DRV(I915_FREE, drm_noop, DRM_AUTH), | |
2826 | DRM_IOCTL_DEF_DRV(I915_INIT_HEAP, drm_noop, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY), | |
2827 | DRM_IOCTL_DEF_DRV(I915_CMDBUFFER, drm_noop, DRM_AUTH), | |
2828 | DRM_IOCTL_DEF_DRV(I915_DESTROY_HEAP, drm_noop, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY), | |
2829 | DRM_IOCTL_DEF_DRV(I915_SET_VBLANK_PIPE, drm_noop, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY), | |
2830 | DRM_IOCTL_DEF_DRV(I915_GET_VBLANK_PIPE, drm_noop, DRM_AUTH), | |
2831 | DRM_IOCTL_DEF_DRV(I915_VBLANK_SWAP, drm_noop, DRM_AUTH), | |
2832 | DRM_IOCTL_DEF_DRV(I915_HWS_ADDR, drm_noop, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY), | |
2833 | DRM_IOCTL_DEF_DRV(I915_GEM_INIT, drm_noop, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY), | |
6a20fe7b VS |
2834 | DRM_IOCTL_DEF_DRV(I915_GEM_EXECBUFFER, i915_gem_execbuffer_ioctl, DRM_AUTH), |
2835 | DRM_IOCTL_DEF_DRV(I915_GEM_EXECBUFFER2_WR, i915_gem_execbuffer2_ioctl, DRM_AUTH|DRM_RENDER_ALLOW), | |
0673ad47 CW |
2836 | DRM_IOCTL_DEF_DRV(I915_GEM_PIN, i915_gem_reject_pin_ioctl, DRM_AUTH|DRM_ROOT_ONLY), |
2837 | DRM_IOCTL_DEF_DRV(I915_GEM_UNPIN, i915_gem_reject_pin_ioctl, DRM_AUTH|DRM_ROOT_ONLY), | |
2838 | DRM_IOCTL_DEF_DRV(I915_GEM_BUSY, i915_gem_busy_ioctl, DRM_AUTH|DRM_RENDER_ALLOW), | |
2839 | DRM_IOCTL_DEF_DRV(I915_GEM_SET_CACHING, i915_gem_set_caching_ioctl, DRM_RENDER_ALLOW), | |
2840 | DRM_IOCTL_DEF_DRV(I915_GEM_GET_CACHING, i915_gem_get_caching_ioctl, DRM_RENDER_ALLOW), | |
2841 | DRM_IOCTL_DEF_DRV(I915_GEM_THROTTLE, i915_gem_throttle_ioctl, DRM_AUTH|DRM_RENDER_ALLOW), | |
2842 | DRM_IOCTL_DEF_DRV(I915_GEM_ENTERVT, drm_noop, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY), | |
2843 | DRM_IOCTL_DEF_DRV(I915_GEM_LEAVEVT, drm_noop, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY), | |
2844 | DRM_IOCTL_DEF_DRV(I915_GEM_CREATE, i915_gem_create_ioctl, DRM_RENDER_ALLOW), | |
2845 | DRM_IOCTL_DEF_DRV(I915_GEM_PREAD, i915_gem_pread_ioctl, DRM_RENDER_ALLOW), | |
2846 | DRM_IOCTL_DEF_DRV(I915_GEM_PWRITE, i915_gem_pwrite_ioctl, DRM_RENDER_ALLOW), | |
2847 | DRM_IOCTL_DEF_DRV(I915_GEM_MMAP, i915_gem_mmap_ioctl, DRM_RENDER_ALLOW), | |
2848 | DRM_IOCTL_DEF_DRV(I915_GEM_MMAP_GTT, i915_gem_mmap_gtt_ioctl, DRM_RENDER_ALLOW), | |
2849 | DRM_IOCTL_DEF_DRV(I915_GEM_SET_DOMAIN, i915_gem_set_domain_ioctl, DRM_RENDER_ALLOW), | |
2850 | DRM_IOCTL_DEF_DRV(I915_GEM_SW_FINISH, i915_gem_sw_finish_ioctl, DRM_RENDER_ALLOW), | |
111dbcab CW |
2851 | DRM_IOCTL_DEF_DRV(I915_GEM_SET_TILING, i915_gem_set_tiling_ioctl, DRM_RENDER_ALLOW), |
2852 | DRM_IOCTL_DEF_DRV(I915_GEM_GET_TILING, i915_gem_get_tiling_ioctl, DRM_RENDER_ALLOW), | |
0673ad47 | 2853 | DRM_IOCTL_DEF_DRV(I915_GEM_GET_APERTURE, i915_gem_get_aperture_ioctl, DRM_RENDER_ALLOW), |
6a20fe7b | 2854 | DRM_IOCTL_DEF_DRV(I915_GET_PIPE_FROM_CRTC_ID, intel_get_pipe_from_crtc_id_ioctl, 0), |
0673ad47 CW |
2855 | DRM_IOCTL_DEF_DRV(I915_GEM_MADVISE, i915_gem_madvise_ioctl, DRM_RENDER_ALLOW), |
2856 | DRM_IOCTL_DEF_DRV(I915_OVERLAY_PUT_IMAGE, intel_overlay_put_image_ioctl, DRM_MASTER|DRM_CONTROL_ALLOW), | |
2857 | DRM_IOCTL_DEF_DRV(I915_OVERLAY_ATTRS, intel_overlay_attrs_ioctl, DRM_MASTER|DRM_CONTROL_ALLOW), | |
6a20fe7b | 2858 | DRM_IOCTL_DEF_DRV(I915_SET_SPRITE_COLORKEY, intel_sprite_set_colorkey_ioctl, DRM_MASTER|DRM_CONTROL_ALLOW), |
0673ad47 CW |
2859 | DRM_IOCTL_DEF_DRV(I915_GET_SPRITE_COLORKEY, drm_noop, DRM_MASTER|DRM_CONTROL_ALLOW), |
2860 | DRM_IOCTL_DEF_DRV(I915_GEM_WAIT, i915_gem_wait_ioctl, DRM_AUTH|DRM_RENDER_ALLOW), | |
2861 | DRM_IOCTL_DEF_DRV(I915_GEM_CONTEXT_CREATE, i915_gem_context_create_ioctl, DRM_RENDER_ALLOW), | |
2862 | DRM_IOCTL_DEF_DRV(I915_GEM_CONTEXT_DESTROY, i915_gem_context_destroy_ioctl, DRM_RENDER_ALLOW), | |
2863 | DRM_IOCTL_DEF_DRV(I915_REG_READ, i915_reg_read_ioctl, DRM_RENDER_ALLOW), | |
2864 | DRM_IOCTL_DEF_DRV(I915_GET_RESET_STATS, i915_gem_context_reset_stats_ioctl, DRM_RENDER_ALLOW), | |
2865 | DRM_IOCTL_DEF_DRV(I915_GEM_USERPTR, i915_gem_userptr_ioctl, DRM_RENDER_ALLOW), | |
2866 | DRM_IOCTL_DEF_DRV(I915_GEM_CONTEXT_GETPARAM, i915_gem_context_getparam_ioctl, DRM_RENDER_ALLOW), | |
2867 | DRM_IOCTL_DEF_DRV(I915_GEM_CONTEXT_SETPARAM, i915_gem_context_setparam_ioctl, DRM_RENDER_ALLOW), | |
eec688e1 | 2868 | DRM_IOCTL_DEF_DRV(I915_PERF_OPEN, i915_perf_open_ioctl, DRM_RENDER_ALLOW), |
f89823c2 LL |
2869 | DRM_IOCTL_DEF_DRV(I915_PERF_ADD_CONFIG, i915_perf_add_config_ioctl, DRM_UNLOCKED|DRM_RENDER_ALLOW), |
2870 | DRM_IOCTL_DEF_DRV(I915_PERF_REMOVE_CONFIG, i915_perf_remove_config_ioctl, DRM_UNLOCKED|DRM_RENDER_ALLOW), | |
a446ae2c | 2871 | DRM_IOCTL_DEF_DRV(I915_QUERY, i915_query_ioctl, DRM_UNLOCKED|DRM_RENDER_ALLOW), |
0673ad47 CW |
2872 | }; |
2873 | ||
1da177e4 | 2874 | static struct drm_driver driver = { |
0c54781b MW |
2875 | /* Don't use MTRRs here; the Xserver or userspace app should |
2876 | * deal with them for Intel hardware. | |
792d2b9a | 2877 | */ |
673a394b | 2878 | .driver_features = |
10ba5012 | 2879 | DRIVER_HAVE_IRQ | DRIVER_IRQ_SHARED | DRIVER_GEM | DRIVER_PRIME | |
cf6e7bac | 2880 | DRIVER_RENDER | DRIVER_MODESET | DRIVER_ATOMIC | DRIVER_SYNCOBJ, |
cad3688f | 2881 | .release = i915_driver_release, |
673a394b | 2882 | .open = i915_driver_open, |
22eae947 | 2883 | .lastclose = i915_driver_lastclose, |
673a394b | 2884 | .postclose = i915_driver_postclose, |
d8e29209 | 2885 | |
b1f788c6 | 2886 | .gem_close_object = i915_gem_close_object, |
f0cd5182 | 2887 | .gem_free_object_unlocked = i915_gem_free_object, |
de151cf6 | 2888 | .gem_vm_ops = &i915_gem_vm_ops, |
1286ff73 DV |
2889 | |
2890 | .prime_handle_to_fd = drm_gem_prime_handle_to_fd, | |
2891 | .prime_fd_to_handle = drm_gem_prime_fd_to_handle, | |
2892 | .gem_prime_export = i915_gem_prime_export, | |
2893 | .gem_prime_import = i915_gem_prime_import, | |
2894 | ||
ff72145b | 2895 | .dumb_create = i915_gem_dumb_create, |
da6b51d0 | 2896 | .dumb_map_offset = i915_gem_mmap_gtt, |
1da177e4 | 2897 | .ioctls = i915_ioctls, |
0673ad47 | 2898 | .num_ioctls = ARRAY_SIZE(i915_ioctls), |
e08e96de | 2899 | .fops = &i915_driver_fops, |
22eae947 DA |
2900 | .name = DRIVER_NAME, |
2901 | .desc = DRIVER_DESC, | |
2902 | .date = DRIVER_DATE, | |
2903 | .major = DRIVER_MAJOR, | |
2904 | .minor = DRIVER_MINOR, | |
2905 | .patchlevel = DRIVER_PATCHLEVEL, | |
1da177e4 | 2906 | }; |
66d9cb5d CW |
2907 | |
2908 | #if IS_ENABLED(CONFIG_DRM_I915_SELFTEST) | |
2909 | #include "selftests/mock_drm.c" | |
2910 | #endif |