]>
Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* i915_drv.c -- i830,i845,i855,i865,i915 driver -*- linux-c -*- |
2 | */ | |
0d6aa60b | 3 | /* |
bc54fd1a | 4 | * |
1da177e4 LT |
5 | * Copyright 2003 Tungsten Graphics, Inc., Cedar Park, Texas. |
6 | * All Rights Reserved. | |
bc54fd1a DA |
7 | * |
8 | * Permission is hereby granted, free of charge, to any person obtaining a | |
9 | * copy of this software and associated documentation files (the | |
10 | * "Software"), to deal in the Software without restriction, including | |
11 | * without limitation the rights to use, copy, modify, merge, publish, | |
12 | * distribute, sub license, and/or sell copies of the Software, and to | |
13 | * permit persons to whom the Software is furnished to do so, subject to | |
14 | * the following conditions: | |
15 | * | |
16 | * The above copyright notice and this permission notice (including the | |
17 | * next paragraph) shall be included in all copies or substantial portions | |
18 | * of the Software. | |
19 | * | |
20 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS | |
21 | * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF | |
22 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. | |
23 | * IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR | |
24 | * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, | |
25 | * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE | |
26 | * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE. | |
27 | * | |
0d6aa60b | 28 | */ |
1da177e4 | 29 | |
e5747e3a | 30 | #include <linux/acpi.h> |
0673ad47 CW |
31 | #include <linux/device.h> |
32 | #include <linux/oom.h> | |
e0cd3608 | 33 | #include <linux/module.h> |
0673ad47 CW |
34 | #include <linux/pci.h> |
35 | #include <linux/pm.h> | |
d6102977 | 36 | #include <linux/pm_runtime.h> |
0673ad47 CW |
37 | #include <linux/pnp.h> |
38 | #include <linux/slab.h> | |
39 | #include <linux/vgaarb.h> | |
704ab614 | 40 | #include <linux/vga_switcheroo.h> |
0673ad47 CW |
41 | #include <linux/vt.h> |
42 | #include <acpi/video.h> | |
43 | ||
44 | #include <drm/drmP.h> | |
760285e7 | 45 | #include <drm/drm_crtc_helper.h> |
0673ad47 CW |
46 | #include <drm/i915_drm.h> |
47 | ||
48 | #include "i915_drv.h" | |
49 | #include "i915_trace.h" | |
50 | #include "i915_vgpu.h" | |
51 | #include "intel_drv.h" | |
79e53945 | 52 | |
112b715e KH |
53 | static struct drm_driver driver; |
54 | ||
0673ad47 CW |
55 | static unsigned int i915_load_fail_count; |
56 | ||
57 | bool __i915_inject_load_failure(const char *func, int line) | |
58 | { | |
59 | if (i915_load_fail_count >= i915.inject_load_failure) | |
60 | return false; | |
61 | ||
62 | if (++i915_load_fail_count == i915.inject_load_failure) { | |
63 | DRM_INFO("Injecting failure at checkpoint %u [%s:%d]\n", | |
64 | i915.inject_load_failure, func, line); | |
65 | return true; | |
66 | } | |
67 | ||
68 | return false; | |
69 | } | |
70 | ||
71 | #define FDO_BUG_URL "https://bugs.freedesktop.org/enter_bug.cgi?product=DRI" | |
72 | #define FDO_BUG_MSG "Please file a bug at " FDO_BUG_URL " against DRM/Intel " \ | |
73 | "providing the dmesg log by booting with drm.debug=0xf" | |
74 | ||
75 | void | |
76 | __i915_printk(struct drm_i915_private *dev_priv, const char *level, | |
77 | const char *fmt, ...) | |
78 | { | |
79 | static bool shown_bug_once; | |
c49d13ee | 80 | struct device *kdev = dev_priv->drm.dev; |
0673ad47 CW |
81 | bool is_error = level[1] <= KERN_ERR[1]; |
82 | bool is_debug = level[1] == KERN_DEBUG[1]; | |
83 | struct va_format vaf; | |
84 | va_list args; | |
85 | ||
86 | if (is_debug && !(drm_debug & DRM_UT_DRIVER)) | |
87 | return; | |
88 | ||
89 | va_start(args, fmt); | |
90 | ||
91 | vaf.fmt = fmt; | |
92 | vaf.va = &args; | |
93 | ||
c49d13ee | 94 | dev_printk(level, kdev, "[" DRM_NAME ":%ps] %pV", |
0673ad47 CW |
95 | __builtin_return_address(0), &vaf); |
96 | ||
97 | if (is_error && !shown_bug_once) { | |
c49d13ee | 98 | dev_notice(kdev, "%s", FDO_BUG_MSG); |
0673ad47 CW |
99 | shown_bug_once = true; |
100 | } | |
101 | ||
102 | va_end(args); | |
103 | } | |
104 | ||
105 | static bool i915_error_injected(struct drm_i915_private *dev_priv) | |
106 | { | |
107 | return i915.inject_load_failure && | |
108 | i915_load_fail_count == i915.inject_load_failure; | |
109 | } | |
110 | ||
111 | #define i915_load_error(dev_priv, fmt, ...) \ | |
112 | __i915_printk(dev_priv, \ | |
113 | i915_error_injected(dev_priv) ? KERN_DEBUG : KERN_ERR, \ | |
114 | fmt, ##__VA_ARGS__) | |
115 | ||
116 | ||
fd6b8f43 | 117 | static enum intel_pch intel_virt_detect_pch(struct drm_i915_private *dev_priv) |
0673ad47 CW |
118 | { |
119 | enum intel_pch ret = PCH_NOP; | |
120 | ||
121 | /* | |
122 | * In a virtualized passthrough environment we can be in a | |
123 | * setup where the ISA bridge is not able to be passed through. | |
124 | * In this case, a south bridge can be emulated and we have to | |
125 | * make an educated guess as to which PCH is really there. | |
126 | */ | |
127 | ||
fd6b8f43 | 128 | if (IS_GEN5(dev_priv)) { |
0673ad47 CW |
129 | ret = PCH_IBX; |
130 | DRM_DEBUG_KMS("Assuming Ibex Peak PCH\n"); | |
fd6b8f43 | 131 | } else if (IS_GEN6(dev_priv) || IS_IVYBRIDGE(dev_priv)) { |
0673ad47 CW |
132 | ret = PCH_CPT; |
133 | DRM_DEBUG_KMS("Assuming CouarPoint PCH\n"); | |
fd6b8f43 | 134 | } else if (IS_HASWELL(dev_priv) || IS_BROADWELL(dev_priv)) { |
0673ad47 CW |
135 | ret = PCH_LPT; |
136 | DRM_DEBUG_KMS("Assuming LynxPoint PCH\n"); | |
fd6b8f43 | 137 | } else if (IS_SKYLAKE(dev_priv) || IS_KABYLAKE(dev_priv)) { |
0673ad47 CW |
138 | ret = PCH_SPT; |
139 | DRM_DEBUG_KMS("Assuming SunrisePoint PCH\n"); | |
140 | } | |
141 | ||
142 | return ret; | |
143 | } | |
144 | ||
da5f53bf | 145 | static void intel_detect_pch(struct drm_i915_private *dev_priv) |
0673ad47 | 146 | { |
0673ad47 CW |
147 | struct pci_dev *pch = NULL; |
148 | ||
149 | /* In all current cases, num_pipes is equivalent to the PCH_NOP setting | |
150 | * (which really amounts to a PCH but no South Display). | |
151 | */ | |
b7f05d4a | 152 | if (INTEL_INFO(dev_priv)->num_pipes == 0) { |
0673ad47 CW |
153 | dev_priv->pch_type = PCH_NOP; |
154 | return; | |
155 | } | |
156 | ||
157 | /* | |
158 | * The reason to probe ISA bridge instead of Dev31:Fun0 is to | |
159 | * make graphics device passthrough work easy for VMM, that only | |
160 | * need to expose ISA bridge to let driver know the real hardware | |
161 | * underneath. This is a requirement from virtualization team. | |
162 | * | |
163 | * In some virtualized environments (e.g. XEN), there is irrelevant | |
164 | * ISA bridge in the system. To work reliably, we should scan trhough | |
165 | * all the ISA bridge devices and check for the first match, instead | |
166 | * of only checking the first one. | |
167 | */ | |
168 | while ((pch = pci_get_class(PCI_CLASS_BRIDGE_ISA << 8, pch))) { | |
169 | if (pch->vendor == PCI_VENDOR_ID_INTEL) { | |
170 | unsigned short id = pch->device & INTEL_PCH_DEVICE_ID_MASK; | |
171 | dev_priv->pch_id = id; | |
172 | ||
173 | if (id == INTEL_PCH_IBX_DEVICE_ID_TYPE) { | |
174 | dev_priv->pch_type = PCH_IBX; | |
175 | DRM_DEBUG_KMS("Found Ibex Peak PCH\n"); | |
5db94019 | 176 | WARN_ON(!IS_GEN5(dev_priv)); |
0673ad47 CW |
177 | } else if (id == INTEL_PCH_CPT_DEVICE_ID_TYPE) { |
178 | dev_priv->pch_type = PCH_CPT; | |
179 | DRM_DEBUG_KMS("Found CougarPoint PCH\n"); | |
fd6b8f43 TU |
180 | WARN_ON(!(IS_GEN6(dev_priv) || |
181 | IS_IVYBRIDGE(dev_priv))); | |
0673ad47 CW |
182 | } else if (id == INTEL_PCH_PPT_DEVICE_ID_TYPE) { |
183 | /* PantherPoint is CPT compatible */ | |
184 | dev_priv->pch_type = PCH_CPT; | |
185 | DRM_DEBUG_KMS("Found PantherPoint PCH\n"); | |
fd6b8f43 TU |
186 | WARN_ON(!(IS_GEN6(dev_priv) || |
187 | IS_IVYBRIDGE(dev_priv))); | |
0673ad47 CW |
188 | } else if (id == INTEL_PCH_LPT_DEVICE_ID_TYPE) { |
189 | dev_priv->pch_type = PCH_LPT; | |
190 | DRM_DEBUG_KMS("Found LynxPoint PCH\n"); | |
8652744b TU |
191 | WARN_ON(!IS_HASWELL(dev_priv) && |
192 | !IS_BROADWELL(dev_priv)); | |
50a0bc90 TU |
193 | WARN_ON(IS_HSW_ULT(dev_priv) || |
194 | IS_BDW_ULT(dev_priv)); | |
0673ad47 CW |
195 | } else if (id == INTEL_PCH_LPT_LP_DEVICE_ID_TYPE) { |
196 | dev_priv->pch_type = PCH_LPT; | |
197 | DRM_DEBUG_KMS("Found LynxPoint LP PCH\n"); | |
8652744b TU |
198 | WARN_ON(!IS_HASWELL(dev_priv) && |
199 | !IS_BROADWELL(dev_priv)); | |
50a0bc90 TU |
200 | WARN_ON(!IS_HSW_ULT(dev_priv) && |
201 | !IS_BDW_ULT(dev_priv)); | |
0673ad47 CW |
202 | } else if (id == INTEL_PCH_SPT_DEVICE_ID_TYPE) { |
203 | dev_priv->pch_type = PCH_SPT; | |
204 | DRM_DEBUG_KMS("Found SunrisePoint PCH\n"); | |
0853723b TU |
205 | WARN_ON(!IS_SKYLAKE(dev_priv) && |
206 | !IS_KABYLAKE(dev_priv)); | |
0673ad47 CW |
207 | } else if (id == INTEL_PCH_SPT_LP_DEVICE_ID_TYPE) { |
208 | dev_priv->pch_type = PCH_SPT; | |
209 | DRM_DEBUG_KMS("Found SunrisePoint LP PCH\n"); | |
0853723b TU |
210 | WARN_ON(!IS_SKYLAKE(dev_priv) && |
211 | !IS_KABYLAKE(dev_priv)); | |
22dea0be RV |
212 | } else if (id == INTEL_PCH_KBP_DEVICE_ID_TYPE) { |
213 | dev_priv->pch_type = PCH_KBP; | |
214 | DRM_DEBUG_KMS("Found KabyPoint PCH\n"); | |
0853723b | 215 | WARN_ON(!IS_KABYLAKE(dev_priv)); |
0673ad47 CW |
216 | } else if ((id == INTEL_PCH_P2X_DEVICE_ID_TYPE) || |
217 | (id == INTEL_PCH_P3X_DEVICE_ID_TYPE) || | |
218 | ((id == INTEL_PCH_QEMU_DEVICE_ID_TYPE) && | |
219 | pch->subsystem_vendor == | |
220 | PCI_SUBVENDOR_ID_REDHAT_QUMRANET && | |
221 | pch->subsystem_device == | |
222 | PCI_SUBDEVICE_ID_QEMU)) { | |
fd6b8f43 TU |
223 | dev_priv->pch_type = |
224 | intel_virt_detect_pch(dev_priv); | |
0673ad47 CW |
225 | } else |
226 | continue; | |
227 | ||
228 | break; | |
229 | } | |
230 | } | |
231 | if (!pch) | |
232 | DRM_DEBUG_KMS("No PCH found.\n"); | |
233 | ||
234 | pci_dev_put(pch); | |
235 | } | |
236 | ||
0673ad47 CW |
237 | static int i915_getparam(struct drm_device *dev, void *data, |
238 | struct drm_file *file_priv) | |
239 | { | |
fac5e23e | 240 | struct drm_i915_private *dev_priv = to_i915(dev); |
52a05c30 | 241 | struct pci_dev *pdev = dev_priv->drm.pdev; |
0673ad47 CW |
242 | drm_i915_getparam_t *param = data; |
243 | int value; | |
244 | ||
245 | switch (param->param) { | |
246 | case I915_PARAM_IRQ_ACTIVE: | |
247 | case I915_PARAM_ALLOW_BATCHBUFFER: | |
248 | case I915_PARAM_LAST_DISPATCH: | |
249 | /* Reject all old ums/dri params. */ | |
250 | return -ENODEV; | |
251 | case I915_PARAM_CHIPSET_ID: | |
52a05c30 | 252 | value = pdev->device; |
0673ad47 CW |
253 | break; |
254 | case I915_PARAM_REVISION: | |
52a05c30 | 255 | value = pdev->revision; |
0673ad47 | 256 | break; |
0673ad47 CW |
257 | case I915_PARAM_NUM_FENCES_AVAIL: |
258 | value = dev_priv->num_fence_regs; | |
259 | break; | |
260 | case I915_PARAM_HAS_OVERLAY: | |
261 | value = dev_priv->overlay ? 1 : 0; | |
262 | break; | |
0673ad47 | 263 | case I915_PARAM_HAS_BSD: |
3b3f1650 | 264 | value = !!dev_priv->engine[VCS]; |
0673ad47 CW |
265 | break; |
266 | case I915_PARAM_HAS_BLT: | |
3b3f1650 | 267 | value = !!dev_priv->engine[BCS]; |
0673ad47 CW |
268 | break; |
269 | case I915_PARAM_HAS_VEBOX: | |
3b3f1650 | 270 | value = !!dev_priv->engine[VECS]; |
0673ad47 CW |
271 | break; |
272 | case I915_PARAM_HAS_BSD2: | |
3b3f1650 | 273 | value = !!dev_priv->engine[VCS2]; |
0673ad47 | 274 | break; |
0673ad47 | 275 | case I915_PARAM_HAS_EXEC_CONSTANTS: |
16162470 | 276 | value = INTEL_GEN(dev_priv) >= 4; |
0673ad47 CW |
277 | break; |
278 | case I915_PARAM_HAS_LLC: | |
16162470 | 279 | value = HAS_LLC(dev_priv); |
0673ad47 CW |
280 | break; |
281 | case I915_PARAM_HAS_WT: | |
16162470 | 282 | value = HAS_WT(dev_priv); |
0673ad47 CW |
283 | break; |
284 | case I915_PARAM_HAS_ALIASING_PPGTT: | |
16162470 | 285 | value = USES_PPGTT(dev_priv); |
0673ad47 CW |
286 | break; |
287 | case I915_PARAM_HAS_SEMAPHORES: | |
39df9190 | 288 | value = i915.semaphores; |
0673ad47 | 289 | break; |
0673ad47 CW |
290 | case I915_PARAM_HAS_SECURE_BATCHES: |
291 | value = capable(CAP_SYS_ADMIN); | |
292 | break; | |
0673ad47 CW |
293 | case I915_PARAM_CMD_PARSER_VERSION: |
294 | value = i915_cmd_parser_get_version(dev_priv); | |
295 | break; | |
0673ad47 | 296 | case I915_PARAM_SUBSLICE_TOTAL: |
57ec171e | 297 | value = sseu_subslice_total(&INTEL_INFO(dev_priv)->sseu); |
0673ad47 CW |
298 | if (!value) |
299 | return -ENODEV; | |
300 | break; | |
301 | case I915_PARAM_EU_TOTAL: | |
43b67998 | 302 | value = INTEL_INFO(dev_priv)->sseu.eu_total; |
0673ad47 CW |
303 | if (!value) |
304 | return -ENODEV; | |
305 | break; | |
306 | case I915_PARAM_HAS_GPU_RESET: | |
307 | value = i915.enable_hangcheck && intel_has_gpu_reset(dev_priv); | |
308 | break; | |
309 | case I915_PARAM_HAS_RESOURCE_STREAMER: | |
16162470 | 310 | value = HAS_RESOURCE_STREAMER(dev_priv); |
0673ad47 | 311 | break; |
37f501af | 312 | case I915_PARAM_HAS_POOLED_EU: |
16162470 | 313 | value = HAS_POOLED_EU(dev_priv); |
37f501af | 314 | break; |
315 | case I915_PARAM_MIN_EU_IN_POOL: | |
43b67998 | 316 | value = INTEL_INFO(dev_priv)->sseu.min_eu_in_pool; |
37f501af | 317 | break; |
4cc69075 CW |
318 | case I915_PARAM_MMAP_GTT_VERSION: |
319 | /* Though we've started our numbering from 1, and so class all | |
320 | * earlier versions as 0, in effect their value is undefined as | |
321 | * the ioctl will report EINVAL for the unknown param! | |
322 | */ | |
323 | value = i915_gem_mmap_gtt_version(); | |
324 | break; | |
0de9136d CW |
325 | case I915_PARAM_HAS_SCHEDULER: |
326 | value = dev_priv->engine[RCS] && | |
327 | dev_priv->engine[RCS]->schedule; | |
328 | break; | |
16162470 DW |
329 | case I915_PARAM_MMAP_VERSION: |
330 | /* Remember to bump this if the version changes! */ | |
331 | case I915_PARAM_HAS_GEM: | |
332 | case I915_PARAM_HAS_PAGEFLIPPING: | |
333 | case I915_PARAM_HAS_EXECBUF2: /* depends on GEM */ | |
334 | case I915_PARAM_HAS_RELAXED_FENCING: | |
335 | case I915_PARAM_HAS_COHERENT_RINGS: | |
336 | case I915_PARAM_HAS_RELAXED_DELTA: | |
337 | case I915_PARAM_HAS_GEN7_SOL_RESET: | |
338 | case I915_PARAM_HAS_WAIT_TIMEOUT: | |
339 | case I915_PARAM_HAS_PRIME_VMAP_FLUSH: | |
340 | case I915_PARAM_HAS_PINNED_BATCHES: | |
341 | case I915_PARAM_HAS_EXEC_NO_RELOC: | |
342 | case I915_PARAM_HAS_EXEC_HANDLE_LUT: | |
343 | case I915_PARAM_HAS_COHERENT_PHYS_GTT: | |
344 | case I915_PARAM_HAS_EXEC_SOFTPIN: | |
345 | /* For the time being all of these are always true; | |
346 | * if some supported hardware does not have one of these | |
347 | * features this value needs to be provided from | |
348 | * INTEL_INFO(), a feature macro, or similar. | |
349 | */ | |
350 | value = 1; | |
351 | break; | |
0673ad47 CW |
352 | default: |
353 | DRM_DEBUG("Unknown parameter %d\n", param->param); | |
354 | return -EINVAL; | |
355 | } | |
356 | ||
dda33009 | 357 | if (put_user(value, param->value)) |
0673ad47 | 358 | return -EFAULT; |
0673ad47 CW |
359 | |
360 | return 0; | |
361 | } | |
362 | ||
da5f53bf | 363 | static int i915_get_bridge_dev(struct drm_i915_private *dev_priv) |
0673ad47 | 364 | { |
0673ad47 CW |
365 | dev_priv->bridge_dev = pci_get_bus_and_slot(0, PCI_DEVFN(0, 0)); |
366 | if (!dev_priv->bridge_dev) { | |
367 | DRM_ERROR("bridge device not found\n"); | |
368 | return -1; | |
369 | } | |
370 | return 0; | |
371 | } | |
372 | ||
373 | /* Allocate space for the MCH regs if needed, return nonzero on error */ | |
374 | static int | |
da5f53bf | 375 | intel_alloc_mchbar_resource(struct drm_i915_private *dev_priv) |
0673ad47 | 376 | { |
514e1d64 | 377 | int reg = INTEL_GEN(dev_priv) >= 4 ? MCHBAR_I965 : MCHBAR_I915; |
0673ad47 CW |
378 | u32 temp_lo, temp_hi = 0; |
379 | u64 mchbar_addr; | |
380 | int ret; | |
381 | ||
514e1d64 | 382 | if (INTEL_GEN(dev_priv) >= 4) |
0673ad47 CW |
383 | pci_read_config_dword(dev_priv->bridge_dev, reg + 4, &temp_hi); |
384 | pci_read_config_dword(dev_priv->bridge_dev, reg, &temp_lo); | |
385 | mchbar_addr = ((u64)temp_hi << 32) | temp_lo; | |
386 | ||
387 | /* If ACPI doesn't have it, assume we need to allocate it ourselves */ | |
388 | #ifdef CONFIG_PNP | |
389 | if (mchbar_addr && | |
390 | pnp_range_reserved(mchbar_addr, mchbar_addr + MCHBAR_SIZE)) | |
391 | return 0; | |
392 | #endif | |
393 | ||
394 | /* Get some space for it */ | |
395 | dev_priv->mch_res.name = "i915 MCHBAR"; | |
396 | dev_priv->mch_res.flags = IORESOURCE_MEM; | |
397 | ret = pci_bus_alloc_resource(dev_priv->bridge_dev->bus, | |
398 | &dev_priv->mch_res, | |
399 | MCHBAR_SIZE, MCHBAR_SIZE, | |
400 | PCIBIOS_MIN_MEM, | |
401 | 0, pcibios_align_resource, | |
402 | dev_priv->bridge_dev); | |
403 | if (ret) { | |
404 | DRM_DEBUG_DRIVER("failed bus alloc: %d\n", ret); | |
405 | dev_priv->mch_res.start = 0; | |
406 | return ret; | |
407 | } | |
408 | ||
514e1d64 | 409 | if (INTEL_GEN(dev_priv) >= 4) |
0673ad47 CW |
410 | pci_write_config_dword(dev_priv->bridge_dev, reg + 4, |
411 | upper_32_bits(dev_priv->mch_res.start)); | |
412 | ||
413 | pci_write_config_dword(dev_priv->bridge_dev, reg, | |
414 | lower_32_bits(dev_priv->mch_res.start)); | |
415 | return 0; | |
416 | } | |
417 | ||
418 | /* Setup MCHBAR if possible, return true if we should disable it again */ | |
419 | static void | |
da5f53bf | 420 | intel_setup_mchbar(struct drm_i915_private *dev_priv) |
0673ad47 | 421 | { |
514e1d64 | 422 | int mchbar_reg = INTEL_GEN(dev_priv) >= 4 ? MCHBAR_I965 : MCHBAR_I915; |
0673ad47 CW |
423 | u32 temp; |
424 | bool enabled; | |
425 | ||
920a14b2 | 426 | if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) |
0673ad47 CW |
427 | return; |
428 | ||
429 | dev_priv->mchbar_need_disable = false; | |
430 | ||
50a0bc90 | 431 | if (IS_I915G(dev_priv) || IS_I915GM(dev_priv)) { |
0673ad47 CW |
432 | pci_read_config_dword(dev_priv->bridge_dev, DEVEN, &temp); |
433 | enabled = !!(temp & DEVEN_MCHBAR_EN); | |
434 | } else { | |
435 | pci_read_config_dword(dev_priv->bridge_dev, mchbar_reg, &temp); | |
436 | enabled = temp & 1; | |
437 | } | |
438 | ||
439 | /* If it's already enabled, don't have to do anything */ | |
440 | if (enabled) | |
441 | return; | |
442 | ||
da5f53bf | 443 | if (intel_alloc_mchbar_resource(dev_priv)) |
0673ad47 CW |
444 | return; |
445 | ||
446 | dev_priv->mchbar_need_disable = true; | |
447 | ||
448 | /* Space is allocated or reserved, so enable it. */ | |
50a0bc90 | 449 | if (IS_I915G(dev_priv) || IS_I915GM(dev_priv)) { |
0673ad47 CW |
450 | pci_write_config_dword(dev_priv->bridge_dev, DEVEN, |
451 | temp | DEVEN_MCHBAR_EN); | |
452 | } else { | |
453 | pci_read_config_dword(dev_priv->bridge_dev, mchbar_reg, &temp); | |
454 | pci_write_config_dword(dev_priv->bridge_dev, mchbar_reg, temp | 1); | |
455 | } | |
456 | } | |
457 | ||
458 | static void | |
da5f53bf | 459 | intel_teardown_mchbar(struct drm_i915_private *dev_priv) |
0673ad47 | 460 | { |
514e1d64 | 461 | int mchbar_reg = INTEL_GEN(dev_priv) >= 4 ? MCHBAR_I965 : MCHBAR_I915; |
0673ad47 CW |
462 | |
463 | if (dev_priv->mchbar_need_disable) { | |
50a0bc90 | 464 | if (IS_I915G(dev_priv) || IS_I915GM(dev_priv)) { |
0673ad47 CW |
465 | u32 deven_val; |
466 | ||
467 | pci_read_config_dword(dev_priv->bridge_dev, DEVEN, | |
468 | &deven_val); | |
469 | deven_val &= ~DEVEN_MCHBAR_EN; | |
470 | pci_write_config_dword(dev_priv->bridge_dev, DEVEN, | |
471 | deven_val); | |
472 | } else { | |
473 | u32 mchbar_val; | |
474 | ||
475 | pci_read_config_dword(dev_priv->bridge_dev, mchbar_reg, | |
476 | &mchbar_val); | |
477 | mchbar_val &= ~1; | |
478 | pci_write_config_dword(dev_priv->bridge_dev, mchbar_reg, | |
479 | mchbar_val); | |
480 | } | |
481 | } | |
482 | ||
483 | if (dev_priv->mch_res.start) | |
484 | release_resource(&dev_priv->mch_res); | |
485 | } | |
486 | ||
487 | /* true = enable decode, false = disable decoder */ | |
488 | static unsigned int i915_vga_set_decode(void *cookie, bool state) | |
489 | { | |
da5f53bf | 490 | struct drm_i915_private *dev_priv = cookie; |
0673ad47 | 491 | |
da5f53bf | 492 | intel_modeset_vga_set_state(dev_priv, state); |
0673ad47 CW |
493 | if (state) |
494 | return VGA_RSRC_LEGACY_IO | VGA_RSRC_LEGACY_MEM | | |
495 | VGA_RSRC_NORMAL_IO | VGA_RSRC_NORMAL_MEM; | |
496 | else | |
497 | return VGA_RSRC_NORMAL_IO | VGA_RSRC_NORMAL_MEM; | |
498 | } | |
499 | ||
7f26cb88 TU |
500 | static int i915_resume_switcheroo(struct drm_device *dev); |
501 | static int i915_suspend_switcheroo(struct drm_device *dev, pm_message_t state); | |
502 | ||
0673ad47 CW |
503 | static void i915_switcheroo_set_state(struct pci_dev *pdev, enum vga_switcheroo_state state) |
504 | { | |
505 | struct drm_device *dev = pci_get_drvdata(pdev); | |
506 | pm_message_t pmm = { .event = PM_EVENT_SUSPEND }; | |
507 | ||
508 | if (state == VGA_SWITCHEROO_ON) { | |
509 | pr_info("switched on\n"); | |
510 | dev->switch_power_state = DRM_SWITCH_POWER_CHANGING; | |
511 | /* i915 resume handler doesn't set to D0 */ | |
52a05c30 | 512 | pci_set_power_state(pdev, PCI_D0); |
0673ad47 CW |
513 | i915_resume_switcheroo(dev); |
514 | dev->switch_power_state = DRM_SWITCH_POWER_ON; | |
515 | } else { | |
516 | pr_info("switched off\n"); | |
517 | dev->switch_power_state = DRM_SWITCH_POWER_CHANGING; | |
518 | i915_suspend_switcheroo(dev, pmm); | |
519 | dev->switch_power_state = DRM_SWITCH_POWER_OFF; | |
520 | } | |
521 | } | |
522 | ||
523 | static bool i915_switcheroo_can_switch(struct pci_dev *pdev) | |
524 | { | |
525 | struct drm_device *dev = pci_get_drvdata(pdev); | |
526 | ||
527 | /* | |
528 | * FIXME: open_count is protected by drm_global_mutex but that would lead to | |
529 | * locking inversion with the driver load path. And the access here is | |
530 | * completely racy anyway. So don't bother with locking for now. | |
531 | */ | |
532 | return dev->open_count == 0; | |
533 | } | |
534 | ||
535 | static const struct vga_switcheroo_client_ops i915_switcheroo_ops = { | |
536 | .set_gpu_state = i915_switcheroo_set_state, | |
537 | .reprobe = NULL, | |
538 | .can_switch = i915_switcheroo_can_switch, | |
539 | }; | |
540 | ||
fbbd37b3 | 541 | static void i915_gem_fini(struct drm_i915_private *dev_priv) |
0673ad47 | 542 | { |
fbbd37b3 | 543 | mutex_lock(&dev_priv->drm.struct_mutex); |
cb15d9f8 TU |
544 | i915_gem_cleanup_engines(dev_priv); |
545 | i915_gem_context_fini(dev_priv); | |
fbbd37b3 | 546 | mutex_unlock(&dev_priv->drm.struct_mutex); |
0673ad47 | 547 | |
7d5d59e5 | 548 | rcu_barrier(); |
fbbd37b3 CW |
549 | flush_work(&dev_priv->mm.free_work); |
550 | ||
551 | WARN_ON(!list_empty(&dev_priv->context_list)); | |
0673ad47 CW |
552 | } |
553 | ||
554 | static int i915_load_modeset_init(struct drm_device *dev) | |
555 | { | |
fac5e23e | 556 | struct drm_i915_private *dev_priv = to_i915(dev); |
52a05c30 | 557 | struct pci_dev *pdev = dev_priv->drm.pdev; |
0673ad47 CW |
558 | int ret; |
559 | ||
560 | if (i915_inject_load_failure()) | |
561 | return -ENODEV; | |
562 | ||
563 | ret = intel_bios_init(dev_priv); | |
564 | if (ret) | |
565 | DRM_INFO("failed to find VBIOS tables\n"); | |
566 | ||
567 | /* If we have > 1 VGA cards, then we need to arbitrate access | |
568 | * to the common VGA resources. | |
569 | * | |
570 | * If we are a secondary display controller (!PCI_DISPLAY_CLASS_VGA), | |
571 | * then we do not take part in VGA arbitration and the | |
572 | * vga_client_register() fails with -ENODEV. | |
573 | */ | |
da5f53bf | 574 | ret = vga_client_register(pdev, dev_priv, NULL, i915_vga_set_decode); |
0673ad47 CW |
575 | if (ret && ret != -ENODEV) |
576 | goto out; | |
577 | ||
578 | intel_register_dsm_handler(); | |
579 | ||
52a05c30 | 580 | ret = vga_switcheroo_register_client(pdev, &i915_switcheroo_ops, false); |
0673ad47 CW |
581 | if (ret) |
582 | goto cleanup_vga_client; | |
583 | ||
584 | /* must happen before intel_power_domains_init_hw() on VLV/CHV */ | |
585 | intel_update_rawclk(dev_priv); | |
586 | ||
587 | intel_power_domains_init_hw(dev_priv, false); | |
588 | ||
589 | intel_csr_ucode_init(dev_priv); | |
590 | ||
591 | ret = intel_irq_install(dev_priv); | |
592 | if (ret) | |
593 | goto cleanup_csr; | |
594 | ||
40196446 | 595 | intel_setup_gmbus(dev_priv); |
0673ad47 CW |
596 | |
597 | /* Important: The output setup functions called by modeset_init need | |
598 | * working irqs for e.g. gmbus and dp aux transfers. */ | |
b079bd17 VS |
599 | ret = intel_modeset_init(dev); |
600 | if (ret) | |
601 | goto cleanup_irq; | |
0673ad47 | 602 | |
bf9e8429 | 603 | intel_guc_init(dev_priv); |
0673ad47 | 604 | |
bf9e8429 | 605 | ret = i915_gem_init(dev_priv); |
0673ad47 CW |
606 | if (ret) |
607 | goto cleanup_irq; | |
608 | ||
609 | intel_modeset_gem_init(dev); | |
610 | ||
b7f05d4a | 611 | if (INTEL_INFO(dev_priv)->num_pipes == 0) |
0673ad47 CW |
612 | return 0; |
613 | ||
614 | ret = intel_fbdev_init(dev); | |
615 | if (ret) | |
616 | goto cleanup_gem; | |
617 | ||
618 | /* Only enable hotplug handling once the fbdev is fully set up. */ | |
619 | intel_hpd_init(dev_priv); | |
620 | ||
621 | drm_kms_helper_poll_init(dev); | |
622 | ||
623 | return 0; | |
624 | ||
625 | cleanup_gem: | |
bf9e8429 | 626 | if (i915_gem_suspend(dev_priv)) |
1c777c5d | 627 | DRM_ERROR("failed to idle hardware; continuing to unload!\n"); |
fbbd37b3 | 628 | i915_gem_fini(dev_priv); |
0673ad47 | 629 | cleanup_irq: |
bf9e8429 | 630 | intel_guc_fini(dev_priv); |
0673ad47 | 631 | drm_irq_uninstall(dev); |
40196446 | 632 | intel_teardown_gmbus(dev_priv); |
0673ad47 CW |
633 | cleanup_csr: |
634 | intel_csr_ucode_fini(dev_priv); | |
635 | intel_power_domains_fini(dev_priv); | |
52a05c30 | 636 | vga_switcheroo_unregister_client(pdev); |
0673ad47 | 637 | cleanup_vga_client: |
52a05c30 | 638 | vga_client_register(pdev, NULL, NULL, NULL); |
0673ad47 CW |
639 | out: |
640 | return ret; | |
641 | } | |
642 | ||
0673ad47 CW |
643 | static int i915_kick_out_firmware_fb(struct drm_i915_private *dev_priv) |
644 | { | |
645 | struct apertures_struct *ap; | |
91c8a326 | 646 | struct pci_dev *pdev = dev_priv->drm.pdev; |
0673ad47 CW |
647 | struct i915_ggtt *ggtt = &dev_priv->ggtt; |
648 | bool primary; | |
649 | int ret; | |
650 | ||
651 | ap = alloc_apertures(1); | |
652 | if (!ap) | |
653 | return -ENOMEM; | |
654 | ||
655 | ap->ranges[0].base = ggtt->mappable_base; | |
656 | ap->ranges[0].size = ggtt->mappable_end; | |
657 | ||
658 | primary = | |
659 | pdev->resource[PCI_ROM_RESOURCE].flags & IORESOURCE_ROM_SHADOW; | |
660 | ||
44adece5 | 661 | ret = drm_fb_helper_remove_conflicting_framebuffers(ap, "inteldrmfb", primary); |
0673ad47 CW |
662 | |
663 | kfree(ap); | |
664 | ||
665 | return ret; | |
666 | } | |
0673ad47 CW |
667 | |
668 | #if !defined(CONFIG_VGA_CONSOLE) | |
669 | static int i915_kick_out_vgacon(struct drm_i915_private *dev_priv) | |
670 | { | |
671 | return 0; | |
672 | } | |
673 | #elif !defined(CONFIG_DUMMY_CONSOLE) | |
674 | static int i915_kick_out_vgacon(struct drm_i915_private *dev_priv) | |
675 | { | |
676 | return -ENODEV; | |
677 | } | |
678 | #else | |
679 | static int i915_kick_out_vgacon(struct drm_i915_private *dev_priv) | |
680 | { | |
681 | int ret = 0; | |
682 | ||
683 | DRM_INFO("Replacing VGA console driver\n"); | |
684 | ||
685 | console_lock(); | |
686 | if (con_is_bound(&vga_con)) | |
687 | ret = do_take_over_console(&dummy_con, 0, MAX_NR_CONSOLES - 1, 1); | |
688 | if (ret == 0) { | |
689 | ret = do_unregister_con_driver(&vga_con); | |
690 | ||
691 | /* Ignore "already unregistered". */ | |
692 | if (ret == -ENODEV) | |
693 | ret = 0; | |
694 | } | |
695 | console_unlock(); | |
696 | ||
697 | return ret; | |
698 | } | |
699 | #endif | |
700 | ||
0673ad47 CW |
701 | static void intel_init_dpio(struct drm_i915_private *dev_priv) |
702 | { | |
703 | /* | |
704 | * IOSF_PORT_DPIO is used for VLV x2 PHY (DP/HDMI B and C), | |
705 | * CHV x1 PHY (DP/HDMI D) | |
706 | * IOSF_PORT_DPIO_2 is used for CHV x2 PHY (DP/HDMI B and C) | |
707 | */ | |
708 | if (IS_CHERRYVIEW(dev_priv)) { | |
709 | DPIO_PHY_IOSF_PORT(DPIO_PHY0) = IOSF_PORT_DPIO_2; | |
710 | DPIO_PHY_IOSF_PORT(DPIO_PHY1) = IOSF_PORT_DPIO; | |
711 | } else if (IS_VALLEYVIEW(dev_priv)) { | |
712 | DPIO_PHY_IOSF_PORT(DPIO_PHY0) = IOSF_PORT_DPIO; | |
713 | } | |
714 | } | |
715 | ||
716 | static int i915_workqueues_init(struct drm_i915_private *dev_priv) | |
717 | { | |
718 | /* | |
719 | * The i915 workqueue is primarily used for batched retirement of | |
720 | * requests (and thus managing bo) once the task has been completed | |
721 | * by the GPU. i915_gem_retire_requests() is called directly when we | |
722 | * need high-priority retirement, such as waiting for an explicit | |
723 | * bo. | |
724 | * | |
725 | * It is also used for periodic low-priority events, such as | |
726 | * idle-timers and recording error state. | |
727 | * | |
728 | * All tasks on the workqueue are expected to acquire the dev mutex | |
729 | * so there is no point in running more than one instance of the | |
730 | * workqueue at any time. Use an ordered one. | |
731 | */ | |
732 | dev_priv->wq = alloc_ordered_workqueue("i915", 0); | |
733 | if (dev_priv->wq == NULL) | |
734 | goto out_err; | |
735 | ||
736 | dev_priv->hotplug.dp_wq = alloc_ordered_workqueue("i915-dp", 0); | |
737 | if (dev_priv->hotplug.dp_wq == NULL) | |
738 | goto out_free_wq; | |
739 | ||
0673ad47 CW |
740 | return 0; |
741 | ||
0673ad47 CW |
742 | out_free_wq: |
743 | destroy_workqueue(dev_priv->wq); | |
744 | out_err: | |
745 | DRM_ERROR("Failed to allocate workqueues.\n"); | |
746 | ||
747 | return -ENOMEM; | |
748 | } | |
749 | ||
750 | static void i915_workqueues_cleanup(struct drm_i915_private *dev_priv) | |
751 | { | |
0673ad47 CW |
752 | destroy_workqueue(dev_priv->hotplug.dp_wq); |
753 | destroy_workqueue(dev_priv->wq); | |
754 | } | |
755 | ||
4fc7e845 PZ |
756 | /* |
757 | * We don't keep the workarounds for pre-production hardware, so we expect our | |
758 | * driver to fail on these machines in one way or another. A little warning on | |
759 | * dmesg may help both the user and the bug triagers. | |
760 | */ | |
761 | static void intel_detect_preproduction_hw(struct drm_i915_private *dev_priv) | |
762 | { | |
763 | if (IS_HSW_EARLY_SDV(dev_priv) || | |
764 | IS_SKL_REVID(dev_priv, 0, SKL_REVID_F0)) | |
765 | DRM_ERROR("This is a pre-production stepping. " | |
766 | "It may not be fully functional.\n"); | |
767 | } | |
768 | ||
0673ad47 CW |
769 | /** |
770 | * i915_driver_init_early - setup state not requiring device access | |
771 | * @dev_priv: device private | |
772 | * | |
773 | * Initialize everything that is a "SW-only" state, that is state not | |
774 | * requiring accessing the device or exposing the driver via kernel internal | |
775 | * or userspace interfaces. Example steps belonging here: lock initialization, | |
776 | * system memory allocation, setting up device specific attributes and | |
777 | * function hooks not requiring accessing the device. | |
778 | */ | |
779 | static int i915_driver_init_early(struct drm_i915_private *dev_priv, | |
780 | const struct pci_device_id *ent) | |
781 | { | |
782 | const struct intel_device_info *match_info = | |
783 | (struct intel_device_info *)ent->driver_data; | |
784 | struct intel_device_info *device_info; | |
785 | int ret = 0; | |
786 | ||
787 | if (i915_inject_load_failure()) | |
788 | return -ENODEV; | |
789 | ||
790 | /* Setup the write-once "constant" device info */ | |
94b4f3ba | 791 | device_info = mkwrite_device_info(dev_priv); |
0673ad47 CW |
792 | memcpy(device_info, match_info, sizeof(*device_info)); |
793 | device_info->device_id = dev_priv->drm.pdev->device; | |
794 | ||
795 | BUG_ON(device_info->gen > sizeof(device_info->gen_mask) * BITS_PER_BYTE); | |
796 | device_info->gen_mask = BIT(device_info->gen - 1); | |
797 | ||
798 | spin_lock_init(&dev_priv->irq_lock); | |
799 | spin_lock_init(&dev_priv->gpu_error.lock); | |
800 | mutex_init(&dev_priv->backlight_lock); | |
801 | spin_lock_init(&dev_priv->uncore.lock); | |
802 | spin_lock_init(&dev_priv->mm.object_stat_lock); | |
803 | spin_lock_init(&dev_priv->mmio_flip_lock); | |
804 | mutex_init(&dev_priv->sb_lock); | |
805 | mutex_init(&dev_priv->modeset_restore_lock); | |
806 | mutex_init(&dev_priv->av_mutex); | |
807 | mutex_init(&dev_priv->wm.wm_mutex); | |
808 | mutex_init(&dev_priv->pps_mutex); | |
809 | ||
413e8fdb AH |
810 | intel_uc_init_early(dev_priv); |
811 | ||
0b1de5d5 CW |
812 | i915_memcpy_init_early(dev_priv); |
813 | ||
0673ad47 CW |
814 | ret = i915_workqueues_init(dev_priv); |
815 | if (ret < 0) | |
816 | return ret; | |
817 | ||
818 | ret = intel_gvt_init(dev_priv); | |
819 | if (ret < 0) | |
820 | goto err_workqueues; | |
821 | ||
822 | /* This must be called before any calls to HAS_PCH_* */ | |
da5f53bf | 823 | intel_detect_pch(dev_priv); |
0673ad47 | 824 | |
192aa181 | 825 | intel_pm_setup(dev_priv); |
0673ad47 CW |
826 | intel_init_dpio(dev_priv); |
827 | intel_power_domains_init(dev_priv); | |
828 | intel_irq_init(dev_priv); | |
3ac168a7 | 829 | intel_hangcheck_init(dev_priv); |
0673ad47 CW |
830 | intel_init_display_hooks(dev_priv); |
831 | intel_init_clock_gating_hooks(dev_priv); | |
832 | intel_init_audio_hooks(dev_priv); | |
cb15d9f8 | 833 | ret = i915_gem_load_init(dev_priv); |
73cb9701 CW |
834 | if (ret < 0) |
835 | goto err_gvt; | |
0673ad47 | 836 | |
36cdd013 | 837 | intel_display_crc_init(dev_priv); |
0673ad47 | 838 | |
94b4f3ba | 839 | intel_device_info_dump(dev_priv); |
0673ad47 | 840 | |
4fc7e845 | 841 | intel_detect_preproduction_hw(dev_priv); |
0673ad47 | 842 | |
eec688e1 RB |
843 | i915_perf_init(dev_priv); |
844 | ||
0673ad47 CW |
845 | return 0; |
846 | ||
73cb9701 CW |
847 | err_gvt: |
848 | intel_gvt_cleanup(dev_priv); | |
0673ad47 CW |
849 | err_workqueues: |
850 | i915_workqueues_cleanup(dev_priv); | |
851 | return ret; | |
852 | } | |
853 | ||
854 | /** | |
855 | * i915_driver_cleanup_early - cleanup the setup done in i915_driver_init_early() | |
856 | * @dev_priv: device private | |
857 | */ | |
858 | static void i915_driver_cleanup_early(struct drm_i915_private *dev_priv) | |
859 | { | |
eec688e1 | 860 | i915_perf_fini(dev_priv); |
cb15d9f8 | 861 | i915_gem_load_cleanup(dev_priv); |
0673ad47 CW |
862 | i915_workqueues_cleanup(dev_priv); |
863 | } | |
864 | ||
da5f53bf | 865 | static int i915_mmio_setup(struct drm_i915_private *dev_priv) |
0673ad47 | 866 | { |
52a05c30 | 867 | struct pci_dev *pdev = dev_priv->drm.pdev; |
0673ad47 CW |
868 | int mmio_bar; |
869 | int mmio_size; | |
870 | ||
5db94019 | 871 | mmio_bar = IS_GEN2(dev_priv) ? 1 : 0; |
0673ad47 CW |
872 | /* |
873 | * Before gen4, the registers and the GTT are behind different BARs. | |
874 | * However, from gen4 onwards, the registers and the GTT are shared | |
875 | * in the same BAR, so we want to restrict this ioremap from | |
876 | * clobbering the GTT which we want ioremap_wc instead. Fortunately, | |
877 | * the register BAR remains the same size for all the earlier | |
878 | * generations up to Ironlake. | |
879 | */ | |
514e1d64 | 880 | if (INTEL_GEN(dev_priv) < 5) |
0673ad47 CW |
881 | mmio_size = 512 * 1024; |
882 | else | |
883 | mmio_size = 2 * 1024 * 1024; | |
52a05c30 | 884 | dev_priv->regs = pci_iomap(pdev, mmio_bar, mmio_size); |
0673ad47 CW |
885 | if (dev_priv->regs == NULL) { |
886 | DRM_ERROR("failed to map registers\n"); | |
887 | ||
888 | return -EIO; | |
889 | } | |
890 | ||
891 | /* Try to make sure MCHBAR is enabled before poking at it */ | |
da5f53bf | 892 | intel_setup_mchbar(dev_priv); |
0673ad47 CW |
893 | |
894 | return 0; | |
895 | } | |
896 | ||
da5f53bf | 897 | static void i915_mmio_cleanup(struct drm_i915_private *dev_priv) |
0673ad47 | 898 | { |
52a05c30 | 899 | struct pci_dev *pdev = dev_priv->drm.pdev; |
0673ad47 | 900 | |
da5f53bf | 901 | intel_teardown_mchbar(dev_priv); |
52a05c30 | 902 | pci_iounmap(pdev, dev_priv->regs); |
0673ad47 CW |
903 | } |
904 | ||
905 | /** | |
906 | * i915_driver_init_mmio - setup device MMIO | |
907 | * @dev_priv: device private | |
908 | * | |
909 | * Setup minimal device state necessary for MMIO accesses later in the | |
910 | * initialization sequence. The setup here should avoid any other device-wide | |
911 | * side effects or exposing the driver via kernel internal or user space | |
912 | * interfaces. | |
913 | */ | |
914 | static int i915_driver_init_mmio(struct drm_i915_private *dev_priv) | |
915 | { | |
0673ad47 CW |
916 | int ret; |
917 | ||
918 | if (i915_inject_load_failure()) | |
919 | return -ENODEV; | |
920 | ||
da5f53bf | 921 | if (i915_get_bridge_dev(dev_priv)) |
0673ad47 CW |
922 | return -EIO; |
923 | ||
da5f53bf | 924 | ret = i915_mmio_setup(dev_priv); |
0673ad47 CW |
925 | if (ret < 0) |
926 | goto put_bridge; | |
927 | ||
928 | intel_uncore_init(dev_priv); | |
929 | ||
930 | return 0; | |
931 | ||
932 | put_bridge: | |
933 | pci_dev_put(dev_priv->bridge_dev); | |
934 | ||
935 | return ret; | |
936 | } | |
937 | ||
938 | /** | |
939 | * i915_driver_cleanup_mmio - cleanup the setup done in i915_driver_init_mmio() | |
940 | * @dev_priv: device private | |
941 | */ | |
942 | static void i915_driver_cleanup_mmio(struct drm_i915_private *dev_priv) | |
943 | { | |
0673ad47 | 944 | intel_uncore_fini(dev_priv); |
da5f53bf | 945 | i915_mmio_cleanup(dev_priv); |
0673ad47 CW |
946 | pci_dev_put(dev_priv->bridge_dev); |
947 | } | |
948 | ||
94b4f3ba CW |
949 | static void intel_sanitize_options(struct drm_i915_private *dev_priv) |
950 | { | |
951 | i915.enable_execlists = | |
952 | intel_sanitize_enable_execlists(dev_priv, | |
953 | i915.enable_execlists); | |
954 | ||
955 | /* | |
956 | * i915.enable_ppgtt is read-only, so do an early pass to validate the | |
957 | * user's requested state against the hardware/driver capabilities. We | |
958 | * do this now so that we can print out any log messages once rather | |
959 | * than every time we check intel_enable_ppgtt(). | |
960 | */ | |
961 | i915.enable_ppgtt = | |
962 | intel_sanitize_enable_ppgtt(dev_priv, i915.enable_ppgtt); | |
963 | DRM_DEBUG_DRIVER("ppgtt mode: %i\n", i915.enable_ppgtt); | |
39df9190 CW |
964 | |
965 | i915.semaphores = intel_sanitize_semaphores(dev_priv, i915.semaphores); | |
966 | DRM_DEBUG_DRIVER("use GPU sempahores? %s\n", yesno(i915.semaphores)); | |
94b4f3ba CW |
967 | } |
968 | ||
0673ad47 CW |
969 | /** |
970 | * i915_driver_init_hw - setup state requiring device access | |
971 | * @dev_priv: device private | |
972 | * | |
973 | * Setup state that requires accessing the device, but doesn't require | |
974 | * exposing the driver via kernel internal or userspace interfaces. | |
975 | */ | |
976 | static int i915_driver_init_hw(struct drm_i915_private *dev_priv) | |
977 | { | |
52a05c30 | 978 | struct pci_dev *pdev = dev_priv->drm.pdev; |
0673ad47 CW |
979 | int ret; |
980 | ||
981 | if (i915_inject_load_failure()) | |
982 | return -ENODEV; | |
983 | ||
94b4f3ba CW |
984 | intel_device_info_runtime_init(dev_priv); |
985 | ||
986 | intel_sanitize_options(dev_priv); | |
0673ad47 | 987 | |
97d6d7ab | 988 | ret = i915_ggtt_probe_hw(dev_priv); |
0673ad47 CW |
989 | if (ret) |
990 | return ret; | |
991 | ||
0673ad47 CW |
992 | /* WARNING: Apparently we must kick fbdev drivers before vgacon, |
993 | * otherwise the vga fbdev driver falls over. */ | |
994 | ret = i915_kick_out_firmware_fb(dev_priv); | |
995 | if (ret) { | |
996 | DRM_ERROR("failed to remove conflicting framebuffer drivers\n"); | |
997 | goto out_ggtt; | |
998 | } | |
999 | ||
1000 | ret = i915_kick_out_vgacon(dev_priv); | |
1001 | if (ret) { | |
1002 | DRM_ERROR("failed to remove conflicting VGA console\n"); | |
1003 | goto out_ggtt; | |
1004 | } | |
1005 | ||
97d6d7ab | 1006 | ret = i915_ggtt_init_hw(dev_priv); |
0088e522 CW |
1007 | if (ret) |
1008 | return ret; | |
1009 | ||
97d6d7ab | 1010 | ret = i915_ggtt_enable_hw(dev_priv); |
0088e522 CW |
1011 | if (ret) { |
1012 | DRM_ERROR("failed to enable GGTT\n"); | |
1013 | goto out_ggtt; | |
1014 | } | |
1015 | ||
52a05c30 | 1016 | pci_set_master(pdev); |
0673ad47 CW |
1017 | |
1018 | /* overlay on gen2 is broken and can't address above 1G */ | |
5db94019 | 1019 | if (IS_GEN2(dev_priv)) { |
52a05c30 | 1020 | ret = dma_set_coherent_mask(&pdev->dev, DMA_BIT_MASK(30)); |
0673ad47 CW |
1021 | if (ret) { |
1022 | DRM_ERROR("failed to set DMA mask\n"); | |
1023 | ||
1024 | goto out_ggtt; | |
1025 | } | |
1026 | } | |
1027 | ||
0673ad47 CW |
1028 | /* 965GM sometimes incorrectly writes to hardware status page (HWS) |
1029 | * using 32bit addressing, overwriting memory if HWS is located | |
1030 | * above 4GB. | |
1031 | * | |
1032 | * The documentation also mentions an issue with undefined | |
1033 | * behaviour if any general state is accessed within a page above 4GB, | |
1034 | * which also needs to be handled carefully. | |
1035 | */ | |
a26e5239 | 1036 | if (IS_BROADWATER(dev_priv) || IS_CRESTLINE(dev_priv)) { |
52a05c30 | 1037 | ret = dma_set_coherent_mask(&pdev->dev, DMA_BIT_MASK(32)); |
0673ad47 CW |
1038 | |
1039 | if (ret) { | |
1040 | DRM_ERROR("failed to set DMA mask\n"); | |
1041 | ||
1042 | goto out_ggtt; | |
1043 | } | |
1044 | } | |
1045 | ||
0673ad47 CW |
1046 | pm_qos_add_request(&dev_priv->pm_qos, PM_QOS_CPU_DMA_LATENCY, |
1047 | PM_QOS_DEFAULT_VALUE); | |
1048 | ||
1049 | intel_uncore_sanitize(dev_priv); | |
1050 | ||
1051 | intel_opregion_setup(dev_priv); | |
1052 | ||
1053 | i915_gem_load_init_fences(dev_priv); | |
1054 | ||
1055 | /* On the 945G/GM, the chipset reports the MSI capability on the | |
1056 | * integrated graphics even though the support isn't actually there | |
1057 | * according to the published specs. It doesn't appear to function | |
1058 | * correctly in testing on 945G. | |
1059 | * This may be a side effect of MSI having been made available for PEG | |
1060 | * and the registers being closely associated. | |
1061 | * | |
1062 | * According to chipset errata, on the 965GM, MSI interrupts may | |
1063 | * be lost or delayed, but we use them anyways to avoid | |
1064 | * stuck interrupts on some machines. | |
1065 | */ | |
50a0bc90 | 1066 | if (!IS_I945G(dev_priv) && !IS_I945GM(dev_priv)) { |
52a05c30 | 1067 | if (pci_enable_msi(pdev) < 0) |
0673ad47 CW |
1068 | DRM_DEBUG_DRIVER("can't enable MSI"); |
1069 | } | |
1070 | ||
1071 | return 0; | |
1072 | ||
1073 | out_ggtt: | |
97d6d7ab | 1074 | i915_ggtt_cleanup_hw(dev_priv); |
0673ad47 CW |
1075 | |
1076 | return ret; | |
1077 | } | |
1078 | ||
1079 | /** | |
1080 | * i915_driver_cleanup_hw - cleanup the setup done in i915_driver_init_hw() | |
1081 | * @dev_priv: device private | |
1082 | */ | |
1083 | static void i915_driver_cleanup_hw(struct drm_i915_private *dev_priv) | |
1084 | { | |
52a05c30 | 1085 | struct pci_dev *pdev = dev_priv->drm.pdev; |
0673ad47 | 1086 | |
52a05c30 DW |
1087 | if (pdev->msi_enabled) |
1088 | pci_disable_msi(pdev); | |
0673ad47 CW |
1089 | |
1090 | pm_qos_remove_request(&dev_priv->pm_qos); | |
97d6d7ab | 1091 | i915_ggtt_cleanup_hw(dev_priv); |
0673ad47 CW |
1092 | } |
1093 | ||
1094 | /** | |
1095 | * i915_driver_register - register the driver with the rest of the system | |
1096 | * @dev_priv: device private | |
1097 | * | |
1098 | * Perform any steps necessary to make the driver available via kernel | |
1099 | * internal or userspace interfaces. | |
1100 | */ | |
1101 | static void i915_driver_register(struct drm_i915_private *dev_priv) | |
1102 | { | |
91c8a326 | 1103 | struct drm_device *dev = &dev_priv->drm; |
0673ad47 CW |
1104 | |
1105 | i915_gem_shrinker_init(dev_priv); | |
1106 | ||
1107 | /* | |
1108 | * Notify a valid surface after modesetting, | |
1109 | * when running inside a VM. | |
1110 | */ | |
1111 | if (intel_vgpu_active(dev_priv)) | |
1112 | I915_WRITE(vgtif_reg(display_ready), VGT_DRV_DISPLAY_READY); | |
1113 | ||
1114 | /* Reveal our presence to userspace */ | |
1115 | if (drm_dev_register(dev, 0) == 0) { | |
1116 | i915_debugfs_register(dev_priv); | |
f8240835 | 1117 | i915_guc_register(dev_priv); |
694c2828 | 1118 | i915_setup_sysfs(dev_priv); |
442b8c06 RB |
1119 | |
1120 | /* Depends on sysfs having been initialized */ | |
1121 | i915_perf_register(dev_priv); | |
0673ad47 CW |
1122 | } else |
1123 | DRM_ERROR("Failed to register driver for userspace access!\n"); | |
1124 | ||
1125 | if (INTEL_INFO(dev_priv)->num_pipes) { | |
1126 | /* Must be done after probing outputs */ | |
1127 | intel_opregion_register(dev_priv); | |
1128 | acpi_video_register(); | |
1129 | } | |
1130 | ||
1131 | if (IS_GEN5(dev_priv)) | |
1132 | intel_gpu_ips_init(dev_priv); | |
1133 | ||
1134 | i915_audio_component_init(dev_priv); | |
1135 | ||
1136 | /* | |
1137 | * Some ports require correctly set-up hpd registers for detection to | |
1138 | * work properly (leading to ghost connected connector status), e.g. VGA | |
1139 | * on gm45. Hence we can only set up the initial fbdev config after hpd | |
1140 | * irqs are fully enabled. We do it last so that the async config | |
1141 | * cannot run before the connectors are registered. | |
1142 | */ | |
1143 | intel_fbdev_initial_config_async(dev); | |
1144 | } | |
1145 | ||
1146 | /** | |
1147 | * i915_driver_unregister - cleanup the registration done in i915_driver_regiser() | |
1148 | * @dev_priv: device private | |
1149 | */ | |
1150 | static void i915_driver_unregister(struct drm_i915_private *dev_priv) | |
1151 | { | |
1152 | i915_audio_component_cleanup(dev_priv); | |
1153 | ||
1154 | intel_gpu_ips_teardown(); | |
1155 | acpi_video_unregister(); | |
1156 | intel_opregion_unregister(dev_priv); | |
1157 | ||
442b8c06 RB |
1158 | i915_perf_unregister(dev_priv); |
1159 | ||
694c2828 | 1160 | i915_teardown_sysfs(dev_priv); |
f8240835 | 1161 | i915_guc_unregister(dev_priv); |
0673ad47 | 1162 | i915_debugfs_unregister(dev_priv); |
91c8a326 | 1163 | drm_dev_unregister(&dev_priv->drm); |
0673ad47 CW |
1164 | |
1165 | i915_gem_shrinker_cleanup(dev_priv); | |
1166 | } | |
1167 | ||
1168 | /** | |
1169 | * i915_driver_load - setup chip and create an initial config | |
d2ad3ae4 JL |
1170 | * @pdev: PCI device |
1171 | * @ent: matching PCI ID entry | |
0673ad47 CW |
1172 | * |
1173 | * The driver load routine has to do several things: | |
1174 | * - drive output discovery via intel_modeset_init() | |
1175 | * - initialize the memory manager | |
1176 | * - allocate initial config memory | |
1177 | * - setup the DRM framebuffer with the allocated memory | |
1178 | */ | |
42f5551d | 1179 | int i915_driver_load(struct pci_dev *pdev, const struct pci_device_id *ent) |
0673ad47 CW |
1180 | { |
1181 | struct drm_i915_private *dev_priv; | |
1182 | int ret; | |
7d87a7f7 | 1183 | |
a09d0ba1 CW |
1184 | if (i915.nuclear_pageflip) |
1185 | driver.driver_features |= DRIVER_ATOMIC; | |
1186 | ||
0673ad47 CW |
1187 | ret = -ENOMEM; |
1188 | dev_priv = kzalloc(sizeof(*dev_priv), GFP_KERNEL); | |
1189 | if (dev_priv) | |
1190 | ret = drm_dev_init(&dev_priv->drm, &driver, &pdev->dev); | |
1191 | if (ret) { | |
1192 | dev_printk(KERN_ERR, &pdev->dev, | |
1193 | "[" DRM_NAME ":%s] allocation failed\n", __func__); | |
1194 | kfree(dev_priv); | |
1195 | return ret; | |
1196 | } | |
72bbf0af | 1197 | |
0673ad47 CW |
1198 | dev_priv->drm.pdev = pdev; |
1199 | dev_priv->drm.dev_private = dev_priv; | |
719388e1 | 1200 | |
0673ad47 CW |
1201 | ret = pci_enable_device(pdev); |
1202 | if (ret) | |
1203 | goto out_free_priv; | |
1347f5b4 | 1204 | |
0673ad47 | 1205 | pci_set_drvdata(pdev, &dev_priv->drm); |
ef11bdb3 | 1206 | |
0673ad47 CW |
1207 | ret = i915_driver_init_early(dev_priv, ent); |
1208 | if (ret < 0) | |
1209 | goto out_pci_disable; | |
ef11bdb3 | 1210 | |
0673ad47 | 1211 | intel_runtime_pm_get(dev_priv); |
1da177e4 | 1212 | |
0673ad47 CW |
1213 | ret = i915_driver_init_mmio(dev_priv); |
1214 | if (ret < 0) | |
1215 | goto out_runtime_pm_put; | |
79e53945 | 1216 | |
0673ad47 CW |
1217 | ret = i915_driver_init_hw(dev_priv); |
1218 | if (ret < 0) | |
1219 | goto out_cleanup_mmio; | |
30c964a6 RB |
1220 | |
1221 | /* | |
0673ad47 CW |
1222 | * TODO: move the vblank init and parts of modeset init steps into one |
1223 | * of the i915_driver_init_/i915_driver_register functions according | |
1224 | * to the role/effect of the given init step. | |
30c964a6 | 1225 | */ |
0673ad47 | 1226 | if (INTEL_INFO(dev_priv)->num_pipes) { |
91c8a326 | 1227 | ret = drm_vblank_init(&dev_priv->drm, |
0673ad47 CW |
1228 | INTEL_INFO(dev_priv)->num_pipes); |
1229 | if (ret) | |
1230 | goto out_cleanup_hw; | |
30c964a6 RB |
1231 | } |
1232 | ||
91c8a326 | 1233 | ret = i915_load_modeset_init(&dev_priv->drm); |
0673ad47 CW |
1234 | if (ret < 0) |
1235 | goto out_cleanup_vblank; | |
1236 | ||
1237 | i915_driver_register(dev_priv); | |
1238 | ||
1239 | intel_runtime_pm_enable(dev_priv); | |
1240 | ||
bc5ca47c CW |
1241 | /* Everything is in place, we can now relax! */ |
1242 | DRM_INFO("Initialized %s %d.%d.%d %s for %s on minor %d\n", | |
1243 | driver.name, driver.major, driver.minor, driver.patchlevel, | |
1244 | driver.date, pci_name(pdev), dev_priv->drm.primary->index); | |
0525a062 CW |
1245 | if (IS_ENABLED(CONFIG_DRM_I915_DEBUG)) |
1246 | DRM_INFO("DRM_I915_DEBUG enabled\n"); | |
1247 | if (IS_ENABLED(CONFIG_DRM_I915_DEBUG_GEM)) | |
1248 | DRM_INFO("DRM_I915_DEBUG_GEM enabled\n"); | |
bc5ca47c | 1249 | |
0673ad47 CW |
1250 | intel_runtime_pm_put(dev_priv); |
1251 | ||
1252 | return 0; | |
1253 | ||
1254 | out_cleanup_vblank: | |
91c8a326 | 1255 | drm_vblank_cleanup(&dev_priv->drm); |
0673ad47 CW |
1256 | out_cleanup_hw: |
1257 | i915_driver_cleanup_hw(dev_priv); | |
1258 | out_cleanup_mmio: | |
1259 | i915_driver_cleanup_mmio(dev_priv); | |
1260 | out_runtime_pm_put: | |
1261 | intel_runtime_pm_put(dev_priv); | |
1262 | i915_driver_cleanup_early(dev_priv); | |
1263 | out_pci_disable: | |
1264 | pci_disable_device(pdev); | |
1265 | out_free_priv: | |
1266 | i915_load_error(dev_priv, "Device initialization failed (%d)\n", ret); | |
1267 | drm_dev_unref(&dev_priv->drm); | |
30c964a6 RB |
1268 | return ret; |
1269 | } | |
1270 | ||
42f5551d | 1271 | void i915_driver_unload(struct drm_device *dev) |
3bad0781 | 1272 | { |
fac5e23e | 1273 | struct drm_i915_private *dev_priv = to_i915(dev); |
52a05c30 | 1274 | struct pci_dev *pdev = dev_priv->drm.pdev; |
3bad0781 | 1275 | |
0673ad47 CW |
1276 | intel_fbdev_fini(dev); |
1277 | ||
bf9e8429 | 1278 | if (i915_gem_suspend(dev_priv)) |
42f5551d | 1279 | DRM_ERROR("failed to idle hardware; continuing to unload!\n"); |
ce1bb329 | 1280 | |
0673ad47 CW |
1281 | intel_display_power_get(dev_priv, POWER_DOMAIN_INIT); |
1282 | ||
1283 | i915_driver_unregister(dev_priv); | |
1284 | ||
1285 | drm_vblank_cleanup(dev); | |
1286 | ||
1287 | intel_modeset_cleanup(dev); | |
1288 | ||
3bad0781 | 1289 | /* |
0673ad47 CW |
1290 | * free the memory space allocated for the child device |
1291 | * config parsed from VBT | |
3bad0781 | 1292 | */ |
0673ad47 CW |
1293 | if (dev_priv->vbt.child_dev && dev_priv->vbt.child_dev_num) { |
1294 | kfree(dev_priv->vbt.child_dev); | |
1295 | dev_priv->vbt.child_dev = NULL; | |
1296 | dev_priv->vbt.child_dev_num = 0; | |
1297 | } | |
1298 | kfree(dev_priv->vbt.sdvo_lvds_vbt_mode); | |
1299 | dev_priv->vbt.sdvo_lvds_vbt_mode = NULL; | |
1300 | kfree(dev_priv->vbt.lfp_lvds_vbt_mode); | |
1301 | dev_priv->vbt.lfp_lvds_vbt_mode = NULL; | |
3bad0781 | 1302 | |
52a05c30 DW |
1303 | vga_switcheroo_unregister_client(pdev); |
1304 | vga_client_register(pdev, NULL, NULL, NULL); | |
bcdb72ac | 1305 | |
0673ad47 | 1306 | intel_csr_ucode_fini(dev_priv); |
bcdb72ac | 1307 | |
0673ad47 CW |
1308 | /* Free error state after interrupts are fully disabled. */ |
1309 | cancel_delayed_work_sync(&dev_priv->gpu_error.hangcheck_work); | |
12ff05e7 | 1310 | i915_destroy_error_state(dev_priv); |
0673ad47 CW |
1311 | |
1312 | /* Flush any outstanding unpin_work. */ | |
b7137e0c | 1313 | drain_workqueue(dev_priv->wq); |
0673ad47 | 1314 | |
bf9e8429 | 1315 | intel_guc_fini(dev_priv); |
fbbd37b3 | 1316 | i915_gem_fini(dev_priv); |
0673ad47 CW |
1317 | intel_fbc_cleanup_cfb(dev_priv); |
1318 | ||
1319 | intel_power_domains_fini(dev_priv); | |
1320 | ||
1321 | i915_driver_cleanup_hw(dev_priv); | |
1322 | i915_driver_cleanup_mmio(dev_priv); | |
1323 | ||
1324 | intel_display_power_put(dev_priv, POWER_DOMAIN_INIT); | |
1325 | ||
1326 | i915_driver_cleanup_early(dev_priv); | |
3bad0781 ZW |
1327 | } |
1328 | ||
0673ad47 | 1329 | static int i915_driver_open(struct drm_device *dev, struct drm_file *file) |
2911a35b | 1330 | { |
0673ad47 | 1331 | int ret; |
2911a35b | 1332 | |
0673ad47 CW |
1333 | ret = i915_gem_open(dev, file); |
1334 | if (ret) | |
1335 | return ret; | |
2911a35b | 1336 | |
0673ad47 CW |
1337 | return 0; |
1338 | } | |
71386ef9 | 1339 | |
0673ad47 CW |
1340 | /** |
1341 | * i915_driver_lastclose - clean up after all DRM clients have exited | |
1342 | * @dev: DRM device | |
1343 | * | |
1344 | * Take care of cleaning up after all DRM clients have exited. In the | |
1345 | * mode setting case, we want to restore the kernel's initial mode (just | |
1346 | * in case the last client left us in a bad state). | |
1347 | * | |
1348 | * Additionally, in the non-mode setting case, we'll tear down the GTT | |
1349 | * and DMA structures, since the kernel won't be using them, and clea | |
1350 | * up any GEM state. | |
1351 | */ | |
1352 | static void i915_driver_lastclose(struct drm_device *dev) | |
1353 | { | |
1354 | intel_fbdev_restore_mode(dev); | |
1355 | vga_switcheroo_process_delayed_switch(); | |
1356 | } | |
2911a35b | 1357 | |
0673ad47 CW |
1358 | static void i915_driver_preclose(struct drm_device *dev, struct drm_file *file) |
1359 | { | |
1360 | mutex_lock(&dev->struct_mutex); | |
1361 | i915_gem_context_close(dev, file); | |
1362 | i915_gem_release(dev, file); | |
1363 | mutex_unlock(&dev->struct_mutex); | |
1364 | } | |
1365 | ||
1366 | static void i915_driver_postclose(struct drm_device *dev, struct drm_file *file) | |
1367 | { | |
1368 | struct drm_i915_file_private *file_priv = file->driver_priv; | |
1369 | ||
1370 | kfree(file_priv); | |
2911a35b BW |
1371 | } |
1372 | ||
07f9cd0b ID |
1373 | static void intel_suspend_encoders(struct drm_i915_private *dev_priv) |
1374 | { | |
91c8a326 | 1375 | struct drm_device *dev = &dev_priv->drm; |
19c8054c | 1376 | struct intel_encoder *encoder; |
07f9cd0b ID |
1377 | |
1378 | drm_modeset_lock_all(dev); | |
19c8054c JN |
1379 | for_each_intel_encoder(dev, encoder) |
1380 | if (encoder->suspend) | |
1381 | encoder->suspend(encoder); | |
07f9cd0b ID |
1382 | drm_modeset_unlock_all(dev); |
1383 | } | |
1384 | ||
1a5df187 PZ |
1385 | static int vlv_resume_prepare(struct drm_i915_private *dev_priv, |
1386 | bool rpm_resume); | |
507e126e | 1387 | static int vlv_suspend_complete(struct drm_i915_private *dev_priv); |
f75a1985 | 1388 | |
bc87229f ID |
1389 | static bool suspend_to_idle(struct drm_i915_private *dev_priv) |
1390 | { | |
1391 | #if IS_ENABLED(CONFIG_ACPI_SLEEP) | |
1392 | if (acpi_target_system_state() < ACPI_STATE_S3) | |
1393 | return true; | |
1394 | #endif | |
1395 | return false; | |
1396 | } | |
ebc32824 | 1397 | |
5e365c39 | 1398 | static int i915_drm_suspend(struct drm_device *dev) |
ba8bbcf6 | 1399 | { |
fac5e23e | 1400 | struct drm_i915_private *dev_priv = to_i915(dev); |
52a05c30 | 1401 | struct pci_dev *pdev = dev_priv->drm.pdev; |
e5747e3a | 1402 | pci_power_t opregion_target_state; |
d5818938 | 1403 | int error; |
61caf87c | 1404 | |
b8efb17b ZR |
1405 | /* ignore lid events during suspend */ |
1406 | mutex_lock(&dev_priv->modeset_restore_lock); | |
1407 | dev_priv->modeset_restore = MODESET_SUSPENDED; | |
1408 | mutex_unlock(&dev_priv->modeset_restore_lock); | |
1409 | ||
1f814dac ID |
1410 | disable_rpm_wakeref_asserts(dev_priv); |
1411 | ||
c67a470b PZ |
1412 | /* We do a lot of poking in a lot of registers, make sure they work |
1413 | * properly. */ | |
da7e29bd | 1414 | intel_display_set_init_power(dev_priv, true); |
cb10799c | 1415 | |
5bcf719b DA |
1416 | drm_kms_helper_poll_disable(dev); |
1417 | ||
52a05c30 | 1418 | pci_save_state(pdev); |
ba8bbcf6 | 1419 | |
bf9e8429 | 1420 | error = i915_gem_suspend(dev_priv); |
d5818938 | 1421 | if (error) { |
52a05c30 | 1422 | dev_err(&pdev->dev, |
d5818938 | 1423 | "GEM idle failed, resume might fail\n"); |
1f814dac | 1424 | goto out; |
d5818938 | 1425 | } |
db1b76ca | 1426 | |
bf9e8429 | 1427 | intel_guc_suspend(dev_priv); |
a1c41994 | 1428 | |
6b72d486 | 1429 | intel_display_suspend(dev); |
2eb5252e | 1430 | |
d5818938 | 1431 | intel_dp_mst_suspend(dev); |
7d708ee4 | 1432 | |
d5818938 DV |
1433 | intel_runtime_pm_disable_interrupts(dev_priv); |
1434 | intel_hpd_cancel_work(dev_priv); | |
09b64267 | 1435 | |
d5818938 | 1436 | intel_suspend_encoders(dev_priv); |
0e32b39c | 1437 | |
712bf364 | 1438 | intel_suspend_hw(dev_priv); |
5669fcac | 1439 | |
275a991c | 1440 | i915_gem_suspend_gtt_mappings(dev_priv); |
828c7908 | 1441 | |
af6dc742 | 1442 | i915_save_state(dev_priv); |
9e06dd39 | 1443 | |
bc87229f | 1444 | opregion_target_state = suspend_to_idle(dev_priv) ? PCI_D1 : PCI_D3cold; |
6f9f4b7a | 1445 | intel_opregion_notify_adapter(dev_priv, opregion_target_state); |
e5747e3a | 1446 | |
dc97997a | 1447 | intel_uncore_forcewake_reset(dev_priv, false); |
03d92e47 | 1448 | intel_opregion_unregister(dev_priv); |
8ee1c3db | 1449 | |
82e3b8c1 | 1450 | intel_fbdev_set_suspend(dev, FBINFO_STATE_SUSPENDED, true); |
3fa016a0 | 1451 | |
62d5d69b MK |
1452 | dev_priv->suspend_count++; |
1453 | ||
f74ed08d | 1454 | intel_csr_ucode_suspend(dev_priv); |
f514c2d8 | 1455 | |
1f814dac ID |
1456 | out: |
1457 | enable_rpm_wakeref_asserts(dev_priv); | |
1458 | ||
1459 | return error; | |
84b79f8d RW |
1460 | } |
1461 | ||
c49d13ee | 1462 | static int i915_drm_suspend_late(struct drm_device *dev, bool hibernation) |
c3c09c95 | 1463 | { |
c49d13ee | 1464 | struct drm_i915_private *dev_priv = to_i915(dev); |
52a05c30 | 1465 | struct pci_dev *pdev = dev_priv->drm.pdev; |
bc87229f | 1466 | bool fw_csr; |
c3c09c95 ID |
1467 | int ret; |
1468 | ||
1f814dac ID |
1469 | disable_rpm_wakeref_asserts(dev_priv); |
1470 | ||
4c494a57 ID |
1471 | intel_display_set_init_power(dev_priv, false); |
1472 | ||
a7c8125f ID |
1473 | fw_csr = !IS_BROXTON(dev_priv) && |
1474 | suspend_to_idle(dev_priv) && dev_priv->csr.dmc_payload; | |
bc87229f ID |
1475 | /* |
1476 | * In case of firmware assisted context save/restore don't manually | |
1477 | * deinit the power domains. This also means the CSR/DMC firmware will | |
1478 | * stay active, it will power down any HW resources as required and | |
1479 | * also enable deeper system power states that would be blocked if the | |
1480 | * firmware was inactive. | |
1481 | */ | |
1482 | if (!fw_csr) | |
1483 | intel_power_domains_suspend(dev_priv); | |
73dfc227 | 1484 | |
507e126e | 1485 | ret = 0; |
b8aea3d1 | 1486 | if (IS_BROXTON(dev_priv)) |
507e126e | 1487 | bxt_enable_dc9(dev_priv); |
b8aea3d1 | 1488 | else if (IS_HASWELL(dev_priv) || IS_BROADWELL(dev_priv)) |
507e126e ID |
1489 | hsw_enable_pc8(dev_priv); |
1490 | else if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) | |
1491 | ret = vlv_suspend_complete(dev_priv); | |
c3c09c95 ID |
1492 | |
1493 | if (ret) { | |
1494 | DRM_ERROR("Suspend complete failed: %d\n", ret); | |
bc87229f ID |
1495 | if (!fw_csr) |
1496 | intel_power_domains_init_hw(dev_priv, true); | |
c3c09c95 | 1497 | |
1f814dac | 1498 | goto out; |
c3c09c95 ID |
1499 | } |
1500 | ||
52a05c30 | 1501 | pci_disable_device(pdev); |
ab3be73f | 1502 | /* |
54875571 | 1503 | * During hibernation on some platforms the BIOS may try to access |
ab3be73f ID |
1504 | * the device even though it's already in D3 and hang the machine. So |
1505 | * leave the device in D0 on those platforms and hope the BIOS will | |
54875571 ID |
1506 | * power down the device properly. The issue was seen on multiple old |
1507 | * GENs with different BIOS vendors, so having an explicit blacklist | |
1508 | * is inpractical; apply the workaround on everything pre GEN6. The | |
1509 | * platforms where the issue was seen: | |
1510 | * Lenovo Thinkpad X301, X61s, X60, T60, X41 | |
1511 | * Fujitsu FSC S7110 | |
1512 | * Acer Aspire 1830T | |
ab3be73f | 1513 | */ |
514e1d64 | 1514 | if (!(hibernation && INTEL_GEN(dev_priv) < 6)) |
52a05c30 | 1515 | pci_set_power_state(pdev, PCI_D3hot); |
c3c09c95 | 1516 | |
bc87229f ID |
1517 | dev_priv->suspended_to_idle = suspend_to_idle(dev_priv); |
1518 | ||
1f814dac ID |
1519 | out: |
1520 | enable_rpm_wakeref_asserts(dev_priv); | |
1521 | ||
1522 | return ret; | |
c3c09c95 ID |
1523 | } |
1524 | ||
a9a251c2 | 1525 | static int i915_suspend_switcheroo(struct drm_device *dev, pm_message_t state) |
84b79f8d RW |
1526 | { |
1527 | int error; | |
1528 | ||
ded8b07d | 1529 | if (!dev) { |
84b79f8d RW |
1530 | DRM_ERROR("dev: %p\n", dev); |
1531 | DRM_ERROR("DRM not initialized, aborting suspend.\n"); | |
1532 | return -ENODEV; | |
1533 | } | |
1534 | ||
0b14cbd2 ID |
1535 | if (WARN_ON_ONCE(state.event != PM_EVENT_SUSPEND && |
1536 | state.event != PM_EVENT_FREEZE)) | |
1537 | return -EINVAL; | |
5bcf719b DA |
1538 | |
1539 | if (dev->switch_power_state == DRM_SWITCH_POWER_OFF) | |
1540 | return 0; | |
6eecba33 | 1541 | |
5e365c39 | 1542 | error = i915_drm_suspend(dev); |
84b79f8d RW |
1543 | if (error) |
1544 | return error; | |
1545 | ||
ab3be73f | 1546 | return i915_drm_suspend_late(dev, false); |
ba8bbcf6 JB |
1547 | } |
1548 | ||
5e365c39 | 1549 | static int i915_drm_resume(struct drm_device *dev) |
76c4b250 | 1550 | { |
fac5e23e | 1551 | struct drm_i915_private *dev_priv = to_i915(dev); |
ac840ae5 | 1552 | int ret; |
9d49c0ef | 1553 | |
1f814dac | 1554 | disable_rpm_wakeref_asserts(dev_priv); |
abc80abd | 1555 | intel_sanitize_gt_powersave(dev_priv); |
1f814dac | 1556 | |
97d6d7ab | 1557 | ret = i915_ggtt_enable_hw(dev_priv); |
ac840ae5 VS |
1558 | if (ret) |
1559 | DRM_ERROR("failed to re-enable GGTT\n"); | |
1560 | ||
f74ed08d ID |
1561 | intel_csr_ucode_resume(dev_priv); |
1562 | ||
bf9e8429 | 1563 | i915_gem_resume(dev_priv); |
9d49c0ef | 1564 | |
af6dc742 | 1565 | i915_restore_state(dev_priv); |
8090ba8c | 1566 | intel_pps_unlock_regs_wa(dev_priv); |
6f9f4b7a | 1567 | intel_opregion_setup(dev_priv); |
61caf87c | 1568 | |
c39055b0 | 1569 | intel_init_pch_refclk(dev_priv); |
1833b134 | 1570 | |
364aece0 PA |
1571 | /* |
1572 | * Interrupts have to be enabled before any batches are run. If not the | |
1573 | * GPU will hang. i915_gem_init_hw() will initiate batches to | |
1574 | * update/restore the context. | |
1575 | * | |
908764f6 ID |
1576 | * drm_mode_config_reset() needs AUX interrupts. |
1577 | * | |
364aece0 PA |
1578 | * Modeset enabling in intel_modeset_init_hw() also needs working |
1579 | * interrupts. | |
1580 | */ | |
1581 | intel_runtime_pm_enable_interrupts(dev_priv); | |
1582 | ||
908764f6 ID |
1583 | drm_mode_config_reset(dev); |
1584 | ||
d5818938 | 1585 | mutex_lock(&dev->struct_mutex); |
bf9e8429 | 1586 | if (i915_gem_init_hw(dev_priv)) { |
d5818938 | 1587 | DRM_ERROR("failed to re-initialize GPU, declaring wedged!\n"); |
821ed7df | 1588 | i915_gem_set_wedged(dev_priv); |
d5818938 DV |
1589 | } |
1590 | mutex_unlock(&dev->struct_mutex); | |
226485e9 | 1591 | |
bf9e8429 | 1592 | intel_guc_resume(dev_priv); |
a1c41994 | 1593 | |
d5818938 | 1594 | intel_modeset_init_hw(dev); |
24576d23 | 1595 | |
d5818938 DV |
1596 | spin_lock_irq(&dev_priv->irq_lock); |
1597 | if (dev_priv->display.hpd_irq_setup) | |
91d14251 | 1598 | dev_priv->display.hpd_irq_setup(dev_priv); |
d5818938 | 1599 | spin_unlock_irq(&dev_priv->irq_lock); |
0e32b39c | 1600 | |
d5818938 | 1601 | intel_dp_mst_resume(dev); |
e7d6f7d7 | 1602 | |
a16b7658 L |
1603 | intel_display_resume(dev); |
1604 | ||
e0b70061 L |
1605 | drm_kms_helper_poll_enable(dev); |
1606 | ||
d5818938 DV |
1607 | /* |
1608 | * ... but also need to make sure that hotplug processing | |
1609 | * doesn't cause havoc. Like in the driver load code we don't | |
1610 | * bother with the tiny race here where we might loose hotplug | |
1611 | * notifications. | |
1612 | * */ | |
1613 | intel_hpd_init(dev_priv); | |
1daed3fb | 1614 | |
03d92e47 | 1615 | intel_opregion_register(dev_priv); |
44834a67 | 1616 | |
82e3b8c1 | 1617 | intel_fbdev_set_suspend(dev, FBINFO_STATE_RUNNING, false); |
073f34d9 | 1618 | |
b8efb17b ZR |
1619 | mutex_lock(&dev_priv->modeset_restore_lock); |
1620 | dev_priv->modeset_restore = MODESET_DONE; | |
1621 | mutex_unlock(&dev_priv->modeset_restore_lock); | |
8a187455 | 1622 | |
6f9f4b7a | 1623 | intel_opregion_notify_adapter(dev_priv, PCI_D0); |
e5747e3a | 1624 | |
54b4f68f | 1625 | intel_autoenable_gt_powersave(dev_priv); |
ee6f280e | 1626 | |
1f814dac ID |
1627 | enable_rpm_wakeref_asserts(dev_priv); |
1628 | ||
074c6ada | 1629 | return 0; |
84b79f8d RW |
1630 | } |
1631 | ||
5e365c39 | 1632 | static int i915_drm_resume_early(struct drm_device *dev) |
84b79f8d | 1633 | { |
fac5e23e | 1634 | struct drm_i915_private *dev_priv = to_i915(dev); |
52a05c30 | 1635 | struct pci_dev *pdev = dev_priv->drm.pdev; |
44410cd0 | 1636 | int ret; |
36d61e67 | 1637 | |
76c4b250 ID |
1638 | /* |
1639 | * We have a resume ordering issue with the snd-hda driver also | |
1640 | * requiring our device to be power up. Due to the lack of a | |
1641 | * parent/child relationship we currently solve this with an early | |
1642 | * resume hook. | |
1643 | * | |
1644 | * FIXME: This should be solved with a special hdmi sink device or | |
1645 | * similar so that power domains can be employed. | |
1646 | */ | |
44410cd0 ID |
1647 | |
1648 | /* | |
1649 | * Note that we need to set the power state explicitly, since we | |
1650 | * powered off the device during freeze and the PCI core won't power | |
1651 | * it back up for us during thaw. Powering off the device during | |
1652 | * freeze is not a hard requirement though, and during the | |
1653 | * suspend/resume phases the PCI core makes sure we get here with the | |
1654 | * device powered on. So in case we change our freeze logic and keep | |
1655 | * the device powered we can also remove the following set power state | |
1656 | * call. | |
1657 | */ | |
52a05c30 | 1658 | ret = pci_set_power_state(pdev, PCI_D0); |
44410cd0 ID |
1659 | if (ret) { |
1660 | DRM_ERROR("failed to set PCI D0 power state (%d)\n", ret); | |
1661 | goto out; | |
1662 | } | |
1663 | ||
1664 | /* | |
1665 | * Note that pci_enable_device() first enables any parent bridge | |
1666 | * device and only then sets the power state for this device. The | |
1667 | * bridge enabling is a nop though, since bridge devices are resumed | |
1668 | * first. The order of enabling power and enabling the device is | |
1669 | * imposed by the PCI core as described above, so here we preserve the | |
1670 | * same order for the freeze/thaw phases. | |
1671 | * | |
1672 | * TODO: eventually we should remove pci_disable_device() / | |
1673 | * pci_enable_enable_device() from suspend/resume. Due to how they | |
1674 | * depend on the device enable refcount we can't anyway depend on them | |
1675 | * disabling/enabling the device. | |
1676 | */ | |
52a05c30 | 1677 | if (pci_enable_device(pdev)) { |
bc87229f ID |
1678 | ret = -EIO; |
1679 | goto out; | |
1680 | } | |
84b79f8d | 1681 | |
52a05c30 | 1682 | pci_set_master(pdev); |
84b79f8d | 1683 | |
1f814dac ID |
1684 | disable_rpm_wakeref_asserts(dev_priv); |
1685 | ||
666a4537 | 1686 | if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) |
1a5df187 | 1687 | ret = vlv_resume_prepare(dev_priv, false); |
36d61e67 | 1688 | if (ret) |
ff0b187f DL |
1689 | DRM_ERROR("Resume prepare failed: %d, continuing anyway\n", |
1690 | ret); | |
36d61e67 | 1691 | |
dc97997a | 1692 | intel_uncore_early_sanitize(dev_priv, true); |
efee833a | 1693 | |
dc97997a | 1694 | if (IS_BROXTON(dev_priv)) { |
da2f41d1 ID |
1695 | if (!dev_priv->suspended_to_idle) |
1696 | gen9_sanitize_dc_state(dev_priv); | |
507e126e | 1697 | bxt_disable_dc9(dev_priv); |
da2f41d1 | 1698 | } else if (IS_HASWELL(dev_priv) || IS_BROADWELL(dev_priv)) { |
a9a6b73a | 1699 | hsw_disable_pc8(dev_priv); |
da2f41d1 | 1700 | } |
efee833a | 1701 | |
dc97997a | 1702 | intel_uncore_sanitize(dev_priv); |
bc87229f | 1703 | |
a7c8125f ID |
1704 | if (IS_BROXTON(dev_priv) || |
1705 | !(dev_priv->suspended_to_idle && dev_priv->csr.dmc_payload)) | |
bc87229f ID |
1706 | intel_power_domains_init_hw(dev_priv, true); |
1707 | ||
6e35e8ab ID |
1708 | enable_rpm_wakeref_asserts(dev_priv); |
1709 | ||
bc87229f ID |
1710 | out: |
1711 | dev_priv->suspended_to_idle = false; | |
36d61e67 ID |
1712 | |
1713 | return ret; | |
76c4b250 ID |
1714 | } |
1715 | ||
7f26cb88 | 1716 | static int i915_resume_switcheroo(struct drm_device *dev) |
76c4b250 | 1717 | { |
50a0072f | 1718 | int ret; |
76c4b250 | 1719 | |
097dd837 ID |
1720 | if (dev->switch_power_state == DRM_SWITCH_POWER_OFF) |
1721 | return 0; | |
1722 | ||
5e365c39 | 1723 | ret = i915_drm_resume_early(dev); |
50a0072f ID |
1724 | if (ret) |
1725 | return ret; | |
1726 | ||
5a17514e ID |
1727 | return i915_drm_resume(dev); |
1728 | } | |
1729 | ||
9e60ab03 CW |
1730 | static void disable_engines_irq(struct drm_i915_private *dev_priv) |
1731 | { | |
1732 | struct intel_engine_cs *engine; | |
3b3f1650 | 1733 | enum intel_engine_id id; |
9e60ab03 CW |
1734 | |
1735 | /* Ensure irq handler finishes, and not run again. */ | |
1736 | disable_irq(dev_priv->drm.irq); | |
3b3f1650 | 1737 | for_each_engine(engine, dev_priv, id) |
9e60ab03 CW |
1738 | tasklet_kill(&engine->irq_tasklet); |
1739 | } | |
1740 | ||
1741 | static void enable_engines_irq(struct drm_i915_private *dev_priv) | |
1742 | { | |
1743 | enable_irq(dev_priv->drm.irq); | |
1744 | } | |
1745 | ||
11ed50ec | 1746 | /** |
f3953dcb | 1747 | * i915_reset - reset chip after a hang |
11ed50ec | 1748 | * @dev: drm device to reset |
11ed50ec | 1749 | * |
780f262a CW |
1750 | * Reset the chip. Useful if a hang is detected. Marks the device as wedged |
1751 | * on failure. | |
11ed50ec | 1752 | * |
221fe799 CW |
1753 | * Caller must hold the struct_mutex. |
1754 | * | |
11ed50ec BG |
1755 | * Procedure is fairly simple: |
1756 | * - reset the chip using the reset reg | |
1757 | * - re-init context state | |
1758 | * - re-init hardware status page | |
1759 | * - re-init ring buffer | |
1760 | * - re-init interrupt state | |
1761 | * - re-init display | |
1762 | */ | |
780f262a | 1763 | void i915_reset(struct drm_i915_private *dev_priv) |
11ed50ec | 1764 | { |
d98c52cf | 1765 | struct i915_gpu_error *error = &dev_priv->gpu_error; |
0573ed4a | 1766 | int ret; |
11ed50ec | 1767 | |
bf9e8429 | 1768 | lockdep_assert_held(&dev_priv->drm.struct_mutex); |
221fe799 CW |
1769 | |
1770 | if (!test_and_clear_bit(I915_RESET_IN_PROGRESS, &error->flags)) | |
780f262a | 1771 | return; |
11ed50ec | 1772 | |
d98c52cf | 1773 | /* Clear any previous failed attempts at recovery. Time to try again. */ |
8af29b0c CW |
1774 | __clear_bit(I915_WEDGED, &error->flags); |
1775 | error->reset_count++; | |
d98c52cf | 1776 | |
7b4d3a16 | 1777 | pr_notice("drm/i915: Resetting chip after gpu hang\n"); |
9e60ab03 CW |
1778 | |
1779 | disable_engines_irq(dev_priv); | |
dc97997a | 1780 | ret = intel_gpu_reset(dev_priv, ALL_ENGINES); |
9e60ab03 CW |
1781 | enable_engines_irq(dev_priv); |
1782 | ||
0573ed4a | 1783 | if (ret) { |
804e59a8 CW |
1784 | if (ret != -ENODEV) |
1785 | DRM_ERROR("Failed to reset chip: %i\n", ret); | |
1786 | else | |
1787 | DRM_DEBUG_DRIVER("GPU reset disabled\n"); | |
d98c52cf | 1788 | goto error; |
11ed50ec BG |
1789 | } |
1790 | ||
821ed7df | 1791 | i915_gem_reset(dev_priv); |
1362b776 VS |
1792 | intel_overlay_reset(dev_priv); |
1793 | ||
11ed50ec BG |
1794 | /* Ok, now get things going again... */ |
1795 | ||
1796 | /* | |
1797 | * Everything depends on having the GTT running, so we need to start | |
1798 | * there. Fortunately we don't need to do this unless we reset the | |
1799 | * chip at a PCI level. | |
1800 | * | |
1801 | * Next we need to restore the context, but we don't use those | |
1802 | * yet either... | |
1803 | * | |
1804 | * Ring buffer needs to be re-initialized in the KMS case, or if X | |
1805 | * was running at the time of the reset (i.e. we weren't VT | |
1806 | * switched away). | |
1807 | */ | |
bf9e8429 | 1808 | ret = i915_gem_init_hw(dev_priv); |
33d30a9c DV |
1809 | if (ret) { |
1810 | DRM_ERROR("Failed hw init on reset %d\n", ret); | |
d98c52cf | 1811 | goto error; |
11ed50ec BG |
1812 | } |
1813 | ||
c2a126a4 CW |
1814 | i915_queue_hangcheck(dev_priv); |
1815 | ||
780f262a CW |
1816 | wakeup: |
1817 | wake_up_bit(&error->flags, I915_RESET_IN_PROGRESS); | |
1818 | return; | |
d98c52cf CW |
1819 | |
1820 | error: | |
821ed7df | 1821 | i915_gem_set_wedged(dev_priv); |
780f262a | 1822 | goto wakeup; |
11ed50ec BG |
1823 | } |
1824 | ||
c49d13ee | 1825 | static int i915_pm_suspend(struct device *kdev) |
112b715e | 1826 | { |
c49d13ee DW |
1827 | struct pci_dev *pdev = to_pci_dev(kdev); |
1828 | struct drm_device *dev = pci_get_drvdata(pdev); | |
112b715e | 1829 | |
c49d13ee DW |
1830 | if (!dev) { |
1831 | dev_err(kdev, "DRM not initialized, aborting suspend.\n"); | |
84b79f8d RW |
1832 | return -ENODEV; |
1833 | } | |
112b715e | 1834 | |
c49d13ee | 1835 | if (dev->switch_power_state == DRM_SWITCH_POWER_OFF) |
5bcf719b DA |
1836 | return 0; |
1837 | ||
c49d13ee | 1838 | return i915_drm_suspend(dev); |
76c4b250 ID |
1839 | } |
1840 | ||
c49d13ee | 1841 | static int i915_pm_suspend_late(struct device *kdev) |
76c4b250 | 1842 | { |
c49d13ee | 1843 | struct drm_device *dev = &kdev_to_i915(kdev)->drm; |
76c4b250 ID |
1844 | |
1845 | /* | |
c965d995 | 1846 | * We have a suspend ordering issue with the snd-hda driver also |
76c4b250 ID |
1847 | * requiring our device to be power up. Due to the lack of a |
1848 | * parent/child relationship we currently solve this with an late | |
1849 | * suspend hook. | |
1850 | * | |
1851 | * FIXME: This should be solved with a special hdmi sink device or | |
1852 | * similar so that power domains can be employed. | |
1853 | */ | |
c49d13ee | 1854 | if (dev->switch_power_state == DRM_SWITCH_POWER_OFF) |
76c4b250 | 1855 | return 0; |
112b715e | 1856 | |
c49d13ee | 1857 | return i915_drm_suspend_late(dev, false); |
ab3be73f ID |
1858 | } |
1859 | ||
c49d13ee | 1860 | static int i915_pm_poweroff_late(struct device *kdev) |
ab3be73f | 1861 | { |
c49d13ee | 1862 | struct drm_device *dev = &kdev_to_i915(kdev)->drm; |
ab3be73f | 1863 | |
c49d13ee | 1864 | if (dev->switch_power_state == DRM_SWITCH_POWER_OFF) |
ab3be73f ID |
1865 | return 0; |
1866 | ||
c49d13ee | 1867 | return i915_drm_suspend_late(dev, true); |
cbda12d7 ZW |
1868 | } |
1869 | ||
c49d13ee | 1870 | static int i915_pm_resume_early(struct device *kdev) |
76c4b250 | 1871 | { |
c49d13ee | 1872 | struct drm_device *dev = &kdev_to_i915(kdev)->drm; |
76c4b250 | 1873 | |
c49d13ee | 1874 | if (dev->switch_power_state == DRM_SWITCH_POWER_OFF) |
097dd837 ID |
1875 | return 0; |
1876 | ||
c49d13ee | 1877 | return i915_drm_resume_early(dev); |
76c4b250 ID |
1878 | } |
1879 | ||
c49d13ee | 1880 | static int i915_pm_resume(struct device *kdev) |
cbda12d7 | 1881 | { |
c49d13ee | 1882 | struct drm_device *dev = &kdev_to_i915(kdev)->drm; |
84b79f8d | 1883 | |
c49d13ee | 1884 | if (dev->switch_power_state == DRM_SWITCH_POWER_OFF) |
097dd837 ID |
1885 | return 0; |
1886 | ||
c49d13ee | 1887 | return i915_drm_resume(dev); |
cbda12d7 ZW |
1888 | } |
1889 | ||
1f19ac2a | 1890 | /* freeze: before creating the hibernation_image */ |
c49d13ee | 1891 | static int i915_pm_freeze(struct device *kdev) |
1f19ac2a | 1892 | { |
6a800eab CW |
1893 | int ret; |
1894 | ||
1895 | ret = i915_pm_suspend(kdev); | |
1896 | if (ret) | |
1897 | return ret; | |
1898 | ||
1899 | ret = i915_gem_freeze(kdev_to_i915(kdev)); | |
1900 | if (ret) | |
1901 | return ret; | |
1902 | ||
1903 | return 0; | |
1f19ac2a CW |
1904 | } |
1905 | ||
c49d13ee | 1906 | static int i915_pm_freeze_late(struct device *kdev) |
1f19ac2a | 1907 | { |
461fb99c CW |
1908 | int ret; |
1909 | ||
c49d13ee | 1910 | ret = i915_pm_suspend_late(kdev); |
461fb99c CW |
1911 | if (ret) |
1912 | return ret; | |
1913 | ||
c49d13ee | 1914 | ret = i915_gem_freeze_late(kdev_to_i915(kdev)); |
461fb99c CW |
1915 | if (ret) |
1916 | return ret; | |
1917 | ||
1918 | return 0; | |
1f19ac2a CW |
1919 | } |
1920 | ||
1921 | /* thaw: called after creating the hibernation image, but before turning off. */ | |
c49d13ee | 1922 | static int i915_pm_thaw_early(struct device *kdev) |
1f19ac2a | 1923 | { |
c49d13ee | 1924 | return i915_pm_resume_early(kdev); |
1f19ac2a CW |
1925 | } |
1926 | ||
c49d13ee | 1927 | static int i915_pm_thaw(struct device *kdev) |
1f19ac2a | 1928 | { |
c49d13ee | 1929 | return i915_pm_resume(kdev); |
1f19ac2a CW |
1930 | } |
1931 | ||
1932 | /* restore: called after loading the hibernation image. */ | |
c49d13ee | 1933 | static int i915_pm_restore_early(struct device *kdev) |
1f19ac2a | 1934 | { |
c49d13ee | 1935 | return i915_pm_resume_early(kdev); |
1f19ac2a CW |
1936 | } |
1937 | ||
c49d13ee | 1938 | static int i915_pm_restore(struct device *kdev) |
1f19ac2a | 1939 | { |
c49d13ee | 1940 | return i915_pm_resume(kdev); |
1f19ac2a CW |
1941 | } |
1942 | ||
ddeea5b0 ID |
1943 | /* |
1944 | * Save all Gunit registers that may be lost after a D3 and a subsequent | |
1945 | * S0i[R123] transition. The list of registers needing a save/restore is | |
1946 | * defined in the VLV2_S0IXRegs document. This documents marks all Gunit | |
1947 | * registers in the following way: | |
1948 | * - Driver: saved/restored by the driver | |
1949 | * - Punit : saved/restored by the Punit firmware | |
1950 | * - No, w/o marking: no need to save/restore, since the register is R/O or | |
1951 | * used internally by the HW in a way that doesn't depend | |
1952 | * keeping the content across a suspend/resume. | |
1953 | * - Debug : used for debugging | |
1954 | * | |
1955 | * We save/restore all registers marked with 'Driver', with the following | |
1956 | * exceptions: | |
1957 | * - Registers out of use, including also registers marked with 'Debug'. | |
1958 | * These have no effect on the driver's operation, so we don't save/restore | |
1959 | * them to reduce the overhead. | |
1960 | * - Registers that are fully setup by an initialization function called from | |
1961 | * the resume path. For example many clock gating and RPS/RC6 registers. | |
1962 | * - Registers that provide the right functionality with their reset defaults. | |
1963 | * | |
1964 | * TODO: Except for registers that based on the above 3 criteria can be safely | |
1965 | * ignored, we save/restore all others, practically treating the HW context as | |
1966 | * a black-box for the driver. Further investigation is needed to reduce the | |
1967 | * saved/restored registers even further, by following the same 3 criteria. | |
1968 | */ | |
1969 | static void vlv_save_gunit_s0ix_state(struct drm_i915_private *dev_priv) | |
1970 | { | |
1971 | struct vlv_s0ix_state *s = &dev_priv->vlv_s0ix_state; | |
1972 | int i; | |
1973 | ||
1974 | /* GAM 0x4000-0x4770 */ | |
1975 | s->wr_watermark = I915_READ(GEN7_WR_WATERMARK); | |
1976 | s->gfx_prio_ctrl = I915_READ(GEN7_GFX_PRIO_CTRL); | |
1977 | s->arb_mode = I915_READ(ARB_MODE); | |
1978 | s->gfx_pend_tlb0 = I915_READ(GEN7_GFX_PEND_TLB0); | |
1979 | s->gfx_pend_tlb1 = I915_READ(GEN7_GFX_PEND_TLB1); | |
1980 | ||
1981 | for (i = 0; i < ARRAY_SIZE(s->lra_limits); i++) | |
22dfe79f | 1982 | s->lra_limits[i] = I915_READ(GEN7_LRA_LIMITS(i)); |
ddeea5b0 ID |
1983 | |
1984 | s->media_max_req_count = I915_READ(GEN7_MEDIA_MAX_REQ_COUNT); | |
b5f1c97f | 1985 | s->gfx_max_req_count = I915_READ(GEN7_GFX_MAX_REQ_COUNT); |
ddeea5b0 ID |
1986 | |
1987 | s->render_hwsp = I915_READ(RENDER_HWS_PGA_GEN7); | |
1988 | s->ecochk = I915_READ(GAM_ECOCHK); | |
1989 | s->bsd_hwsp = I915_READ(BSD_HWS_PGA_GEN7); | |
1990 | s->blt_hwsp = I915_READ(BLT_HWS_PGA_GEN7); | |
1991 | ||
1992 | s->tlb_rd_addr = I915_READ(GEN7_TLB_RD_ADDR); | |
1993 | ||
1994 | /* MBC 0x9024-0x91D0, 0x8500 */ | |
1995 | s->g3dctl = I915_READ(VLV_G3DCTL); | |
1996 | s->gsckgctl = I915_READ(VLV_GSCKGCTL); | |
1997 | s->mbctl = I915_READ(GEN6_MBCTL); | |
1998 | ||
1999 | /* GCP 0x9400-0x9424, 0x8100-0x810C */ | |
2000 | s->ucgctl1 = I915_READ(GEN6_UCGCTL1); | |
2001 | s->ucgctl3 = I915_READ(GEN6_UCGCTL3); | |
2002 | s->rcgctl1 = I915_READ(GEN6_RCGCTL1); | |
2003 | s->rcgctl2 = I915_READ(GEN6_RCGCTL2); | |
2004 | s->rstctl = I915_READ(GEN6_RSTCTL); | |
2005 | s->misccpctl = I915_READ(GEN7_MISCCPCTL); | |
2006 | ||
2007 | /* GPM 0xA000-0xAA84, 0x8000-0x80FC */ | |
2008 | s->gfxpause = I915_READ(GEN6_GFXPAUSE); | |
2009 | s->rpdeuhwtc = I915_READ(GEN6_RPDEUHWTC); | |
2010 | s->rpdeuc = I915_READ(GEN6_RPDEUC); | |
2011 | s->ecobus = I915_READ(ECOBUS); | |
2012 | s->pwrdwnupctl = I915_READ(VLV_PWRDWNUPCTL); | |
2013 | s->rp_down_timeout = I915_READ(GEN6_RP_DOWN_TIMEOUT); | |
2014 | s->rp_deucsw = I915_READ(GEN6_RPDEUCSW); | |
2015 | s->rcubmabdtmr = I915_READ(GEN6_RCUBMABDTMR); | |
2016 | s->rcedata = I915_READ(VLV_RCEDATA); | |
2017 | s->spare2gh = I915_READ(VLV_SPAREG2H); | |
2018 | ||
2019 | /* Display CZ domain, 0x4400C-0x4402C, 0x4F000-0x4F11F */ | |
2020 | s->gt_imr = I915_READ(GTIMR); | |
2021 | s->gt_ier = I915_READ(GTIER); | |
2022 | s->pm_imr = I915_READ(GEN6_PMIMR); | |
2023 | s->pm_ier = I915_READ(GEN6_PMIER); | |
2024 | ||
2025 | for (i = 0; i < ARRAY_SIZE(s->gt_scratch); i++) | |
22dfe79f | 2026 | s->gt_scratch[i] = I915_READ(GEN7_GT_SCRATCH(i)); |
ddeea5b0 ID |
2027 | |
2028 | /* GT SA CZ domain, 0x100000-0x138124 */ | |
2029 | s->tilectl = I915_READ(TILECTL); | |
2030 | s->gt_fifoctl = I915_READ(GTFIFOCTL); | |
2031 | s->gtlc_wake_ctrl = I915_READ(VLV_GTLC_WAKE_CTRL); | |
2032 | s->gtlc_survive = I915_READ(VLV_GTLC_SURVIVABILITY_REG); | |
2033 | s->pmwgicz = I915_READ(VLV_PMWGICZ); | |
2034 | ||
2035 | /* Gunit-Display CZ domain, 0x182028-0x1821CF */ | |
2036 | s->gu_ctl0 = I915_READ(VLV_GU_CTL0); | |
2037 | s->gu_ctl1 = I915_READ(VLV_GU_CTL1); | |
9c25210f | 2038 | s->pcbr = I915_READ(VLV_PCBR); |
ddeea5b0 ID |
2039 | s->clock_gate_dis2 = I915_READ(VLV_GUNIT_CLOCK_GATE2); |
2040 | ||
2041 | /* | |
2042 | * Not saving any of: | |
2043 | * DFT, 0x9800-0x9EC0 | |
2044 | * SARB, 0xB000-0xB1FC | |
2045 | * GAC, 0x5208-0x524C, 0x14000-0x14C000 | |
2046 | * PCI CFG | |
2047 | */ | |
2048 | } | |
2049 | ||
2050 | static void vlv_restore_gunit_s0ix_state(struct drm_i915_private *dev_priv) | |
2051 | { | |
2052 | struct vlv_s0ix_state *s = &dev_priv->vlv_s0ix_state; | |
2053 | u32 val; | |
2054 | int i; | |
2055 | ||
2056 | /* GAM 0x4000-0x4770 */ | |
2057 | I915_WRITE(GEN7_WR_WATERMARK, s->wr_watermark); | |
2058 | I915_WRITE(GEN7_GFX_PRIO_CTRL, s->gfx_prio_ctrl); | |
2059 | I915_WRITE(ARB_MODE, s->arb_mode | (0xffff << 16)); | |
2060 | I915_WRITE(GEN7_GFX_PEND_TLB0, s->gfx_pend_tlb0); | |
2061 | I915_WRITE(GEN7_GFX_PEND_TLB1, s->gfx_pend_tlb1); | |
2062 | ||
2063 | for (i = 0; i < ARRAY_SIZE(s->lra_limits); i++) | |
22dfe79f | 2064 | I915_WRITE(GEN7_LRA_LIMITS(i), s->lra_limits[i]); |
ddeea5b0 ID |
2065 | |
2066 | I915_WRITE(GEN7_MEDIA_MAX_REQ_COUNT, s->media_max_req_count); | |
b5f1c97f | 2067 | I915_WRITE(GEN7_GFX_MAX_REQ_COUNT, s->gfx_max_req_count); |
ddeea5b0 ID |
2068 | |
2069 | I915_WRITE(RENDER_HWS_PGA_GEN7, s->render_hwsp); | |
2070 | I915_WRITE(GAM_ECOCHK, s->ecochk); | |
2071 | I915_WRITE(BSD_HWS_PGA_GEN7, s->bsd_hwsp); | |
2072 | I915_WRITE(BLT_HWS_PGA_GEN7, s->blt_hwsp); | |
2073 | ||
2074 | I915_WRITE(GEN7_TLB_RD_ADDR, s->tlb_rd_addr); | |
2075 | ||
2076 | /* MBC 0x9024-0x91D0, 0x8500 */ | |
2077 | I915_WRITE(VLV_G3DCTL, s->g3dctl); | |
2078 | I915_WRITE(VLV_GSCKGCTL, s->gsckgctl); | |
2079 | I915_WRITE(GEN6_MBCTL, s->mbctl); | |
2080 | ||
2081 | /* GCP 0x9400-0x9424, 0x8100-0x810C */ | |
2082 | I915_WRITE(GEN6_UCGCTL1, s->ucgctl1); | |
2083 | I915_WRITE(GEN6_UCGCTL3, s->ucgctl3); | |
2084 | I915_WRITE(GEN6_RCGCTL1, s->rcgctl1); | |
2085 | I915_WRITE(GEN6_RCGCTL2, s->rcgctl2); | |
2086 | I915_WRITE(GEN6_RSTCTL, s->rstctl); | |
2087 | I915_WRITE(GEN7_MISCCPCTL, s->misccpctl); | |
2088 | ||
2089 | /* GPM 0xA000-0xAA84, 0x8000-0x80FC */ | |
2090 | I915_WRITE(GEN6_GFXPAUSE, s->gfxpause); | |
2091 | I915_WRITE(GEN6_RPDEUHWTC, s->rpdeuhwtc); | |
2092 | I915_WRITE(GEN6_RPDEUC, s->rpdeuc); | |
2093 | I915_WRITE(ECOBUS, s->ecobus); | |
2094 | I915_WRITE(VLV_PWRDWNUPCTL, s->pwrdwnupctl); | |
2095 | I915_WRITE(GEN6_RP_DOWN_TIMEOUT,s->rp_down_timeout); | |
2096 | I915_WRITE(GEN6_RPDEUCSW, s->rp_deucsw); | |
2097 | I915_WRITE(GEN6_RCUBMABDTMR, s->rcubmabdtmr); | |
2098 | I915_WRITE(VLV_RCEDATA, s->rcedata); | |
2099 | I915_WRITE(VLV_SPAREG2H, s->spare2gh); | |
2100 | ||
2101 | /* Display CZ domain, 0x4400C-0x4402C, 0x4F000-0x4F11F */ | |
2102 | I915_WRITE(GTIMR, s->gt_imr); | |
2103 | I915_WRITE(GTIER, s->gt_ier); | |
2104 | I915_WRITE(GEN6_PMIMR, s->pm_imr); | |
2105 | I915_WRITE(GEN6_PMIER, s->pm_ier); | |
2106 | ||
2107 | for (i = 0; i < ARRAY_SIZE(s->gt_scratch); i++) | |
22dfe79f | 2108 | I915_WRITE(GEN7_GT_SCRATCH(i), s->gt_scratch[i]); |
ddeea5b0 ID |
2109 | |
2110 | /* GT SA CZ domain, 0x100000-0x138124 */ | |
2111 | I915_WRITE(TILECTL, s->tilectl); | |
2112 | I915_WRITE(GTFIFOCTL, s->gt_fifoctl); | |
2113 | /* | |
2114 | * Preserve the GT allow wake and GFX force clock bit, they are not | |
2115 | * be restored, as they are used to control the s0ix suspend/resume | |
2116 | * sequence by the caller. | |
2117 | */ | |
2118 | val = I915_READ(VLV_GTLC_WAKE_CTRL); | |
2119 | val &= VLV_GTLC_ALLOWWAKEREQ; | |
2120 | val |= s->gtlc_wake_ctrl & ~VLV_GTLC_ALLOWWAKEREQ; | |
2121 | I915_WRITE(VLV_GTLC_WAKE_CTRL, val); | |
2122 | ||
2123 | val = I915_READ(VLV_GTLC_SURVIVABILITY_REG); | |
2124 | val &= VLV_GFX_CLK_FORCE_ON_BIT; | |
2125 | val |= s->gtlc_survive & ~VLV_GFX_CLK_FORCE_ON_BIT; | |
2126 | I915_WRITE(VLV_GTLC_SURVIVABILITY_REG, val); | |
2127 | ||
2128 | I915_WRITE(VLV_PMWGICZ, s->pmwgicz); | |
2129 | ||
2130 | /* Gunit-Display CZ domain, 0x182028-0x1821CF */ | |
2131 | I915_WRITE(VLV_GU_CTL0, s->gu_ctl0); | |
2132 | I915_WRITE(VLV_GU_CTL1, s->gu_ctl1); | |
9c25210f | 2133 | I915_WRITE(VLV_PCBR, s->pcbr); |
ddeea5b0 ID |
2134 | I915_WRITE(VLV_GUNIT_CLOCK_GATE2, s->clock_gate_dis2); |
2135 | } | |
2136 | ||
650ad970 ID |
2137 | int vlv_force_gfx_clock(struct drm_i915_private *dev_priv, bool force_on) |
2138 | { | |
2139 | u32 val; | |
2140 | int err; | |
2141 | ||
650ad970 ID |
2142 | val = I915_READ(VLV_GTLC_SURVIVABILITY_REG); |
2143 | val &= ~VLV_GFX_CLK_FORCE_ON_BIT; | |
2144 | if (force_on) | |
2145 | val |= VLV_GFX_CLK_FORCE_ON_BIT; | |
2146 | I915_WRITE(VLV_GTLC_SURVIVABILITY_REG, val); | |
2147 | ||
2148 | if (!force_on) | |
2149 | return 0; | |
2150 | ||
c6ddc5f3 CW |
2151 | err = intel_wait_for_register(dev_priv, |
2152 | VLV_GTLC_SURVIVABILITY_REG, | |
2153 | VLV_GFX_CLK_STATUS_BIT, | |
2154 | VLV_GFX_CLK_STATUS_BIT, | |
2155 | 20); | |
650ad970 ID |
2156 | if (err) |
2157 | DRM_ERROR("timeout waiting for GFX clock force-on (%08x)\n", | |
2158 | I915_READ(VLV_GTLC_SURVIVABILITY_REG)); | |
2159 | ||
2160 | return err; | |
650ad970 ID |
2161 | } |
2162 | ||
ddeea5b0 ID |
2163 | static int vlv_allow_gt_wake(struct drm_i915_private *dev_priv, bool allow) |
2164 | { | |
2165 | u32 val; | |
2166 | int err = 0; | |
2167 | ||
2168 | val = I915_READ(VLV_GTLC_WAKE_CTRL); | |
2169 | val &= ~VLV_GTLC_ALLOWWAKEREQ; | |
2170 | if (allow) | |
2171 | val |= VLV_GTLC_ALLOWWAKEREQ; | |
2172 | I915_WRITE(VLV_GTLC_WAKE_CTRL, val); | |
2173 | POSTING_READ(VLV_GTLC_WAKE_CTRL); | |
2174 | ||
b2736695 CW |
2175 | err = intel_wait_for_register(dev_priv, |
2176 | VLV_GTLC_PW_STATUS, | |
2177 | VLV_GTLC_ALLOWWAKEACK, | |
2178 | allow, | |
2179 | 1); | |
ddeea5b0 ID |
2180 | if (err) |
2181 | DRM_ERROR("timeout disabling GT waking\n"); | |
b2736695 | 2182 | |
ddeea5b0 | 2183 | return err; |
ddeea5b0 ID |
2184 | } |
2185 | ||
2186 | static int vlv_wait_for_gt_wells(struct drm_i915_private *dev_priv, | |
2187 | bool wait_for_on) | |
2188 | { | |
2189 | u32 mask; | |
2190 | u32 val; | |
2191 | int err; | |
2192 | ||
2193 | mask = VLV_GTLC_PW_MEDIA_STATUS_MASK | VLV_GTLC_PW_RENDER_STATUS_MASK; | |
2194 | val = wait_for_on ? mask : 0; | |
41ce405e | 2195 | if ((I915_READ(VLV_GTLC_PW_STATUS) & mask) == val) |
ddeea5b0 ID |
2196 | return 0; |
2197 | ||
2198 | DRM_DEBUG_KMS("waiting for GT wells to go %s (%08x)\n", | |
87ad3212 JN |
2199 | onoff(wait_for_on), |
2200 | I915_READ(VLV_GTLC_PW_STATUS)); | |
ddeea5b0 ID |
2201 | |
2202 | /* | |
2203 | * RC6 transitioning can be delayed up to 2 msec (see | |
2204 | * valleyview_enable_rps), use 3 msec for safety. | |
2205 | */ | |
41ce405e CW |
2206 | err = intel_wait_for_register(dev_priv, |
2207 | VLV_GTLC_PW_STATUS, mask, val, | |
2208 | 3); | |
ddeea5b0 ID |
2209 | if (err) |
2210 | DRM_ERROR("timeout waiting for GT wells to go %s\n", | |
87ad3212 | 2211 | onoff(wait_for_on)); |
ddeea5b0 ID |
2212 | |
2213 | return err; | |
ddeea5b0 ID |
2214 | } |
2215 | ||
2216 | static void vlv_check_no_gt_access(struct drm_i915_private *dev_priv) | |
2217 | { | |
2218 | if (!(I915_READ(VLV_GTLC_PW_STATUS) & VLV_GTLC_ALLOWWAKEERR)) | |
2219 | return; | |
2220 | ||
6fa283b0 | 2221 | DRM_DEBUG_DRIVER("GT register access while GT waking disabled\n"); |
ddeea5b0 ID |
2222 | I915_WRITE(VLV_GTLC_PW_STATUS, VLV_GTLC_ALLOWWAKEERR); |
2223 | } | |
2224 | ||
ebc32824 | 2225 | static int vlv_suspend_complete(struct drm_i915_private *dev_priv) |
ddeea5b0 ID |
2226 | { |
2227 | u32 mask; | |
2228 | int err; | |
2229 | ||
2230 | /* | |
2231 | * Bspec defines the following GT well on flags as debug only, so | |
2232 | * don't treat them as hard failures. | |
2233 | */ | |
2234 | (void)vlv_wait_for_gt_wells(dev_priv, false); | |
2235 | ||
2236 | mask = VLV_GTLC_RENDER_CTX_EXISTS | VLV_GTLC_MEDIA_CTX_EXISTS; | |
2237 | WARN_ON((I915_READ(VLV_GTLC_WAKE_CTRL) & mask) != mask); | |
2238 | ||
2239 | vlv_check_no_gt_access(dev_priv); | |
2240 | ||
2241 | err = vlv_force_gfx_clock(dev_priv, true); | |
2242 | if (err) | |
2243 | goto err1; | |
2244 | ||
2245 | err = vlv_allow_gt_wake(dev_priv, false); | |
2246 | if (err) | |
2247 | goto err2; | |
98711167 | 2248 | |
2d1fe073 | 2249 | if (!IS_CHERRYVIEW(dev_priv)) |
98711167 | 2250 | vlv_save_gunit_s0ix_state(dev_priv); |
ddeea5b0 ID |
2251 | |
2252 | err = vlv_force_gfx_clock(dev_priv, false); | |
2253 | if (err) | |
2254 | goto err2; | |
2255 | ||
2256 | return 0; | |
2257 | ||
2258 | err2: | |
2259 | /* For safety always re-enable waking and disable gfx clock forcing */ | |
2260 | vlv_allow_gt_wake(dev_priv, true); | |
2261 | err1: | |
2262 | vlv_force_gfx_clock(dev_priv, false); | |
2263 | ||
2264 | return err; | |
2265 | } | |
2266 | ||
016970be SK |
2267 | static int vlv_resume_prepare(struct drm_i915_private *dev_priv, |
2268 | bool rpm_resume) | |
ddeea5b0 | 2269 | { |
ddeea5b0 ID |
2270 | int err; |
2271 | int ret; | |
2272 | ||
2273 | /* | |
2274 | * If any of the steps fail just try to continue, that's the best we | |
2275 | * can do at this point. Return the first error code (which will also | |
2276 | * leave RPM permanently disabled). | |
2277 | */ | |
2278 | ret = vlv_force_gfx_clock(dev_priv, true); | |
2279 | ||
2d1fe073 | 2280 | if (!IS_CHERRYVIEW(dev_priv)) |
98711167 | 2281 | vlv_restore_gunit_s0ix_state(dev_priv); |
ddeea5b0 ID |
2282 | |
2283 | err = vlv_allow_gt_wake(dev_priv, true); | |
2284 | if (!ret) | |
2285 | ret = err; | |
2286 | ||
2287 | err = vlv_force_gfx_clock(dev_priv, false); | |
2288 | if (!ret) | |
2289 | ret = err; | |
2290 | ||
2291 | vlv_check_no_gt_access(dev_priv); | |
2292 | ||
7c108fd8 | 2293 | if (rpm_resume) |
46f16e63 | 2294 | intel_init_clock_gating(dev_priv); |
ddeea5b0 ID |
2295 | |
2296 | return ret; | |
2297 | } | |
2298 | ||
c49d13ee | 2299 | static int intel_runtime_suspend(struct device *kdev) |
8a187455 | 2300 | { |
c49d13ee | 2301 | struct pci_dev *pdev = to_pci_dev(kdev); |
8a187455 | 2302 | struct drm_device *dev = pci_get_drvdata(pdev); |
fac5e23e | 2303 | struct drm_i915_private *dev_priv = to_i915(dev); |
0ab9cfeb | 2304 | int ret; |
8a187455 | 2305 | |
dc97997a | 2306 | if (WARN_ON_ONCE(!(dev_priv->rps.enabled && intel_enable_rc6()))) |
c6df39b5 ID |
2307 | return -ENODEV; |
2308 | ||
6772ffe0 | 2309 | if (WARN_ON_ONCE(!HAS_RUNTIME_PM(dev_priv))) |
604effb7 ID |
2310 | return -ENODEV; |
2311 | ||
8a187455 PZ |
2312 | DRM_DEBUG_KMS("Suspending device\n"); |
2313 | ||
1f814dac ID |
2314 | disable_rpm_wakeref_asserts(dev_priv); |
2315 | ||
d6102977 ID |
2316 | /* |
2317 | * We are safe here against re-faults, since the fault handler takes | |
2318 | * an RPM reference. | |
2319 | */ | |
7c108fd8 | 2320 | i915_gem_runtime_suspend(dev_priv); |
d6102977 | 2321 | |
bf9e8429 | 2322 | intel_guc_suspend(dev_priv); |
a1c41994 | 2323 | |
2eb5252e | 2324 | intel_runtime_pm_disable_interrupts(dev_priv); |
b5478bcd | 2325 | |
507e126e ID |
2326 | ret = 0; |
2327 | if (IS_BROXTON(dev_priv)) { | |
2328 | bxt_display_core_uninit(dev_priv); | |
2329 | bxt_enable_dc9(dev_priv); | |
2330 | } else if (IS_HASWELL(dev_priv) || IS_BROADWELL(dev_priv)) { | |
2331 | hsw_enable_pc8(dev_priv); | |
2332 | } else if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) { | |
2333 | ret = vlv_suspend_complete(dev_priv); | |
2334 | } | |
2335 | ||
0ab9cfeb ID |
2336 | if (ret) { |
2337 | DRM_ERROR("Runtime suspend failed, disabling it (%d)\n", ret); | |
b963291c | 2338 | intel_runtime_pm_enable_interrupts(dev_priv); |
0ab9cfeb | 2339 | |
1f814dac ID |
2340 | enable_rpm_wakeref_asserts(dev_priv); |
2341 | ||
0ab9cfeb ID |
2342 | return ret; |
2343 | } | |
a8a8bd54 | 2344 | |
dc97997a | 2345 | intel_uncore_forcewake_reset(dev_priv, false); |
1f814dac ID |
2346 | |
2347 | enable_rpm_wakeref_asserts(dev_priv); | |
2348 | WARN_ON_ONCE(atomic_read(&dev_priv->pm.wakeref_count)); | |
55ec45c2 | 2349 | |
bc3b9346 | 2350 | if (intel_uncore_arm_unclaimed_mmio_detection(dev_priv)) |
55ec45c2 MK |
2351 | DRM_ERROR("Unclaimed access detected prior to suspending\n"); |
2352 | ||
8a187455 | 2353 | dev_priv->pm.suspended = true; |
1fb2362b KCA |
2354 | |
2355 | /* | |
c8a0bd42 PZ |
2356 | * FIXME: We really should find a document that references the arguments |
2357 | * used below! | |
1fb2362b | 2358 | */ |
6f9f4b7a | 2359 | if (IS_BROADWELL(dev_priv)) { |
d37ae19a PZ |
2360 | /* |
2361 | * On Broadwell, if we use PCI_D1 the PCH DDI ports will stop | |
2362 | * being detected, and the call we do at intel_runtime_resume() | |
2363 | * won't be able to restore them. Since PCI_D3hot matches the | |
2364 | * actual specification and appears to be working, use it. | |
2365 | */ | |
6f9f4b7a | 2366 | intel_opregion_notify_adapter(dev_priv, PCI_D3hot); |
d37ae19a | 2367 | } else { |
c8a0bd42 PZ |
2368 | /* |
2369 | * current versions of firmware which depend on this opregion | |
2370 | * notification have repurposed the D1 definition to mean | |
2371 | * "runtime suspended" vs. what you would normally expect (D3) | |
2372 | * to distinguish it from notifications that might be sent via | |
2373 | * the suspend path. | |
2374 | */ | |
6f9f4b7a | 2375 | intel_opregion_notify_adapter(dev_priv, PCI_D1); |
c8a0bd42 | 2376 | } |
8a187455 | 2377 | |
59bad947 | 2378 | assert_forcewakes_inactive(dev_priv); |
dc9fb09c | 2379 | |
19625e85 L |
2380 | if (!IS_VALLEYVIEW(dev_priv) || !IS_CHERRYVIEW(dev_priv)) |
2381 | intel_hpd_poll_init(dev_priv); | |
2382 | ||
a8a8bd54 | 2383 | DRM_DEBUG_KMS("Device suspended\n"); |
8a187455 PZ |
2384 | return 0; |
2385 | } | |
2386 | ||
c49d13ee | 2387 | static int intel_runtime_resume(struct device *kdev) |
8a187455 | 2388 | { |
c49d13ee | 2389 | struct pci_dev *pdev = to_pci_dev(kdev); |
8a187455 | 2390 | struct drm_device *dev = pci_get_drvdata(pdev); |
fac5e23e | 2391 | struct drm_i915_private *dev_priv = to_i915(dev); |
1a5df187 | 2392 | int ret = 0; |
8a187455 | 2393 | |
6772ffe0 | 2394 | if (WARN_ON_ONCE(!HAS_RUNTIME_PM(dev_priv))) |
604effb7 | 2395 | return -ENODEV; |
8a187455 PZ |
2396 | |
2397 | DRM_DEBUG_KMS("Resuming device\n"); | |
2398 | ||
1f814dac ID |
2399 | WARN_ON_ONCE(atomic_read(&dev_priv->pm.wakeref_count)); |
2400 | disable_rpm_wakeref_asserts(dev_priv); | |
2401 | ||
6f9f4b7a | 2402 | intel_opregion_notify_adapter(dev_priv, PCI_D0); |
8a187455 | 2403 | dev_priv->pm.suspended = false; |
55ec45c2 MK |
2404 | if (intel_uncore_unclaimed_mmio(dev_priv)) |
2405 | DRM_DEBUG_DRIVER("Unclaimed access during suspend, bios?\n"); | |
8a187455 | 2406 | |
bf9e8429 | 2407 | intel_guc_resume(dev_priv); |
a1c41994 | 2408 | |
1a5df187 | 2409 | if (IS_GEN6(dev_priv)) |
c39055b0 | 2410 | intel_init_pch_refclk(dev_priv); |
31335cec | 2411 | |
e2d214ae | 2412 | if (IS_BROXTON(dev_priv)) { |
507e126e ID |
2413 | bxt_disable_dc9(dev_priv); |
2414 | bxt_display_core_init(dev_priv, true); | |
f62c79b3 ID |
2415 | if (dev_priv->csr.dmc_payload && |
2416 | (dev_priv->csr.allowed_dc_mask & DC_STATE_EN_UPTO_DC5)) | |
2417 | gen9_enable_dc5(dev_priv); | |
507e126e | 2418 | } else if (IS_HASWELL(dev_priv) || IS_BROADWELL(dev_priv)) { |
1a5df187 | 2419 | hsw_disable_pc8(dev_priv); |
507e126e | 2420 | } else if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) { |
1a5df187 | 2421 | ret = vlv_resume_prepare(dev_priv, true); |
507e126e | 2422 | } |
1a5df187 | 2423 | |
0ab9cfeb ID |
2424 | /* |
2425 | * No point of rolling back things in case of an error, as the best | |
2426 | * we can do is to hope that things will still work (and disable RPM). | |
2427 | */ | |
c6be607a | 2428 | i915_gem_init_swizzling(dev_priv); |
92b806d3 | 2429 | |
b963291c | 2430 | intel_runtime_pm_enable_interrupts(dev_priv); |
08d8a232 VS |
2431 | |
2432 | /* | |
2433 | * On VLV/CHV display interrupts are part of the display | |
2434 | * power well, so hpd is reinitialized from there. For | |
2435 | * everyone else do it here. | |
2436 | */ | |
666a4537 | 2437 | if (!IS_VALLEYVIEW(dev_priv) && !IS_CHERRYVIEW(dev_priv)) |
08d8a232 VS |
2438 | intel_hpd_init(dev_priv); |
2439 | ||
1f814dac ID |
2440 | enable_rpm_wakeref_asserts(dev_priv); |
2441 | ||
0ab9cfeb ID |
2442 | if (ret) |
2443 | DRM_ERROR("Runtime resume failed, disabling it (%d)\n", ret); | |
2444 | else | |
2445 | DRM_DEBUG_KMS("Device resumed\n"); | |
2446 | ||
2447 | return ret; | |
8a187455 PZ |
2448 | } |
2449 | ||
42f5551d | 2450 | const struct dev_pm_ops i915_pm_ops = { |
5545dbbf ID |
2451 | /* |
2452 | * S0ix (via system suspend) and S3 event handlers [PMSG_SUSPEND, | |
2453 | * PMSG_RESUME] | |
2454 | */ | |
0206e353 | 2455 | .suspend = i915_pm_suspend, |
76c4b250 ID |
2456 | .suspend_late = i915_pm_suspend_late, |
2457 | .resume_early = i915_pm_resume_early, | |
0206e353 | 2458 | .resume = i915_pm_resume, |
5545dbbf ID |
2459 | |
2460 | /* | |
2461 | * S4 event handlers | |
2462 | * @freeze, @freeze_late : called (1) before creating the | |
2463 | * hibernation image [PMSG_FREEZE] and | |
2464 | * (2) after rebooting, before restoring | |
2465 | * the image [PMSG_QUIESCE] | |
2466 | * @thaw, @thaw_early : called (1) after creating the hibernation | |
2467 | * image, before writing it [PMSG_THAW] | |
2468 | * and (2) after failing to create or | |
2469 | * restore the image [PMSG_RECOVER] | |
2470 | * @poweroff, @poweroff_late: called after writing the hibernation | |
2471 | * image, before rebooting [PMSG_HIBERNATE] | |
2472 | * @restore, @restore_early : called after rebooting and restoring the | |
2473 | * hibernation image [PMSG_RESTORE] | |
2474 | */ | |
1f19ac2a CW |
2475 | .freeze = i915_pm_freeze, |
2476 | .freeze_late = i915_pm_freeze_late, | |
2477 | .thaw_early = i915_pm_thaw_early, | |
2478 | .thaw = i915_pm_thaw, | |
36d61e67 | 2479 | .poweroff = i915_pm_suspend, |
ab3be73f | 2480 | .poweroff_late = i915_pm_poweroff_late, |
1f19ac2a CW |
2481 | .restore_early = i915_pm_restore_early, |
2482 | .restore = i915_pm_restore, | |
5545dbbf ID |
2483 | |
2484 | /* S0ix (via runtime suspend) event handlers */ | |
97bea207 PZ |
2485 | .runtime_suspend = intel_runtime_suspend, |
2486 | .runtime_resume = intel_runtime_resume, | |
cbda12d7 ZW |
2487 | }; |
2488 | ||
78b68556 | 2489 | static const struct vm_operations_struct i915_gem_vm_ops = { |
de151cf6 | 2490 | .fault = i915_gem_fault, |
ab00b3e5 JB |
2491 | .open = drm_gem_vm_open, |
2492 | .close = drm_gem_vm_close, | |
de151cf6 JB |
2493 | }; |
2494 | ||
e08e96de AV |
2495 | static const struct file_operations i915_driver_fops = { |
2496 | .owner = THIS_MODULE, | |
2497 | .open = drm_open, | |
2498 | .release = drm_release, | |
2499 | .unlocked_ioctl = drm_ioctl, | |
2500 | .mmap = drm_gem_mmap, | |
2501 | .poll = drm_poll, | |
e08e96de | 2502 | .read = drm_read, |
e08e96de | 2503 | .compat_ioctl = i915_compat_ioctl, |
e08e96de AV |
2504 | .llseek = noop_llseek, |
2505 | }; | |
2506 | ||
0673ad47 CW |
2507 | static int |
2508 | i915_gem_reject_pin_ioctl(struct drm_device *dev, void *data, | |
2509 | struct drm_file *file) | |
2510 | { | |
2511 | return -ENODEV; | |
2512 | } | |
2513 | ||
2514 | static const struct drm_ioctl_desc i915_ioctls[] = { | |
2515 | DRM_IOCTL_DEF_DRV(I915_INIT, drm_noop, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY), | |
2516 | DRM_IOCTL_DEF_DRV(I915_FLUSH, drm_noop, DRM_AUTH), | |
2517 | DRM_IOCTL_DEF_DRV(I915_FLIP, drm_noop, DRM_AUTH), | |
2518 | DRM_IOCTL_DEF_DRV(I915_BATCHBUFFER, drm_noop, DRM_AUTH), | |
2519 | DRM_IOCTL_DEF_DRV(I915_IRQ_EMIT, drm_noop, DRM_AUTH), | |
2520 | DRM_IOCTL_DEF_DRV(I915_IRQ_WAIT, drm_noop, DRM_AUTH), | |
2521 | DRM_IOCTL_DEF_DRV(I915_GETPARAM, i915_getparam, DRM_AUTH|DRM_RENDER_ALLOW), | |
2522 | DRM_IOCTL_DEF_DRV(I915_SETPARAM, drm_noop, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY), | |
2523 | DRM_IOCTL_DEF_DRV(I915_ALLOC, drm_noop, DRM_AUTH), | |
2524 | DRM_IOCTL_DEF_DRV(I915_FREE, drm_noop, DRM_AUTH), | |
2525 | DRM_IOCTL_DEF_DRV(I915_INIT_HEAP, drm_noop, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY), | |
2526 | DRM_IOCTL_DEF_DRV(I915_CMDBUFFER, drm_noop, DRM_AUTH), | |
2527 | DRM_IOCTL_DEF_DRV(I915_DESTROY_HEAP, drm_noop, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY), | |
2528 | DRM_IOCTL_DEF_DRV(I915_SET_VBLANK_PIPE, drm_noop, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY), | |
2529 | DRM_IOCTL_DEF_DRV(I915_GET_VBLANK_PIPE, drm_noop, DRM_AUTH), | |
2530 | DRM_IOCTL_DEF_DRV(I915_VBLANK_SWAP, drm_noop, DRM_AUTH), | |
2531 | DRM_IOCTL_DEF_DRV(I915_HWS_ADDR, drm_noop, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY), | |
2532 | DRM_IOCTL_DEF_DRV(I915_GEM_INIT, drm_noop, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY), | |
2533 | DRM_IOCTL_DEF_DRV(I915_GEM_EXECBUFFER, i915_gem_execbuffer, DRM_AUTH), | |
2534 | DRM_IOCTL_DEF_DRV(I915_GEM_EXECBUFFER2, i915_gem_execbuffer2, DRM_AUTH|DRM_RENDER_ALLOW), | |
2535 | DRM_IOCTL_DEF_DRV(I915_GEM_PIN, i915_gem_reject_pin_ioctl, DRM_AUTH|DRM_ROOT_ONLY), | |
2536 | DRM_IOCTL_DEF_DRV(I915_GEM_UNPIN, i915_gem_reject_pin_ioctl, DRM_AUTH|DRM_ROOT_ONLY), | |
2537 | DRM_IOCTL_DEF_DRV(I915_GEM_BUSY, i915_gem_busy_ioctl, DRM_AUTH|DRM_RENDER_ALLOW), | |
2538 | DRM_IOCTL_DEF_DRV(I915_GEM_SET_CACHING, i915_gem_set_caching_ioctl, DRM_RENDER_ALLOW), | |
2539 | DRM_IOCTL_DEF_DRV(I915_GEM_GET_CACHING, i915_gem_get_caching_ioctl, DRM_RENDER_ALLOW), | |
2540 | DRM_IOCTL_DEF_DRV(I915_GEM_THROTTLE, i915_gem_throttle_ioctl, DRM_AUTH|DRM_RENDER_ALLOW), | |
2541 | DRM_IOCTL_DEF_DRV(I915_GEM_ENTERVT, drm_noop, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY), | |
2542 | DRM_IOCTL_DEF_DRV(I915_GEM_LEAVEVT, drm_noop, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY), | |
2543 | DRM_IOCTL_DEF_DRV(I915_GEM_CREATE, i915_gem_create_ioctl, DRM_RENDER_ALLOW), | |
2544 | DRM_IOCTL_DEF_DRV(I915_GEM_PREAD, i915_gem_pread_ioctl, DRM_RENDER_ALLOW), | |
2545 | DRM_IOCTL_DEF_DRV(I915_GEM_PWRITE, i915_gem_pwrite_ioctl, DRM_RENDER_ALLOW), | |
2546 | DRM_IOCTL_DEF_DRV(I915_GEM_MMAP, i915_gem_mmap_ioctl, DRM_RENDER_ALLOW), | |
2547 | DRM_IOCTL_DEF_DRV(I915_GEM_MMAP_GTT, i915_gem_mmap_gtt_ioctl, DRM_RENDER_ALLOW), | |
2548 | DRM_IOCTL_DEF_DRV(I915_GEM_SET_DOMAIN, i915_gem_set_domain_ioctl, DRM_RENDER_ALLOW), | |
2549 | DRM_IOCTL_DEF_DRV(I915_GEM_SW_FINISH, i915_gem_sw_finish_ioctl, DRM_RENDER_ALLOW), | |
2550 | DRM_IOCTL_DEF_DRV(I915_GEM_SET_TILING, i915_gem_set_tiling, DRM_RENDER_ALLOW), | |
2551 | DRM_IOCTL_DEF_DRV(I915_GEM_GET_TILING, i915_gem_get_tiling, DRM_RENDER_ALLOW), | |
2552 | DRM_IOCTL_DEF_DRV(I915_GEM_GET_APERTURE, i915_gem_get_aperture_ioctl, DRM_RENDER_ALLOW), | |
2553 | DRM_IOCTL_DEF_DRV(I915_GET_PIPE_FROM_CRTC_ID, intel_get_pipe_from_crtc_id, 0), | |
2554 | DRM_IOCTL_DEF_DRV(I915_GEM_MADVISE, i915_gem_madvise_ioctl, DRM_RENDER_ALLOW), | |
2555 | DRM_IOCTL_DEF_DRV(I915_OVERLAY_PUT_IMAGE, intel_overlay_put_image_ioctl, DRM_MASTER|DRM_CONTROL_ALLOW), | |
2556 | DRM_IOCTL_DEF_DRV(I915_OVERLAY_ATTRS, intel_overlay_attrs_ioctl, DRM_MASTER|DRM_CONTROL_ALLOW), | |
2557 | DRM_IOCTL_DEF_DRV(I915_SET_SPRITE_COLORKEY, intel_sprite_set_colorkey, DRM_MASTER|DRM_CONTROL_ALLOW), | |
2558 | DRM_IOCTL_DEF_DRV(I915_GET_SPRITE_COLORKEY, drm_noop, DRM_MASTER|DRM_CONTROL_ALLOW), | |
2559 | DRM_IOCTL_DEF_DRV(I915_GEM_WAIT, i915_gem_wait_ioctl, DRM_AUTH|DRM_RENDER_ALLOW), | |
2560 | DRM_IOCTL_DEF_DRV(I915_GEM_CONTEXT_CREATE, i915_gem_context_create_ioctl, DRM_RENDER_ALLOW), | |
2561 | DRM_IOCTL_DEF_DRV(I915_GEM_CONTEXT_DESTROY, i915_gem_context_destroy_ioctl, DRM_RENDER_ALLOW), | |
2562 | DRM_IOCTL_DEF_DRV(I915_REG_READ, i915_reg_read_ioctl, DRM_RENDER_ALLOW), | |
2563 | DRM_IOCTL_DEF_DRV(I915_GET_RESET_STATS, i915_gem_context_reset_stats_ioctl, DRM_RENDER_ALLOW), | |
2564 | DRM_IOCTL_DEF_DRV(I915_GEM_USERPTR, i915_gem_userptr_ioctl, DRM_RENDER_ALLOW), | |
2565 | DRM_IOCTL_DEF_DRV(I915_GEM_CONTEXT_GETPARAM, i915_gem_context_getparam_ioctl, DRM_RENDER_ALLOW), | |
2566 | DRM_IOCTL_DEF_DRV(I915_GEM_CONTEXT_SETPARAM, i915_gem_context_setparam_ioctl, DRM_RENDER_ALLOW), | |
eec688e1 | 2567 | DRM_IOCTL_DEF_DRV(I915_PERF_OPEN, i915_perf_open_ioctl, DRM_RENDER_ALLOW), |
0673ad47 CW |
2568 | }; |
2569 | ||
1da177e4 | 2570 | static struct drm_driver driver = { |
0c54781b MW |
2571 | /* Don't use MTRRs here; the Xserver or userspace app should |
2572 | * deal with them for Intel hardware. | |
792d2b9a | 2573 | */ |
673a394b | 2574 | .driver_features = |
10ba5012 | 2575 | DRIVER_HAVE_IRQ | DRIVER_IRQ_SHARED | DRIVER_GEM | DRIVER_PRIME | |
1751fcf9 | 2576 | DRIVER_RENDER | DRIVER_MODESET, |
673a394b | 2577 | .open = i915_driver_open, |
22eae947 DA |
2578 | .lastclose = i915_driver_lastclose, |
2579 | .preclose = i915_driver_preclose, | |
673a394b | 2580 | .postclose = i915_driver_postclose, |
915b4d11 | 2581 | .set_busid = drm_pci_set_busid, |
d8e29209 | 2582 | |
b1f788c6 | 2583 | .gem_close_object = i915_gem_close_object, |
f0cd5182 | 2584 | .gem_free_object_unlocked = i915_gem_free_object, |
de151cf6 | 2585 | .gem_vm_ops = &i915_gem_vm_ops, |
1286ff73 DV |
2586 | |
2587 | .prime_handle_to_fd = drm_gem_prime_handle_to_fd, | |
2588 | .prime_fd_to_handle = drm_gem_prime_fd_to_handle, | |
2589 | .gem_prime_export = i915_gem_prime_export, | |
2590 | .gem_prime_import = i915_gem_prime_import, | |
2591 | ||
ff72145b | 2592 | .dumb_create = i915_gem_dumb_create, |
da6b51d0 | 2593 | .dumb_map_offset = i915_gem_mmap_gtt, |
43387b37 | 2594 | .dumb_destroy = drm_gem_dumb_destroy, |
1da177e4 | 2595 | .ioctls = i915_ioctls, |
0673ad47 | 2596 | .num_ioctls = ARRAY_SIZE(i915_ioctls), |
e08e96de | 2597 | .fops = &i915_driver_fops, |
22eae947 DA |
2598 | .name = DRIVER_NAME, |
2599 | .desc = DRIVER_DESC, | |
2600 | .date = DRIVER_DATE, | |
2601 | .major = DRIVER_MAJOR, | |
2602 | .minor = DRIVER_MINOR, | |
2603 | .patchlevel = DRIVER_PATCHLEVEL, | |
1da177e4 | 2604 | }; |