]>
Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* i915_drv.c -- i830,i845,i855,i865,i915 driver -*- linux-c -*- |
2 | */ | |
0d6aa60b | 3 | /* |
bc54fd1a | 4 | * |
1da177e4 LT |
5 | * Copyright 2003 Tungsten Graphics, Inc., Cedar Park, Texas. |
6 | * All Rights Reserved. | |
bc54fd1a DA |
7 | * |
8 | * Permission is hereby granted, free of charge, to any person obtaining a | |
9 | * copy of this software and associated documentation files (the | |
10 | * "Software"), to deal in the Software without restriction, including | |
11 | * without limitation the rights to use, copy, modify, merge, publish, | |
12 | * distribute, sub license, and/or sell copies of the Software, and to | |
13 | * permit persons to whom the Software is furnished to do so, subject to | |
14 | * the following conditions: | |
15 | * | |
16 | * The above copyright notice and this permission notice (including the | |
17 | * next paragraph) shall be included in all copies or substantial portions | |
18 | * of the Software. | |
19 | * | |
20 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS | |
21 | * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF | |
22 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. | |
23 | * IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR | |
24 | * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, | |
25 | * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE | |
26 | * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE. | |
27 | * | |
0d6aa60b | 28 | */ |
1da177e4 | 29 | |
5669fcac | 30 | #include <linux/device.h> |
1da177e4 LT |
31 | #include "drmP.h" |
32 | #include "drm.h" | |
33 | #include "i915_drm.h" | |
34 | #include "i915_drv.h" | |
f49f0586 | 35 | #include "intel_drv.h" |
1da177e4 | 36 | |
79e53945 | 37 | #include <linux/console.h> |
354ff967 | 38 | #include "drm_crtc_helper.h" |
79e53945 | 39 | |
d6073d77 | 40 | static int i915_modeset = -1; |
79e53945 JB |
41 | module_param_named(modeset, i915_modeset, int, 0400); |
42 | ||
43 | unsigned int i915_fbpercrtc = 0; | |
44 | module_param_named(fbpercrtc, i915_fbpercrtc, int, 0400); | |
1da177e4 | 45 | |
652c393a JB |
46 | unsigned int i915_powersave = 1; |
47 | module_param_named(powersave, i915_powersave, int, 0400); | |
48 | ||
33814341 JB |
49 | unsigned int i915_lvds_downclock = 0; |
50 | module_param_named(lvds_downclock, i915_lvds_downclock, int, 0400); | |
51 | ||
112b715e | 52 | static struct drm_driver driver; |
1f7a6e37 | 53 | extern int intel_agp_enabled; |
112b715e | 54 | |
cfdf1fa2 | 55 | #define INTEL_VGA_DEVICE(id, info) { \ |
49ae35f2 KH |
56 | .class = PCI_CLASS_DISPLAY_VGA << 8, \ |
57 | .class_mask = 0xffff00, \ | |
58 | .vendor = 0x8086, \ | |
59 | .device = id, \ | |
60 | .subvendor = PCI_ANY_ID, \ | |
61 | .subdevice = PCI_ANY_ID, \ | |
cfdf1fa2 KH |
62 | .driver_data = (unsigned long) info } |
63 | ||
9a7e8492 | 64 | static const struct intel_device_info intel_i830_info = { |
a6c45cf0 | 65 | .gen = 2, .is_mobile = 1, .cursor_needs_physical = 1, |
31578148 | 66 | .has_overlay = 1, .overlay_needs_physical = 1, |
cfdf1fa2 KH |
67 | }; |
68 | ||
9a7e8492 | 69 | static const struct intel_device_info intel_845g_info = { |
a6c45cf0 | 70 | .gen = 2, |
31578148 | 71 | .has_overlay = 1, .overlay_needs_physical = 1, |
cfdf1fa2 KH |
72 | }; |
73 | ||
9a7e8492 | 74 | static const struct intel_device_info intel_i85x_info = { |
a6c45cf0 | 75 | .gen = 2, .is_i85x = 1, .is_mobile = 1, |
5ce8ba7c | 76 | .cursor_needs_physical = 1, |
31578148 | 77 | .has_overlay = 1, .overlay_needs_physical = 1, |
cfdf1fa2 KH |
78 | }; |
79 | ||
9a7e8492 | 80 | static const struct intel_device_info intel_i865g_info = { |
a6c45cf0 | 81 | .gen = 2, |
31578148 | 82 | .has_overlay = 1, .overlay_needs_physical = 1, |
cfdf1fa2 KH |
83 | }; |
84 | ||
9a7e8492 | 85 | static const struct intel_device_info intel_i915g_info = { |
a6c45cf0 | 86 | .gen = 3, .is_i915g = 1, .cursor_needs_physical = 1, |
31578148 | 87 | .has_overlay = 1, .overlay_needs_physical = 1, |
cfdf1fa2 | 88 | }; |
9a7e8492 | 89 | static const struct intel_device_info intel_i915gm_info = { |
a6c45cf0 | 90 | .gen = 3, .is_mobile = 1, |
b295d1b6 | 91 | .cursor_needs_physical = 1, |
31578148 | 92 | .has_overlay = 1, .overlay_needs_physical = 1, |
a6c45cf0 | 93 | .supports_tv = 1, |
cfdf1fa2 | 94 | }; |
9a7e8492 | 95 | static const struct intel_device_info intel_i945g_info = { |
a6c45cf0 | 96 | .gen = 3, .has_hotplug = 1, .cursor_needs_physical = 1, |
31578148 | 97 | .has_overlay = 1, .overlay_needs_physical = 1, |
cfdf1fa2 | 98 | }; |
9a7e8492 | 99 | static const struct intel_device_info intel_i945gm_info = { |
a6c45cf0 | 100 | .gen = 3, .is_i945gm = 1, .is_mobile = 1, |
b295d1b6 | 101 | .has_hotplug = 1, .cursor_needs_physical = 1, |
31578148 | 102 | .has_overlay = 1, .overlay_needs_physical = 1, |
a6c45cf0 | 103 | .supports_tv = 1, |
cfdf1fa2 KH |
104 | }; |
105 | ||
9a7e8492 | 106 | static const struct intel_device_info intel_i965g_info = { |
a6c45cf0 | 107 | .gen = 4, .is_broadwater = 1, |
c96c3a8c | 108 | .has_hotplug = 1, |
31578148 | 109 | .has_overlay = 1, |
cfdf1fa2 KH |
110 | }; |
111 | ||
9a7e8492 | 112 | static const struct intel_device_info intel_i965gm_info = { |
a6c45cf0 | 113 | .gen = 4, .is_crestline = 1, |
c96c3a8c | 114 | .is_mobile = 1, .has_fbc = 1, .has_rc6 = 1, .has_hotplug = 1, |
31578148 | 115 | .has_overlay = 1, |
a6c45cf0 | 116 | .supports_tv = 1, |
cfdf1fa2 KH |
117 | }; |
118 | ||
9a7e8492 | 119 | static const struct intel_device_info intel_g33_info = { |
a6c45cf0 | 120 | .gen = 3, .is_g33 = 1, |
c96c3a8c | 121 | .need_gfx_hws = 1, .has_hotplug = 1, |
31578148 | 122 | .has_overlay = 1, |
cfdf1fa2 KH |
123 | }; |
124 | ||
9a7e8492 | 125 | static const struct intel_device_info intel_g45_info = { |
a6c45cf0 | 126 | .gen = 4, .is_g4x = 1, .need_gfx_hws = 1, |
c96c3a8c | 127 | .has_pipe_cxsr = 1, .has_hotplug = 1, |
92f49d9c | 128 | .has_bsd_ring = 1, |
cfdf1fa2 KH |
129 | }; |
130 | ||
9a7e8492 | 131 | static const struct intel_device_info intel_gm45_info = { |
a6c45cf0 | 132 | .gen = 4, .is_g4x = 1, |
cfdf1fa2 | 133 | .is_mobile = 1, .need_gfx_hws = 1, .has_fbc = 1, .has_rc6 = 1, |
c96c3a8c | 134 | .has_pipe_cxsr = 1, .has_hotplug = 1, |
a6c45cf0 | 135 | .supports_tv = 1, |
92f49d9c | 136 | .has_bsd_ring = 1, |
cfdf1fa2 KH |
137 | }; |
138 | ||
9a7e8492 | 139 | static const struct intel_device_info intel_pineview_info = { |
a6c45cf0 | 140 | .gen = 3, .is_g33 = 1, .is_pineview = 1, .is_mobile = 1, |
c96c3a8c | 141 | .need_gfx_hws = 1, .has_hotplug = 1, |
31578148 | 142 | .has_overlay = 1, |
cfdf1fa2 KH |
143 | }; |
144 | ||
9a7e8492 | 145 | static const struct intel_device_info intel_ironlake_d_info = { |
a6c45cf0 | 146 | .gen = 5, .is_ironlake = 1, |
c96c3a8c | 147 | .need_gfx_hws = 1, .has_pipe_cxsr = 1, .has_hotplug = 1, |
92f49d9c | 148 | .has_bsd_ring = 1, |
cfdf1fa2 KH |
149 | }; |
150 | ||
9a7e8492 | 151 | static const struct intel_device_info intel_ironlake_m_info = { |
a6c45cf0 | 152 | .gen = 5, .is_ironlake = 1, .is_mobile = 1, |
c96c3a8c | 153 | .need_gfx_hws = 1, .has_fbc = 1, .has_rc6 = 1, .has_hotplug = 1, |
92f49d9c | 154 | .has_bsd_ring = 1, |
cfdf1fa2 KH |
155 | }; |
156 | ||
9a7e8492 | 157 | static const struct intel_device_info intel_sandybridge_d_info = { |
a6c45cf0 | 158 | .gen = 6, |
c96c3a8c | 159 | .need_gfx_hws = 1, .has_hotplug = 1, |
881f47b6 | 160 | .has_bsd_ring = 1, |
f6e450a6 EA |
161 | }; |
162 | ||
9a7e8492 | 163 | static const struct intel_device_info intel_sandybridge_m_info = { |
a6c45cf0 | 164 | .gen = 6, .is_mobile = 1, |
c96c3a8c | 165 | .need_gfx_hws = 1, .has_hotplug = 1, |
881f47b6 | 166 | .has_bsd_ring = 1, |
a13e4093 EA |
167 | }; |
168 | ||
6103da0d CW |
169 | static const struct pci_device_id pciidlist[] = { /* aka */ |
170 | INTEL_VGA_DEVICE(0x3577, &intel_i830_info), /* I830_M */ | |
171 | INTEL_VGA_DEVICE(0x2562, &intel_845g_info), /* 845_G */ | |
172 | INTEL_VGA_DEVICE(0x3582, &intel_i85x_info), /* I855_GM */ | |
5ce8ba7c | 173 | INTEL_VGA_DEVICE(0x358e, &intel_i85x_info), |
6103da0d CW |
174 | INTEL_VGA_DEVICE(0x2572, &intel_i865g_info), /* I865_G */ |
175 | INTEL_VGA_DEVICE(0x2582, &intel_i915g_info), /* I915_G */ | |
176 | INTEL_VGA_DEVICE(0x258a, &intel_i915g_info), /* E7221_G */ | |
177 | INTEL_VGA_DEVICE(0x2592, &intel_i915gm_info), /* I915_GM */ | |
178 | INTEL_VGA_DEVICE(0x2772, &intel_i945g_info), /* I945_G */ | |
179 | INTEL_VGA_DEVICE(0x27a2, &intel_i945gm_info), /* I945_GM */ | |
180 | INTEL_VGA_DEVICE(0x27ae, &intel_i945gm_info), /* I945_GME */ | |
181 | INTEL_VGA_DEVICE(0x2972, &intel_i965g_info), /* I946_GZ */ | |
182 | INTEL_VGA_DEVICE(0x2982, &intel_i965g_info), /* G35_G */ | |
183 | INTEL_VGA_DEVICE(0x2992, &intel_i965g_info), /* I965_Q */ | |
184 | INTEL_VGA_DEVICE(0x29a2, &intel_i965g_info), /* I965_G */ | |
185 | INTEL_VGA_DEVICE(0x29b2, &intel_g33_info), /* Q35_G */ | |
186 | INTEL_VGA_DEVICE(0x29c2, &intel_g33_info), /* G33_G */ | |
187 | INTEL_VGA_DEVICE(0x29d2, &intel_g33_info), /* Q33_G */ | |
188 | INTEL_VGA_DEVICE(0x2a02, &intel_i965gm_info), /* I965_GM */ | |
189 | INTEL_VGA_DEVICE(0x2a12, &intel_i965gm_info), /* I965_GME */ | |
190 | INTEL_VGA_DEVICE(0x2a42, &intel_gm45_info), /* GM45_G */ | |
191 | INTEL_VGA_DEVICE(0x2e02, &intel_g45_info), /* IGD_E_G */ | |
192 | INTEL_VGA_DEVICE(0x2e12, &intel_g45_info), /* Q45_G */ | |
193 | INTEL_VGA_DEVICE(0x2e22, &intel_g45_info), /* G45_G */ | |
194 | INTEL_VGA_DEVICE(0x2e32, &intel_g45_info), /* G41_G */ | |
195 | INTEL_VGA_DEVICE(0x2e42, &intel_g45_info), /* B43_G */ | |
41a51428 | 196 | INTEL_VGA_DEVICE(0x2e92, &intel_g45_info), /* B43_G.1 */ |
cfdf1fa2 KH |
197 | INTEL_VGA_DEVICE(0xa001, &intel_pineview_info), |
198 | INTEL_VGA_DEVICE(0xa011, &intel_pineview_info), | |
199 | INTEL_VGA_DEVICE(0x0042, &intel_ironlake_d_info), | |
200 | INTEL_VGA_DEVICE(0x0046, &intel_ironlake_m_info), | |
f6e450a6 | 201 | INTEL_VGA_DEVICE(0x0102, &intel_sandybridge_d_info), |
85540480 ZW |
202 | INTEL_VGA_DEVICE(0x0112, &intel_sandybridge_d_info), |
203 | INTEL_VGA_DEVICE(0x0122, &intel_sandybridge_d_info), | |
a13e4093 | 204 | INTEL_VGA_DEVICE(0x0106, &intel_sandybridge_m_info), |
85540480 | 205 | INTEL_VGA_DEVICE(0x0116, &intel_sandybridge_m_info), |
4fefe435 | 206 | INTEL_VGA_DEVICE(0x0126, &intel_sandybridge_m_info), |
85540480 | 207 | INTEL_VGA_DEVICE(0x010A, &intel_sandybridge_d_info), |
49ae35f2 | 208 | {0, 0, 0} |
1da177e4 LT |
209 | }; |
210 | ||
79e53945 JB |
211 | #if defined(CONFIG_DRM_I915_KMS) |
212 | MODULE_DEVICE_TABLE(pci, pciidlist); | |
213 | #endif | |
214 | ||
3bad0781 ZW |
215 | #define INTEL_PCH_DEVICE_ID_MASK 0xff00 |
216 | #define INTEL_PCH_CPT_DEVICE_ID_TYPE 0x1c00 | |
217 | ||
218 | void intel_detect_pch (struct drm_device *dev) | |
219 | { | |
220 | struct drm_i915_private *dev_priv = dev->dev_private; | |
221 | struct pci_dev *pch; | |
222 | ||
223 | /* | |
224 | * The reason to probe ISA bridge instead of Dev31:Fun0 is to | |
225 | * make graphics device passthrough work easy for VMM, that only | |
226 | * need to expose ISA bridge to let driver know the real hardware | |
227 | * underneath. This is a requirement from virtualization team. | |
228 | */ | |
229 | pch = pci_get_class(PCI_CLASS_BRIDGE_ISA << 8, NULL); | |
230 | if (pch) { | |
231 | if (pch->vendor == PCI_VENDOR_ID_INTEL) { | |
232 | int id; | |
233 | id = pch->device & INTEL_PCH_DEVICE_ID_MASK; | |
234 | ||
235 | if (id == INTEL_PCH_CPT_DEVICE_ID_TYPE) { | |
236 | dev_priv->pch_type = PCH_CPT; | |
237 | DRM_DEBUG_KMS("Found CougarPoint PCH\n"); | |
238 | } | |
239 | } | |
240 | pci_dev_put(pch); | |
241 | } | |
242 | } | |
243 | ||
84b79f8d | 244 | static int i915_drm_freeze(struct drm_device *dev) |
ba8bbcf6 | 245 | { |
61caf87c RW |
246 | struct drm_i915_private *dev_priv = dev->dev_private; |
247 | ||
ba8bbcf6 | 248 | pci_save_state(dev->pdev); |
ba8bbcf6 | 249 | |
5669fcac | 250 | /* If KMS is active, we do the leavevt stuff here */ |
226485e9 | 251 | if (drm_core_check_feature(dev, DRIVER_MODESET)) { |
84b79f8d RW |
252 | int error = i915_gem_idle(dev); |
253 | if (error) { | |
226485e9 | 254 | dev_err(&dev->pdev->dev, |
84b79f8d RW |
255 | "GEM idle failed, resume might fail\n"); |
256 | return error; | |
257 | } | |
226485e9 | 258 | drm_irq_uninstall(dev); |
5669fcac JB |
259 | } |
260 | ||
9e06dd39 JB |
261 | i915_save_state(dev); |
262 | ||
44834a67 | 263 | intel_opregion_fini(dev); |
8ee1c3db | 264 | |
84b79f8d RW |
265 | /* Modeset on resume, not lid events */ |
266 | dev_priv->modeset_on_lid = 0; | |
61caf87c RW |
267 | |
268 | return 0; | |
84b79f8d RW |
269 | } |
270 | ||
6a9ee8af | 271 | int i915_suspend(struct drm_device *dev, pm_message_t state) |
84b79f8d RW |
272 | { |
273 | int error; | |
274 | ||
275 | if (!dev || !dev->dev_private) { | |
276 | DRM_ERROR("dev: %p\n", dev); | |
277 | DRM_ERROR("DRM not initialized, aborting suspend.\n"); | |
278 | return -ENODEV; | |
279 | } | |
280 | ||
281 | if (state.event == PM_EVENT_PRETHAW) | |
282 | return 0; | |
283 | ||
284 | error = i915_drm_freeze(dev); | |
285 | if (error) | |
286 | return error; | |
287 | ||
b932ccb5 DA |
288 | if (state.event == PM_EVENT_SUSPEND) { |
289 | /* Shut down the device */ | |
290 | pci_disable_device(dev->pdev); | |
291 | pci_set_power_state(dev->pdev, PCI_D3hot); | |
292 | } | |
ba8bbcf6 JB |
293 | |
294 | return 0; | |
295 | } | |
296 | ||
84b79f8d | 297 | static int i915_drm_thaw(struct drm_device *dev) |
ba8bbcf6 | 298 | { |
5669fcac | 299 | struct drm_i915_private *dev_priv = dev->dev_private; |
84b79f8d | 300 | int error = 0; |
8ee1c3db | 301 | |
61caf87c | 302 | i915_restore_state(dev); |
44834a67 | 303 | intel_opregion_setup(dev); |
61caf87c | 304 | |
5669fcac JB |
305 | /* KMS EnterVT equivalent */ |
306 | if (drm_core_check_feature(dev, DRIVER_MODESET)) { | |
307 | mutex_lock(&dev->struct_mutex); | |
308 | dev_priv->mm.suspended = 0; | |
309 | ||
84b79f8d | 310 | error = i915_gem_init_ringbuffer(dev); |
5669fcac | 311 | mutex_unlock(&dev->struct_mutex); |
226485e9 JB |
312 | |
313 | drm_irq_install(dev); | |
84b79f8d | 314 | |
354ff967 ZY |
315 | /* Resume the modeset for every activated CRTC */ |
316 | drm_helper_resume_force_mode(dev); | |
317 | } | |
5669fcac | 318 | |
44834a67 CW |
319 | intel_opregion_init(dev); |
320 | ||
c9354c85 | 321 | dev_priv->modeset_on_lid = 0; |
06891e27 | 322 | |
84b79f8d RW |
323 | return error; |
324 | } | |
325 | ||
6a9ee8af | 326 | int i915_resume(struct drm_device *dev) |
84b79f8d RW |
327 | { |
328 | if (pci_enable_device(dev->pdev)) | |
329 | return -EIO; | |
330 | ||
331 | pci_set_master(dev->pdev); | |
332 | ||
84b79f8d | 333 | return i915_drm_thaw(dev); |
ba8bbcf6 JB |
334 | } |
335 | ||
f49f0586 KG |
336 | static int i965_reset_complete(struct drm_device *dev) |
337 | { | |
338 | u8 gdrst; | |
eeccdcac | 339 | pci_read_config_byte(dev->pdev, I965_GDRST, &gdrst); |
f49f0586 KG |
340 | return gdrst & 0x1; |
341 | } | |
342 | ||
0573ed4a KG |
343 | static int i965_do_reset(struct drm_device *dev, u8 flags) |
344 | { | |
345 | u8 gdrst; | |
346 | ||
347 | pci_read_config_byte(dev->pdev, I965_GDRST, &gdrst); | |
348 | pci_write_config_byte(dev->pdev, I965_GDRST, gdrst | flags | 0x1); | |
349 | ||
350 | return wait_for(i965_reset_complete(dev), 500); | |
351 | } | |
352 | ||
353 | static int ironlake_do_reset(struct drm_device *dev, u8 flags) | |
354 | { | |
355 | struct drm_i915_private *dev_priv = dev->dev_private; | |
356 | u32 gdrst = I915_READ(MCHBAR_MIRROR_BASE + ILK_GDSR); | |
357 | I915_WRITE(MCHBAR_MIRROR_BASE + ILK_GDSR, gdrst | flags | 0x1); | |
358 | return wait_for(I915_READ(MCHBAR_MIRROR_BASE + ILK_GDSR) & 0x1, 500); | |
359 | } | |
360 | ||
11ed50ec BG |
361 | /** |
362 | * i965_reset - reset chip after a hang | |
363 | * @dev: drm device to reset | |
364 | * @flags: reset domains | |
365 | * | |
366 | * Reset the chip. Useful if a hang is detected. Returns zero on successful | |
367 | * reset or otherwise an error code. | |
368 | * | |
369 | * Procedure is fairly simple: | |
370 | * - reset the chip using the reset reg | |
371 | * - re-init context state | |
372 | * - re-init hardware status page | |
373 | * - re-init ring buffer | |
374 | * - re-init interrupt state | |
375 | * - re-init display | |
376 | */ | |
f803aa55 | 377 | int i915_reset(struct drm_device *dev, u8 flags) |
11ed50ec BG |
378 | { |
379 | drm_i915_private_t *dev_priv = dev->dev_private; | |
11ed50ec BG |
380 | /* |
381 | * We really should only reset the display subsystem if we actually | |
382 | * need to | |
383 | */ | |
384 | bool need_display = true; | |
0573ed4a | 385 | int ret; |
11ed50ec BG |
386 | |
387 | mutex_lock(&dev->struct_mutex); | |
388 | ||
389 | /* | |
390 | * Clear request list | |
391 | */ | |
b09a1fec | 392 | i915_gem_retire_requests(dev); |
11ed50ec | 393 | |
9375e446 CW |
394 | /* Remove anything from the flushing lists. The GPU cache is likely |
395 | * to be lost on reset along with the data, so simply move the | |
396 | * lost bo to the inactive list. | |
397 | */ | |
398 | i915_gem_reset_flushing_list(dev); | |
399 | ||
77f01230 CW |
400 | /* Move everything out of the GPU domains to ensure we do any |
401 | * necessary invalidation upon reuse. | |
402 | */ | |
403 | i915_gem_reset_inactive_gpu_domains(dev); | |
404 | ||
a6c45cf0 | 405 | /* |
f49f0586 KG |
406 | * Set the domains we want to reset (GRDOM/bits 2 and 3) as |
407 | * well as the reset bit (GR/bit 0). Setting the GR bit | |
408 | * triggers the reset; when done, the hardware will clear it. | |
a6c45cf0 | 409 | */ |
f803aa55 CW |
410 | ret = -ENODEV; |
411 | switch (INTEL_INFO(dev)->gen) { | |
412 | case 5: | |
0573ed4a | 413 | ret = ironlake_do_reset(dev, flags); |
f803aa55 CW |
414 | break; |
415 | case 4: | |
0573ed4a | 416 | ret = i965_do_reset(dev, flags); |
f803aa55 CW |
417 | break; |
418 | } | |
0573ed4a | 419 | if (ret) { |
f803aa55 | 420 | DRM_ERROR("Failed to reset chip.\n"); |
f953c935 | 421 | mutex_unlock(&dev->struct_mutex); |
f803aa55 | 422 | return ret; |
11ed50ec BG |
423 | } |
424 | ||
425 | /* Ok, now get things going again... */ | |
426 | ||
427 | /* | |
428 | * Everything depends on having the GTT running, so we need to start | |
429 | * there. Fortunately we don't need to do this unless we reset the | |
430 | * chip at a PCI level. | |
431 | * | |
432 | * Next we need to restore the context, but we don't use those | |
433 | * yet either... | |
434 | * | |
435 | * Ring buffer needs to be re-initialized in the KMS case, or if X | |
436 | * was running at the time of the reset (i.e. we weren't VT | |
437 | * switched away). | |
438 | */ | |
439 | if (drm_core_check_feature(dev, DRIVER_MODESET) || | |
8187a2b7 ZN |
440 | !dev_priv->mm.suspended) { |
441 | struct intel_ring_buffer *ring = &dev_priv->render_ring; | |
11ed50ec | 442 | dev_priv->mm.suspended = 0; |
8187a2b7 | 443 | ring->init(dev, ring); |
11ed50ec BG |
444 | mutex_unlock(&dev->struct_mutex); |
445 | drm_irq_uninstall(dev); | |
446 | drm_irq_install(dev); | |
447 | mutex_lock(&dev->struct_mutex); | |
448 | } | |
449 | ||
9fd98141 CW |
450 | mutex_unlock(&dev->struct_mutex); |
451 | ||
11ed50ec | 452 | /* |
9fd98141 CW |
453 | * Perform a full modeset as on later generations, e.g. Ironlake, we may |
454 | * need to retrain the display link and cannot just restore the register | |
455 | * values. | |
11ed50ec | 456 | */ |
9fd98141 CW |
457 | if (need_display) { |
458 | mutex_lock(&dev->mode_config.mutex); | |
459 | drm_helper_resume_force_mode(dev); | |
460 | mutex_unlock(&dev->mode_config.mutex); | |
461 | } | |
11ed50ec | 462 | |
11ed50ec BG |
463 | return 0; |
464 | } | |
465 | ||
466 | ||
112b715e KH |
467 | static int __devinit |
468 | i915_pci_probe(struct pci_dev *pdev, const struct pci_device_id *ent) | |
469 | { | |
dcdb1674 | 470 | return drm_get_pci_dev(pdev, ent, &driver); |
112b715e KH |
471 | } |
472 | ||
473 | static void | |
474 | i915_pci_remove(struct pci_dev *pdev) | |
475 | { | |
476 | struct drm_device *dev = pci_get_drvdata(pdev); | |
477 | ||
478 | drm_put_dev(dev); | |
479 | } | |
480 | ||
84b79f8d | 481 | static int i915_pm_suspend(struct device *dev) |
112b715e | 482 | { |
84b79f8d RW |
483 | struct pci_dev *pdev = to_pci_dev(dev); |
484 | struct drm_device *drm_dev = pci_get_drvdata(pdev); | |
485 | int error; | |
112b715e | 486 | |
84b79f8d RW |
487 | if (!drm_dev || !drm_dev->dev_private) { |
488 | dev_err(dev, "DRM not initialized, aborting suspend.\n"); | |
489 | return -ENODEV; | |
490 | } | |
112b715e | 491 | |
84b79f8d RW |
492 | error = i915_drm_freeze(drm_dev); |
493 | if (error) | |
494 | return error; | |
112b715e | 495 | |
84b79f8d RW |
496 | pci_disable_device(pdev); |
497 | pci_set_power_state(pdev, PCI_D3hot); | |
cbda12d7 | 498 | |
84b79f8d | 499 | return 0; |
cbda12d7 ZW |
500 | } |
501 | ||
84b79f8d | 502 | static int i915_pm_resume(struct device *dev) |
cbda12d7 | 503 | { |
84b79f8d RW |
504 | struct pci_dev *pdev = to_pci_dev(dev); |
505 | struct drm_device *drm_dev = pci_get_drvdata(pdev); | |
506 | ||
507 | return i915_resume(drm_dev); | |
cbda12d7 ZW |
508 | } |
509 | ||
84b79f8d | 510 | static int i915_pm_freeze(struct device *dev) |
cbda12d7 | 511 | { |
84b79f8d RW |
512 | struct pci_dev *pdev = to_pci_dev(dev); |
513 | struct drm_device *drm_dev = pci_get_drvdata(pdev); | |
514 | ||
515 | if (!drm_dev || !drm_dev->dev_private) { | |
516 | dev_err(dev, "DRM not initialized, aborting suspend.\n"); | |
517 | return -ENODEV; | |
518 | } | |
519 | ||
520 | return i915_drm_freeze(drm_dev); | |
cbda12d7 ZW |
521 | } |
522 | ||
84b79f8d | 523 | static int i915_pm_thaw(struct device *dev) |
cbda12d7 | 524 | { |
84b79f8d RW |
525 | struct pci_dev *pdev = to_pci_dev(dev); |
526 | struct drm_device *drm_dev = pci_get_drvdata(pdev); | |
527 | ||
528 | return i915_drm_thaw(drm_dev); | |
cbda12d7 ZW |
529 | } |
530 | ||
84b79f8d | 531 | static int i915_pm_poweroff(struct device *dev) |
cbda12d7 | 532 | { |
84b79f8d RW |
533 | struct pci_dev *pdev = to_pci_dev(dev); |
534 | struct drm_device *drm_dev = pci_get_drvdata(pdev); | |
84b79f8d | 535 | |
61caf87c | 536 | return i915_drm_freeze(drm_dev); |
cbda12d7 ZW |
537 | } |
538 | ||
b4b78d12 | 539 | static const struct dev_pm_ops i915_pm_ops = { |
cbda12d7 ZW |
540 | .suspend = i915_pm_suspend, |
541 | .resume = i915_pm_resume, | |
542 | .freeze = i915_pm_freeze, | |
543 | .thaw = i915_pm_thaw, | |
544 | .poweroff = i915_pm_poweroff, | |
84b79f8d | 545 | .restore = i915_pm_resume, |
cbda12d7 ZW |
546 | }; |
547 | ||
de151cf6 JB |
548 | static struct vm_operations_struct i915_gem_vm_ops = { |
549 | .fault = i915_gem_fault, | |
ab00b3e5 JB |
550 | .open = drm_gem_vm_open, |
551 | .close = drm_gem_vm_close, | |
de151cf6 JB |
552 | }; |
553 | ||
1da177e4 | 554 | static struct drm_driver driver = { |
792d2b9a DA |
555 | /* don't use mtrr's here, the Xserver or user space app should |
556 | * deal with them for intel hardware. | |
557 | */ | |
673a394b EA |
558 | .driver_features = |
559 | DRIVER_USE_AGP | DRIVER_REQUIRE_AGP | /* DRIVER_USE_MTRR |*/ | |
560 | DRIVER_HAVE_IRQ | DRIVER_IRQ_SHARED | DRIVER_GEM, | |
22eae947 | 561 | .load = i915_driver_load, |
ba8bbcf6 | 562 | .unload = i915_driver_unload, |
673a394b | 563 | .open = i915_driver_open, |
22eae947 DA |
564 | .lastclose = i915_driver_lastclose, |
565 | .preclose = i915_driver_preclose, | |
673a394b | 566 | .postclose = i915_driver_postclose, |
d8e29209 RW |
567 | |
568 | /* Used in place of i915_pm_ops for non-DRIVER_MODESET */ | |
569 | .suspend = i915_suspend, | |
570 | .resume = i915_resume, | |
571 | ||
cda17380 | 572 | .device_is_agp = i915_driver_device_is_agp, |
0a3e67a4 JB |
573 | .enable_vblank = i915_enable_vblank, |
574 | .disable_vblank = i915_disable_vblank, | |
1da177e4 LT |
575 | .irq_preinstall = i915_driver_irq_preinstall, |
576 | .irq_postinstall = i915_driver_irq_postinstall, | |
577 | .irq_uninstall = i915_driver_irq_uninstall, | |
578 | .irq_handler = i915_driver_irq_handler, | |
579 | .reclaim_buffers = drm_core_reclaim_buffers, | |
7c1c2871 DA |
580 | .master_create = i915_master_create, |
581 | .master_destroy = i915_master_destroy, | |
955b12de | 582 | #if defined(CONFIG_DEBUG_FS) |
27c202ad BG |
583 | .debugfs_init = i915_debugfs_init, |
584 | .debugfs_cleanup = i915_debugfs_cleanup, | |
955b12de | 585 | #endif |
673a394b EA |
586 | .gem_init_object = i915_gem_init_object, |
587 | .gem_free_object = i915_gem_free_object, | |
de151cf6 | 588 | .gem_vm_ops = &i915_gem_vm_ops, |
1da177e4 LT |
589 | .ioctls = i915_ioctls, |
590 | .fops = { | |
b5e89ed5 DA |
591 | .owner = THIS_MODULE, |
592 | .open = drm_open, | |
593 | .release = drm_release, | |
ed8b6704 | 594 | .unlocked_ioctl = drm_ioctl, |
de151cf6 | 595 | .mmap = drm_gem_mmap, |
b5e89ed5 DA |
596 | .poll = drm_poll, |
597 | .fasync = drm_fasync, | |
c9a9c5e0 | 598 | .read = drm_read, |
8ca7c1df | 599 | #ifdef CONFIG_COMPAT |
b5e89ed5 | 600 | .compat_ioctl = i915_compat_ioctl, |
8ca7c1df | 601 | #endif |
22eae947 DA |
602 | }, |
603 | ||
1da177e4 | 604 | .pci_driver = { |
22eae947 DA |
605 | .name = DRIVER_NAME, |
606 | .id_table = pciidlist, | |
112b715e KH |
607 | .probe = i915_pci_probe, |
608 | .remove = i915_pci_remove, | |
cbda12d7 | 609 | .driver.pm = &i915_pm_ops, |
22eae947 | 610 | }, |
bc5f4523 | 611 | |
22eae947 DA |
612 | .name = DRIVER_NAME, |
613 | .desc = DRIVER_DESC, | |
614 | .date = DRIVER_DATE, | |
615 | .major = DRIVER_MAJOR, | |
616 | .minor = DRIVER_MINOR, | |
617 | .patchlevel = DRIVER_PATCHLEVEL, | |
1da177e4 LT |
618 | }; |
619 | ||
620 | static int __init i915_init(void) | |
621 | { | |
1f7a6e37 ZW |
622 | if (!intel_agp_enabled) { |
623 | DRM_ERROR("drm/i915 can't work without intel_agp module!\n"); | |
624 | return -ENODEV; | |
625 | } | |
626 | ||
1da177e4 | 627 | driver.num_ioctls = i915_max_ioctl; |
79e53945 | 628 | |
31169714 CW |
629 | i915_gem_shrinker_init(); |
630 | ||
79e53945 JB |
631 | /* |
632 | * If CONFIG_DRM_I915_KMS is set, default to KMS unless | |
633 | * explicitly disabled with the module pararmeter. | |
634 | * | |
635 | * Otherwise, just follow the parameter (defaulting to off). | |
636 | * | |
637 | * Allow optional vga_text_mode_force boot option to override | |
638 | * the default behavior. | |
639 | */ | |
640 | #if defined(CONFIG_DRM_I915_KMS) | |
641 | if (i915_modeset != 0) | |
642 | driver.driver_features |= DRIVER_MODESET; | |
643 | #endif | |
644 | if (i915_modeset == 1) | |
645 | driver.driver_features |= DRIVER_MODESET; | |
646 | ||
647 | #ifdef CONFIG_VGA_CONSOLE | |
648 | if (vgacon_text_force() && i915_modeset == -1) | |
649 | driver.driver_features &= ~DRIVER_MODESET; | |
650 | #endif | |
651 | ||
f97108d1 JB |
652 | if (!(driver.driver_features & DRIVER_MODESET)) { |
653 | driver.suspend = i915_suspend; | |
654 | driver.resume = i915_resume; | |
655 | } | |
656 | ||
1da177e4 LT |
657 | return drm_init(&driver); |
658 | } | |
659 | ||
660 | static void __exit i915_exit(void) | |
661 | { | |
31169714 | 662 | i915_gem_shrinker_exit(); |
1da177e4 LT |
663 | drm_exit(&driver); |
664 | } | |
665 | ||
666 | module_init(i915_init); | |
667 | module_exit(i915_exit); | |
668 | ||
b5e89ed5 DA |
669 | MODULE_AUTHOR(DRIVER_AUTHOR); |
670 | MODULE_DESCRIPTION(DRIVER_DESC); | |
1da177e4 | 671 | MODULE_LICENSE("GPL and additional rights"); |