]>
Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* i915_drv.c -- i830,i845,i855,i865,i915 driver -*- linux-c -*- |
2 | */ | |
0d6aa60b | 3 | /* |
bc54fd1a | 4 | * |
1da177e4 LT |
5 | * Copyright 2003 Tungsten Graphics, Inc., Cedar Park, Texas. |
6 | * All Rights Reserved. | |
bc54fd1a DA |
7 | * |
8 | * Permission is hereby granted, free of charge, to any person obtaining a | |
9 | * copy of this software and associated documentation files (the | |
10 | * "Software"), to deal in the Software without restriction, including | |
11 | * without limitation the rights to use, copy, modify, merge, publish, | |
12 | * distribute, sub license, and/or sell copies of the Software, and to | |
13 | * permit persons to whom the Software is furnished to do so, subject to | |
14 | * the following conditions: | |
15 | * | |
16 | * The above copyright notice and this permission notice (including the | |
17 | * next paragraph) shall be included in all copies or substantial portions | |
18 | * of the Software. | |
19 | * | |
20 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS | |
21 | * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF | |
22 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. | |
23 | * IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR | |
24 | * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, | |
25 | * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE | |
26 | * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE. | |
27 | * | |
0d6aa60b | 28 | */ |
1da177e4 | 29 | |
5669fcac | 30 | #include <linux/device.h> |
760285e7 DH |
31 | #include <drm/drmP.h> |
32 | #include <drm/i915_drm.h> | |
1da177e4 | 33 | #include "i915_drv.h" |
990bbdad | 34 | #include "i915_trace.h" |
f49f0586 | 35 | #include "intel_drv.h" |
1da177e4 | 36 | |
79e53945 | 37 | #include <linux/console.h> |
e0cd3608 | 38 | #include <linux/module.h> |
760285e7 | 39 | #include <drm/drm_crtc_helper.h> |
79e53945 | 40 | |
112b715e KH |
41 | static struct drm_driver driver; |
42 | ||
a57c774a AK |
43 | #define GEN_DEFAULT_PIPEOFFSETS \ |
44 | .pipe_offsets = { PIPE_A_OFFSET, PIPE_B_OFFSET, \ | |
45 | PIPE_C_OFFSET, PIPE_EDP_OFFSET }, \ | |
46 | .trans_offsets = { TRANSCODER_A_OFFSET, TRANSCODER_B_OFFSET, \ | |
47 | TRANSCODER_C_OFFSET, TRANSCODER_EDP_OFFSET }, \ | |
48 | .dpll_offsets = { DPLL_A_OFFSET, DPLL_B_OFFSET }, \ | |
49 | .dpll_md_offsets = { DPLL_A_MD_OFFSET, DPLL_B_MD_OFFSET }, \ | |
50 | .palette_offsets = { PALETTE_A_OFFSET, PALETTE_B_OFFSET } | |
51 | ||
52 | ||
9a7e8492 | 53 | static const struct intel_device_info intel_i830_info = { |
7eb552ae | 54 | .gen = 2, .is_mobile = 1, .cursor_needs_physical = 1, .num_pipes = 2, |
31578148 | 55 | .has_overlay = 1, .overlay_needs_physical = 1, |
73ae478c | 56 | .ring_mask = RENDER_RING, |
a57c774a | 57 | GEN_DEFAULT_PIPEOFFSETS, |
cfdf1fa2 KH |
58 | }; |
59 | ||
9a7e8492 | 60 | static const struct intel_device_info intel_845g_info = { |
7eb552ae | 61 | .gen = 2, .num_pipes = 1, |
31578148 | 62 | .has_overlay = 1, .overlay_needs_physical = 1, |
73ae478c | 63 | .ring_mask = RENDER_RING, |
a57c774a | 64 | GEN_DEFAULT_PIPEOFFSETS, |
cfdf1fa2 KH |
65 | }; |
66 | ||
9a7e8492 | 67 | static const struct intel_device_info intel_i85x_info = { |
7eb552ae | 68 | .gen = 2, .is_i85x = 1, .is_mobile = 1, .num_pipes = 2, |
5ce8ba7c | 69 | .cursor_needs_physical = 1, |
31578148 | 70 | .has_overlay = 1, .overlay_needs_physical = 1, |
fd70d52a | 71 | .has_fbc = 1, |
73ae478c | 72 | .ring_mask = RENDER_RING, |
a57c774a | 73 | GEN_DEFAULT_PIPEOFFSETS, |
cfdf1fa2 KH |
74 | }; |
75 | ||
9a7e8492 | 76 | static const struct intel_device_info intel_i865g_info = { |
7eb552ae | 77 | .gen = 2, .num_pipes = 1, |
31578148 | 78 | .has_overlay = 1, .overlay_needs_physical = 1, |
73ae478c | 79 | .ring_mask = RENDER_RING, |
a57c774a | 80 | GEN_DEFAULT_PIPEOFFSETS, |
cfdf1fa2 KH |
81 | }; |
82 | ||
9a7e8492 | 83 | static const struct intel_device_info intel_i915g_info = { |
7eb552ae | 84 | .gen = 3, .is_i915g = 1, .cursor_needs_physical = 1, .num_pipes = 2, |
31578148 | 85 | .has_overlay = 1, .overlay_needs_physical = 1, |
73ae478c | 86 | .ring_mask = RENDER_RING, |
a57c774a | 87 | GEN_DEFAULT_PIPEOFFSETS, |
cfdf1fa2 | 88 | }; |
9a7e8492 | 89 | static const struct intel_device_info intel_i915gm_info = { |
7eb552ae | 90 | .gen = 3, .is_mobile = 1, .num_pipes = 2, |
b295d1b6 | 91 | .cursor_needs_physical = 1, |
31578148 | 92 | .has_overlay = 1, .overlay_needs_physical = 1, |
a6c45cf0 | 93 | .supports_tv = 1, |
fd70d52a | 94 | .has_fbc = 1, |
73ae478c | 95 | .ring_mask = RENDER_RING, |
a57c774a | 96 | GEN_DEFAULT_PIPEOFFSETS, |
cfdf1fa2 | 97 | }; |
9a7e8492 | 98 | static const struct intel_device_info intel_i945g_info = { |
7eb552ae | 99 | .gen = 3, .has_hotplug = 1, .cursor_needs_physical = 1, .num_pipes = 2, |
31578148 | 100 | .has_overlay = 1, .overlay_needs_physical = 1, |
73ae478c | 101 | .ring_mask = RENDER_RING, |
a57c774a | 102 | GEN_DEFAULT_PIPEOFFSETS, |
cfdf1fa2 | 103 | }; |
9a7e8492 | 104 | static const struct intel_device_info intel_i945gm_info = { |
7eb552ae | 105 | .gen = 3, .is_i945gm = 1, .is_mobile = 1, .num_pipes = 2, |
b295d1b6 | 106 | .has_hotplug = 1, .cursor_needs_physical = 1, |
31578148 | 107 | .has_overlay = 1, .overlay_needs_physical = 1, |
a6c45cf0 | 108 | .supports_tv = 1, |
fd70d52a | 109 | .has_fbc = 1, |
73ae478c | 110 | .ring_mask = RENDER_RING, |
a57c774a | 111 | GEN_DEFAULT_PIPEOFFSETS, |
cfdf1fa2 KH |
112 | }; |
113 | ||
9a7e8492 | 114 | static const struct intel_device_info intel_i965g_info = { |
7eb552ae | 115 | .gen = 4, .is_broadwater = 1, .num_pipes = 2, |
c96c3a8c | 116 | .has_hotplug = 1, |
31578148 | 117 | .has_overlay = 1, |
73ae478c | 118 | .ring_mask = RENDER_RING, |
a57c774a | 119 | GEN_DEFAULT_PIPEOFFSETS, |
cfdf1fa2 KH |
120 | }; |
121 | ||
9a7e8492 | 122 | static const struct intel_device_info intel_i965gm_info = { |
7eb552ae | 123 | .gen = 4, .is_crestline = 1, .num_pipes = 2, |
e3c4e5dd | 124 | .is_mobile = 1, .has_fbc = 1, .has_hotplug = 1, |
31578148 | 125 | .has_overlay = 1, |
a6c45cf0 | 126 | .supports_tv = 1, |
73ae478c | 127 | .ring_mask = RENDER_RING, |
a57c774a | 128 | GEN_DEFAULT_PIPEOFFSETS, |
cfdf1fa2 KH |
129 | }; |
130 | ||
9a7e8492 | 131 | static const struct intel_device_info intel_g33_info = { |
7eb552ae | 132 | .gen = 3, .is_g33 = 1, .num_pipes = 2, |
c96c3a8c | 133 | .need_gfx_hws = 1, .has_hotplug = 1, |
31578148 | 134 | .has_overlay = 1, |
73ae478c | 135 | .ring_mask = RENDER_RING, |
a57c774a | 136 | GEN_DEFAULT_PIPEOFFSETS, |
cfdf1fa2 KH |
137 | }; |
138 | ||
9a7e8492 | 139 | static const struct intel_device_info intel_g45_info = { |
7eb552ae | 140 | .gen = 4, .is_g4x = 1, .need_gfx_hws = 1, .num_pipes = 2, |
c96c3a8c | 141 | .has_pipe_cxsr = 1, .has_hotplug = 1, |
73ae478c | 142 | .ring_mask = RENDER_RING | BSD_RING, |
a57c774a | 143 | GEN_DEFAULT_PIPEOFFSETS, |
cfdf1fa2 KH |
144 | }; |
145 | ||
9a7e8492 | 146 | static const struct intel_device_info intel_gm45_info = { |
7eb552ae | 147 | .gen = 4, .is_g4x = 1, .num_pipes = 2, |
e3c4e5dd | 148 | .is_mobile = 1, .need_gfx_hws = 1, .has_fbc = 1, |
c96c3a8c | 149 | .has_pipe_cxsr = 1, .has_hotplug = 1, |
a6c45cf0 | 150 | .supports_tv = 1, |
73ae478c | 151 | .ring_mask = RENDER_RING | BSD_RING, |
a57c774a | 152 | GEN_DEFAULT_PIPEOFFSETS, |
cfdf1fa2 KH |
153 | }; |
154 | ||
9a7e8492 | 155 | static const struct intel_device_info intel_pineview_info = { |
7eb552ae | 156 | .gen = 3, .is_g33 = 1, .is_pineview = 1, .is_mobile = 1, .num_pipes = 2, |
c96c3a8c | 157 | .need_gfx_hws = 1, .has_hotplug = 1, |
31578148 | 158 | .has_overlay = 1, |
a57c774a | 159 | GEN_DEFAULT_PIPEOFFSETS, |
cfdf1fa2 KH |
160 | }; |
161 | ||
9a7e8492 | 162 | static const struct intel_device_info intel_ironlake_d_info = { |
7eb552ae | 163 | .gen = 5, .num_pipes = 2, |
5a117db7 | 164 | .need_gfx_hws = 1, .has_hotplug = 1, |
73ae478c | 165 | .ring_mask = RENDER_RING | BSD_RING, |
a57c774a | 166 | GEN_DEFAULT_PIPEOFFSETS, |
cfdf1fa2 KH |
167 | }; |
168 | ||
9a7e8492 | 169 | static const struct intel_device_info intel_ironlake_m_info = { |
7eb552ae | 170 | .gen = 5, .is_mobile = 1, .num_pipes = 2, |
e3c4e5dd | 171 | .need_gfx_hws = 1, .has_hotplug = 1, |
c1a9f047 | 172 | .has_fbc = 1, |
73ae478c | 173 | .ring_mask = RENDER_RING | BSD_RING, |
a57c774a | 174 | GEN_DEFAULT_PIPEOFFSETS, |
cfdf1fa2 KH |
175 | }; |
176 | ||
9a7e8492 | 177 | static const struct intel_device_info intel_sandybridge_d_info = { |
7eb552ae | 178 | .gen = 6, .num_pipes = 2, |
c96c3a8c | 179 | .need_gfx_hws = 1, .has_hotplug = 1, |
cbaef0f1 | 180 | .has_fbc = 1, |
73ae478c | 181 | .ring_mask = RENDER_RING | BSD_RING | BLT_RING, |
3d29b842 | 182 | .has_llc = 1, |
a57c774a | 183 | GEN_DEFAULT_PIPEOFFSETS, |
f6e450a6 EA |
184 | }; |
185 | ||
9a7e8492 | 186 | static const struct intel_device_info intel_sandybridge_m_info = { |
7eb552ae | 187 | .gen = 6, .is_mobile = 1, .num_pipes = 2, |
c96c3a8c | 188 | .need_gfx_hws = 1, .has_hotplug = 1, |
9c04f015 | 189 | .has_fbc = 1, |
73ae478c | 190 | .ring_mask = RENDER_RING | BSD_RING | BLT_RING, |
3d29b842 | 191 | .has_llc = 1, |
a57c774a | 192 | GEN_DEFAULT_PIPEOFFSETS, |
a13e4093 EA |
193 | }; |
194 | ||
219f4fdb BW |
195 | #define GEN7_FEATURES \ |
196 | .gen = 7, .num_pipes = 3, \ | |
197 | .need_gfx_hws = 1, .has_hotplug = 1, \ | |
cbaef0f1 | 198 | .has_fbc = 1, \ |
73ae478c | 199 | .ring_mask = RENDER_RING | BSD_RING | BLT_RING, \ |
ab484f8f | 200 | .has_llc = 1 |
219f4fdb | 201 | |
c76b615c | 202 | static const struct intel_device_info intel_ivybridge_d_info = { |
219f4fdb BW |
203 | GEN7_FEATURES, |
204 | .is_ivybridge = 1, | |
a57c774a | 205 | GEN_DEFAULT_PIPEOFFSETS, |
c76b615c JB |
206 | }; |
207 | ||
208 | static const struct intel_device_info intel_ivybridge_m_info = { | |
219f4fdb BW |
209 | GEN7_FEATURES, |
210 | .is_ivybridge = 1, | |
211 | .is_mobile = 1, | |
a57c774a | 212 | GEN_DEFAULT_PIPEOFFSETS, |
c76b615c JB |
213 | }; |
214 | ||
999bcdea BW |
215 | static const struct intel_device_info intel_ivybridge_q_info = { |
216 | GEN7_FEATURES, | |
217 | .is_ivybridge = 1, | |
218 | .num_pipes = 0, /* legal, last one wins */ | |
a57c774a | 219 | GEN_DEFAULT_PIPEOFFSETS, |
999bcdea BW |
220 | }; |
221 | ||
70a3eb7a | 222 | static const struct intel_device_info intel_valleyview_m_info = { |
219f4fdb BW |
223 | GEN7_FEATURES, |
224 | .is_mobile = 1, | |
225 | .num_pipes = 2, | |
70a3eb7a | 226 | .is_valleyview = 1, |
fba5d532 | 227 | .display_mmio_offset = VLV_DISPLAY_BASE, |
cbaef0f1 | 228 | .has_fbc = 0, /* legal, last one wins */ |
30ccd964 | 229 | .has_llc = 0, /* legal, last one wins */ |
a57c774a | 230 | GEN_DEFAULT_PIPEOFFSETS, |
70a3eb7a JB |
231 | }; |
232 | ||
233 | static const struct intel_device_info intel_valleyview_d_info = { | |
219f4fdb BW |
234 | GEN7_FEATURES, |
235 | .num_pipes = 2, | |
70a3eb7a | 236 | .is_valleyview = 1, |
fba5d532 | 237 | .display_mmio_offset = VLV_DISPLAY_BASE, |
cbaef0f1 | 238 | .has_fbc = 0, /* legal, last one wins */ |
30ccd964 | 239 | .has_llc = 0, /* legal, last one wins */ |
a57c774a | 240 | GEN_DEFAULT_PIPEOFFSETS, |
70a3eb7a JB |
241 | }; |
242 | ||
4cae9ae0 | 243 | static const struct intel_device_info intel_haswell_d_info = { |
219f4fdb BW |
244 | GEN7_FEATURES, |
245 | .is_haswell = 1, | |
dd93be58 | 246 | .has_ddi = 1, |
30568c45 | 247 | .has_fpga_dbg = 1, |
73ae478c | 248 | .ring_mask = RENDER_RING | BSD_RING | BLT_RING | VEBOX_RING, |
a57c774a | 249 | GEN_DEFAULT_PIPEOFFSETS, |
4cae9ae0 ED |
250 | }; |
251 | ||
252 | static const struct intel_device_info intel_haswell_m_info = { | |
219f4fdb BW |
253 | GEN7_FEATURES, |
254 | .is_haswell = 1, | |
255 | .is_mobile = 1, | |
dd93be58 | 256 | .has_ddi = 1, |
30568c45 | 257 | .has_fpga_dbg = 1, |
73ae478c | 258 | .ring_mask = RENDER_RING | BSD_RING | BLT_RING | VEBOX_RING, |
a57c774a | 259 | GEN_DEFAULT_PIPEOFFSETS, |
c76b615c JB |
260 | }; |
261 | ||
4d4dead6 | 262 | static const struct intel_device_info intel_broadwell_d_info = { |
4b30553d | 263 | .gen = 8, .num_pipes = 3, |
4d4dead6 BW |
264 | .need_gfx_hws = 1, .has_hotplug = 1, |
265 | .ring_mask = RENDER_RING | BSD_RING | BLT_RING | VEBOX_RING, | |
266 | .has_llc = 1, | |
267 | .has_ddi = 1, | |
8f94d24b | 268 | .has_fbc = 1, |
a57c774a | 269 | GEN_DEFAULT_PIPEOFFSETS, |
4d4dead6 BW |
270 | }; |
271 | ||
272 | static const struct intel_device_info intel_broadwell_m_info = { | |
4b30553d | 273 | .gen = 8, .is_mobile = 1, .num_pipes = 3, |
4d4dead6 BW |
274 | .need_gfx_hws = 1, .has_hotplug = 1, |
275 | .ring_mask = RENDER_RING | BSD_RING | BLT_RING | VEBOX_RING, | |
276 | .has_llc = 1, | |
277 | .has_ddi = 1, | |
8f94d24b | 278 | .has_fbc = 1, |
a57c774a | 279 | GEN_DEFAULT_PIPEOFFSETS, |
4d4dead6 BW |
280 | }; |
281 | ||
a0a18075 JB |
282 | /* |
283 | * Make sure any device matches here are from most specific to most | |
284 | * general. For example, since the Quanta match is based on the subsystem | |
285 | * and subvendor IDs, we need it to come before the more general IVB | |
286 | * PCI ID matches, otherwise we'll use the wrong info struct above. | |
287 | */ | |
288 | #define INTEL_PCI_IDS \ | |
289 | INTEL_I830_IDS(&intel_i830_info), \ | |
290 | INTEL_I845G_IDS(&intel_845g_info), \ | |
291 | INTEL_I85X_IDS(&intel_i85x_info), \ | |
292 | INTEL_I865G_IDS(&intel_i865g_info), \ | |
293 | INTEL_I915G_IDS(&intel_i915g_info), \ | |
294 | INTEL_I915GM_IDS(&intel_i915gm_info), \ | |
295 | INTEL_I945G_IDS(&intel_i945g_info), \ | |
296 | INTEL_I945GM_IDS(&intel_i945gm_info), \ | |
297 | INTEL_I965G_IDS(&intel_i965g_info), \ | |
298 | INTEL_G33_IDS(&intel_g33_info), \ | |
299 | INTEL_I965GM_IDS(&intel_i965gm_info), \ | |
300 | INTEL_GM45_IDS(&intel_gm45_info), \ | |
301 | INTEL_G45_IDS(&intel_g45_info), \ | |
302 | INTEL_PINEVIEW_IDS(&intel_pineview_info), \ | |
303 | INTEL_IRONLAKE_D_IDS(&intel_ironlake_d_info), \ | |
304 | INTEL_IRONLAKE_M_IDS(&intel_ironlake_m_info), \ | |
305 | INTEL_SNB_D_IDS(&intel_sandybridge_d_info), \ | |
306 | INTEL_SNB_M_IDS(&intel_sandybridge_m_info), \ | |
307 | INTEL_IVB_Q_IDS(&intel_ivybridge_q_info), /* must be first IVB */ \ | |
308 | INTEL_IVB_M_IDS(&intel_ivybridge_m_info), \ | |
309 | INTEL_IVB_D_IDS(&intel_ivybridge_d_info), \ | |
310 | INTEL_HSW_D_IDS(&intel_haswell_d_info), \ | |
311 | INTEL_HSW_M_IDS(&intel_haswell_m_info), \ | |
312 | INTEL_VLV_M_IDS(&intel_valleyview_m_info), \ | |
4d4dead6 BW |
313 | INTEL_VLV_D_IDS(&intel_valleyview_d_info), \ |
314 | INTEL_BDW_M_IDS(&intel_broadwell_m_info), \ | |
315 | INTEL_BDW_D_IDS(&intel_broadwell_d_info) | |
a0a18075 | 316 | |
6103da0d | 317 | static const struct pci_device_id pciidlist[] = { /* aka */ |
a0a18075 | 318 | INTEL_PCI_IDS, |
49ae35f2 | 319 | {0, 0, 0} |
1da177e4 LT |
320 | }; |
321 | ||
79e53945 JB |
322 | #if defined(CONFIG_DRM_I915_KMS) |
323 | MODULE_DEVICE_TABLE(pci, pciidlist); | |
324 | #endif | |
325 | ||
0206e353 | 326 | void intel_detect_pch(struct drm_device *dev) |
3bad0781 ZW |
327 | { |
328 | struct drm_i915_private *dev_priv = dev->dev_private; | |
329 | struct pci_dev *pch; | |
330 | ||
ce1bb329 BW |
331 | /* In all current cases, num_pipes is equivalent to the PCH_NOP setting |
332 | * (which really amounts to a PCH but no South Display). | |
333 | */ | |
334 | if (INTEL_INFO(dev)->num_pipes == 0) { | |
335 | dev_priv->pch_type = PCH_NOP; | |
ce1bb329 BW |
336 | return; |
337 | } | |
338 | ||
3bad0781 ZW |
339 | /* |
340 | * The reason to probe ISA bridge instead of Dev31:Fun0 is to | |
341 | * make graphics device passthrough work easy for VMM, that only | |
342 | * need to expose ISA bridge to let driver know the real hardware | |
343 | * underneath. This is a requirement from virtualization team. | |
6a9c4b35 RG |
344 | * |
345 | * In some virtualized environments (e.g. XEN), there is irrelevant | |
346 | * ISA bridge in the system. To work reliably, we should scan trhough | |
347 | * all the ISA bridge devices and check for the first match, instead | |
348 | * of only checking the first one. | |
3bad0781 ZW |
349 | */ |
350 | pch = pci_get_class(PCI_CLASS_BRIDGE_ISA << 8, NULL); | |
6a9c4b35 RG |
351 | while (pch) { |
352 | struct pci_dev *curr = pch; | |
3bad0781 | 353 | if (pch->vendor == PCI_VENDOR_ID_INTEL) { |
17a303ec | 354 | unsigned short id; |
3bad0781 | 355 | id = pch->device & INTEL_PCH_DEVICE_ID_MASK; |
17a303ec | 356 | dev_priv->pch_id = id; |
3bad0781 | 357 | |
90711d50 JB |
358 | if (id == INTEL_PCH_IBX_DEVICE_ID_TYPE) { |
359 | dev_priv->pch_type = PCH_IBX; | |
360 | DRM_DEBUG_KMS("Found Ibex Peak PCH\n"); | |
7fcb83cd | 361 | WARN_ON(!IS_GEN5(dev)); |
90711d50 | 362 | } else if (id == INTEL_PCH_CPT_DEVICE_ID_TYPE) { |
3bad0781 ZW |
363 | dev_priv->pch_type = PCH_CPT; |
364 | DRM_DEBUG_KMS("Found CougarPoint PCH\n"); | |
7fcb83cd | 365 | WARN_ON(!(IS_GEN6(dev) || IS_IVYBRIDGE(dev))); |
c792513b JB |
366 | } else if (id == INTEL_PCH_PPT_DEVICE_ID_TYPE) { |
367 | /* PantherPoint is CPT compatible */ | |
368 | dev_priv->pch_type = PCH_CPT; | |
492ab669 | 369 | DRM_DEBUG_KMS("Found PantherPoint PCH\n"); |
7fcb83cd | 370 | WARN_ON(!(IS_GEN6(dev) || IS_IVYBRIDGE(dev))); |
eb877ebf ED |
371 | } else if (id == INTEL_PCH_LPT_DEVICE_ID_TYPE) { |
372 | dev_priv->pch_type = PCH_LPT; | |
373 | DRM_DEBUG_KMS("Found LynxPoint PCH\n"); | |
7fcb83cd | 374 | WARN_ON(!IS_HASWELL(dev)); |
08e1413d | 375 | WARN_ON(IS_ULT(dev)); |
018f52c9 PZ |
376 | } else if (IS_BROADWELL(dev)) { |
377 | dev_priv->pch_type = PCH_LPT; | |
378 | dev_priv->pch_id = | |
379 | INTEL_PCH_LPT_LP_DEVICE_ID_TYPE; | |
380 | DRM_DEBUG_KMS("This is Broadwell, assuming " | |
381 | "LynxPoint LP PCH\n"); | |
e76e0634 BW |
382 | } else if (id == INTEL_PCH_LPT_LP_DEVICE_ID_TYPE) { |
383 | dev_priv->pch_type = PCH_LPT; | |
384 | DRM_DEBUG_KMS("Found LynxPoint LP PCH\n"); | |
385 | WARN_ON(!IS_HASWELL(dev)); | |
386 | WARN_ON(!IS_ULT(dev)); | |
6a9c4b35 RG |
387 | } else { |
388 | goto check_next; | |
3bad0781 | 389 | } |
6a9c4b35 RG |
390 | pci_dev_put(pch); |
391 | break; | |
3bad0781 | 392 | } |
6a9c4b35 RG |
393 | check_next: |
394 | pch = pci_get_class(PCI_CLASS_BRIDGE_ISA << 8, curr); | |
395 | pci_dev_put(curr); | |
3bad0781 | 396 | } |
6a9c4b35 RG |
397 | if (!pch) |
398 | DRM_DEBUG_KMS("No PCH found?\n"); | |
3bad0781 ZW |
399 | } |
400 | ||
2911a35b BW |
401 | bool i915_semaphore_is_enabled(struct drm_device *dev) |
402 | { | |
403 | if (INTEL_INFO(dev)->gen < 6) | |
a08acaf2 | 404 | return false; |
2911a35b | 405 | |
e64c4a1b BW |
406 | /* Until we get further testing... */ |
407 | if (IS_GEN8(dev)) { | |
d330a953 | 408 | WARN_ON(!i915.preliminary_hw_support); |
a08acaf2 | 409 | return false; |
e64c4a1b BW |
410 | } |
411 | ||
d330a953 JN |
412 | if (i915.semaphores >= 0) |
413 | return i915.semaphores; | |
2911a35b | 414 | |
59de3295 | 415 | #ifdef CONFIG_INTEL_IOMMU |
2911a35b | 416 | /* Enable semaphores on SNB when IO remapping is off */ |
59de3295 DV |
417 | if (INTEL_INFO(dev)->gen == 6 && intel_iommu_gfx_mapped) |
418 | return false; | |
419 | #endif | |
2911a35b | 420 | |
a08acaf2 | 421 | return true; |
2911a35b BW |
422 | } |
423 | ||
84b79f8d | 424 | static int i915_drm_freeze(struct drm_device *dev) |
ba8bbcf6 | 425 | { |
61caf87c | 426 | struct drm_i915_private *dev_priv = dev->dev_private; |
24576d23 | 427 | struct drm_crtc *crtc; |
61caf87c | 428 | |
8a187455 PZ |
429 | intel_runtime_pm_get(dev_priv); |
430 | ||
b8efb17b ZR |
431 | /* ignore lid events during suspend */ |
432 | mutex_lock(&dev_priv->modeset_restore_lock); | |
433 | dev_priv->modeset_restore = MODESET_SUSPENDED; | |
434 | mutex_unlock(&dev_priv->modeset_restore_lock); | |
435 | ||
c67a470b PZ |
436 | /* We do a lot of poking in a lot of registers, make sure they work |
437 | * properly. */ | |
438 | hsw_disable_package_c8(dev_priv); | |
da7e29bd | 439 | intel_display_set_init_power(dev_priv, true); |
cb10799c | 440 | |
5bcf719b DA |
441 | drm_kms_helper_poll_disable(dev); |
442 | ||
ba8bbcf6 | 443 | pci_save_state(dev->pdev); |
ba8bbcf6 | 444 | |
5669fcac | 445 | /* If KMS is active, we do the leavevt stuff here */ |
226485e9 | 446 | if (drm_core_check_feature(dev, DRIVER_MODESET)) { |
db1b76ca DV |
447 | int error; |
448 | ||
45c5f202 | 449 | error = i915_gem_suspend(dev); |
84b79f8d | 450 | if (error) { |
226485e9 | 451 | dev_err(&dev->pdev->dev, |
84b79f8d RW |
452 | "GEM idle failed, resume might fail\n"); |
453 | return error; | |
454 | } | |
a261b246 | 455 | |
1a01ab3b JB |
456 | cancel_delayed_work_sync(&dev_priv->rps.delayed_resume_work); |
457 | ||
226485e9 | 458 | drm_irq_uninstall(dev); |
15239099 | 459 | dev_priv->enable_hotplug_processing = false; |
24576d23 JB |
460 | /* |
461 | * Disable CRTCs directly since we want to preserve sw state | |
462 | * for _thaw. | |
463 | */ | |
7c063c72 | 464 | mutex_lock(&dev->mode_config.mutex); |
24576d23 JB |
465 | list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) |
466 | dev_priv->display.crtc_disable(crtc); | |
7c063c72 | 467 | mutex_unlock(&dev->mode_config.mutex); |
7d708ee4 ID |
468 | |
469 | intel_modeset_suspend_hw(dev); | |
5669fcac JB |
470 | } |
471 | ||
828c7908 BW |
472 | i915_gem_suspend_gtt_mappings(dev); |
473 | ||
9e06dd39 JB |
474 | i915_save_state(dev); |
475 | ||
44834a67 | 476 | intel_opregion_fini(dev); |
8ee1c3db | 477 | |
3fa016a0 | 478 | console_lock(); |
b6f3eff7 | 479 | intel_fbdev_set_suspend(dev, FBINFO_STATE_SUSPENDED); |
3fa016a0 DA |
480 | console_unlock(); |
481 | ||
61caf87c | 482 | return 0; |
84b79f8d RW |
483 | } |
484 | ||
6a9ee8af | 485 | int i915_suspend(struct drm_device *dev, pm_message_t state) |
84b79f8d RW |
486 | { |
487 | int error; | |
488 | ||
489 | if (!dev || !dev->dev_private) { | |
490 | DRM_ERROR("dev: %p\n", dev); | |
491 | DRM_ERROR("DRM not initialized, aborting suspend.\n"); | |
492 | return -ENODEV; | |
493 | } | |
494 | ||
495 | if (state.event == PM_EVENT_PRETHAW) | |
496 | return 0; | |
497 | ||
5bcf719b DA |
498 | |
499 | if (dev->switch_power_state == DRM_SWITCH_POWER_OFF) | |
500 | return 0; | |
6eecba33 | 501 | |
84b79f8d RW |
502 | error = i915_drm_freeze(dev); |
503 | if (error) | |
504 | return error; | |
505 | ||
b932ccb5 DA |
506 | if (state.event == PM_EVENT_SUSPEND) { |
507 | /* Shut down the device */ | |
508 | pci_disable_device(dev->pdev); | |
509 | pci_set_power_state(dev->pdev, PCI_D3hot); | |
510 | } | |
ba8bbcf6 JB |
511 | |
512 | return 0; | |
513 | } | |
514 | ||
073f34d9 JB |
515 | void intel_console_resume(struct work_struct *work) |
516 | { | |
517 | struct drm_i915_private *dev_priv = | |
518 | container_of(work, struct drm_i915_private, | |
519 | console_resume_work); | |
520 | struct drm_device *dev = dev_priv->dev; | |
521 | ||
522 | console_lock(); | |
b6f3eff7 | 523 | intel_fbdev_set_suspend(dev, FBINFO_STATE_RUNNING); |
073f34d9 JB |
524 | console_unlock(); |
525 | } | |
526 | ||
bb60b969 JB |
527 | static void intel_resume_hotplug(struct drm_device *dev) |
528 | { | |
529 | struct drm_mode_config *mode_config = &dev->mode_config; | |
530 | struct intel_encoder *encoder; | |
531 | ||
532 | mutex_lock(&mode_config->mutex); | |
533 | DRM_DEBUG_KMS("running encoder hotplug functions\n"); | |
534 | ||
535 | list_for_each_entry(encoder, &mode_config->encoder_list, base.head) | |
536 | if (encoder->hot_plug) | |
537 | encoder->hot_plug(encoder); | |
538 | ||
539 | mutex_unlock(&mode_config->mutex); | |
540 | ||
541 | /* Just fire off a uevent and let userspace tell us what to do */ | |
542 | drm_helper_hpd_irq_event(dev); | |
543 | } | |
544 | ||
9d49c0ef | 545 | static int __i915_drm_thaw(struct drm_device *dev, bool restore_gtt_mappings) |
ba8bbcf6 | 546 | { |
5669fcac | 547 | struct drm_i915_private *dev_priv = dev->dev_private; |
84b79f8d | 548 | int error = 0; |
8ee1c3db | 549 | |
c9f7fbf9 VS |
550 | intel_uncore_early_sanitize(dev); |
551 | ||
9d49c0ef PZ |
552 | intel_uncore_sanitize(dev); |
553 | ||
554 | if (drm_core_check_feature(dev, DRIVER_MODESET) && | |
555 | restore_gtt_mappings) { | |
556 | mutex_lock(&dev->struct_mutex); | |
557 | i915_gem_restore_gtt_mappings(dev); | |
558 | mutex_unlock(&dev->struct_mutex); | |
559 | } | |
560 | ||
da7e29bd | 561 | intel_power_domains_init_hw(dev_priv); |
ebdcefc6 | 562 | |
61caf87c | 563 | i915_restore_state(dev); |
44834a67 | 564 | intel_opregion_setup(dev); |
61caf87c | 565 | |
5669fcac JB |
566 | /* KMS EnterVT equivalent */ |
567 | if (drm_core_check_feature(dev, DRIVER_MODESET)) { | |
dde86e2d | 568 | intel_init_pch_refclk(dev); |
754970ee | 569 | drm_mode_config_reset(dev); |
1833b134 | 570 | |
5669fcac | 571 | mutex_lock(&dev->struct_mutex); |
5669fcac | 572 | |
f691e2f4 | 573 | error = i915_gem_init_hw(dev); |
5669fcac | 574 | mutex_unlock(&dev->struct_mutex); |
226485e9 | 575 | |
15239099 DV |
576 | /* We need working interrupts for modeset enabling ... */ |
577 | drm_irq_install(dev); | |
578 | ||
1833b134 | 579 | intel_modeset_init_hw(dev); |
24576d23 JB |
580 | |
581 | drm_modeset_lock_all(dev); | |
582 | intel_modeset_setup_hw_state(dev, true); | |
583 | drm_modeset_unlock_all(dev); | |
15239099 DV |
584 | |
585 | /* | |
586 | * ... but also need to make sure that hotplug processing | |
587 | * doesn't cause havoc. Like in the driver load code we don't | |
588 | * bother with the tiny race here where we might loose hotplug | |
589 | * notifications. | |
590 | * */ | |
20afbda2 | 591 | intel_hpd_init(dev); |
15239099 | 592 | dev_priv->enable_hotplug_processing = true; |
bb60b969 JB |
593 | /* Config may have changed between suspend and resume */ |
594 | intel_resume_hotplug(dev); | |
d5bb081b | 595 | } |
1daed3fb | 596 | |
44834a67 CW |
597 | intel_opregion_init(dev); |
598 | ||
073f34d9 JB |
599 | /* |
600 | * The console lock can be pretty contented on resume due | |
601 | * to all the printk activity. Try to keep it out of the hot | |
602 | * path of resume if possible. | |
603 | */ | |
604 | if (console_trylock()) { | |
b6f3eff7 | 605 | intel_fbdev_set_suspend(dev, FBINFO_STATE_RUNNING); |
073f34d9 JB |
606 | console_unlock(); |
607 | } else { | |
608 | schedule_work(&dev_priv->console_resume_work); | |
609 | } | |
610 | ||
c67a470b PZ |
611 | /* Undo what we did at i915_drm_freeze so the refcount goes back to the |
612 | * expected level. */ | |
613 | hsw_enable_package_c8(dev_priv); | |
614 | ||
b8efb17b ZR |
615 | mutex_lock(&dev_priv->modeset_restore_lock); |
616 | dev_priv->modeset_restore = MODESET_DONE; | |
617 | mutex_unlock(&dev_priv->modeset_restore_lock); | |
8a187455 PZ |
618 | |
619 | intel_runtime_pm_put(dev_priv); | |
84b79f8d RW |
620 | return error; |
621 | } | |
622 | ||
1abd02e2 JB |
623 | static int i915_drm_thaw(struct drm_device *dev) |
624 | { | |
7f16e5c1 | 625 | if (drm_core_check_feature(dev, DRIVER_MODESET)) |
828c7908 | 626 | i915_check_and_clear_faults(dev); |
1abd02e2 | 627 | |
9d49c0ef | 628 | return __i915_drm_thaw(dev, true); |
84b79f8d RW |
629 | } |
630 | ||
6a9ee8af | 631 | int i915_resume(struct drm_device *dev) |
84b79f8d | 632 | { |
1abd02e2 | 633 | struct drm_i915_private *dev_priv = dev->dev_private; |
6eecba33 CW |
634 | int ret; |
635 | ||
5bcf719b DA |
636 | if (dev->switch_power_state == DRM_SWITCH_POWER_OFF) |
637 | return 0; | |
638 | ||
84b79f8d RW |
639 | if (pci_enable_device(dev->pdev)) |
640 | return -EIO; | |
641 | ||
642 | pci_set_master(dev->pdev); | |
643 | ||
1abd02e2 JB |
644 | /* |
645 | * Platforms with opregion should have sane BIOS, older ones (gen3 and | |
9d49c0ef PZ |
646 | * earlier) need to restore the GTT mappings since the BIOS might clear |
647 | * all our scratch PTEs. | |
1abd02e2 | 648 | */ |
9d49c0ef | 649 | ret = __i915_drm_thaw(dev, !dev_priv->opregion.header); |
6eecba33 CW |
650 | if (ret) |
651 | return ret; | |
652 | ||
653 | drm_kms_helper_poll_enable(dev); | |
654 | return 0; | |
ba8bbcf6 JB |
655 | } |
656 | ||
11ed50ec | 657 | /** |
f3953dcb | 658 | * i915_reset - reset chip after a hang |
11ed50ec | 659 | * @dev: drm device to reset |
11ed50ec BG |
660 | * |
661 | * Reset the chip. Useful if a hang is detected. Returns zero on successful | |
662 | * reset or otherwise an error code. | |
663 | * | |
664 | * Procedure is fairly simple: | |
665 | * - reset the chip using the reset reg | |
666 | * - re-init context state | |
667 | * - re-init hardware status page | |
668 | * - re-init ring buffer | |
669 | * - re-init interrupt state | |
670 | * - re-init display | |
671 | */ | |
d4b8bb2a | 672 | int i915_reset(struct drm_device *dev) |
11ed50ec BG |
673 | { |
674 | drm_i915_private_t *dev_priv = dev->dev_private; | |
2e7c8ee7 | 675 | bool simulated; |
0573ed4a | 676 | int ret; |
11ed50ec | 677 | |
d330a953 | 678 | if (!i915.reset) |
d78cb50b CW |
679 | return 0; |
680 | ||
d54a02c0 | 681 | mutex_lock(&dev->struct_mutex); |
11ed50ec | 682 | |
069efc1d | 683 | i915_gem_reset(dev); |
77f01230 | 684 | |
2e7c8ee7 CW |
685 | simulated = dev_priv->gpu_error.stop_rings != 0; |
686 | ||
be62acb4 MK |
687 | ret = intel_gpu_reset(dev); |
688 | ||
689 | /* Also reset the gpu hangman. */ | |
690 | if (simulated) { | |
691 | DRM_INFO("Simulated gpu hang, resetting stop_rings\n"); | |
692 | dev_priv->gpu_error.stop_rings = 0; | |
693 | if (ret == -ENODEV) { | |
f2d91a2c DV |
694 | DRM_INFO("Reset not implemented, but ignoring " |
695 | "error for simulated gpu hangs\n"); | |
be62acb4 MK |
696 | ret = 0; |
697 | } | |
2e7c8ee7 | 698 | } |
be62acb4 | 699 | |
0573ed4a | 700 | if (ret) { |
f2d91a2c | 701 | DRM_ERROR("Failed to reset chip: %i\n", ret); |
f953c935 | 702 | mutex_unlock(&dev->struct_mutex); |
f803aa55 | 703 | return ret; |
11ed50ec BG |
704 | } |
705 | ||
706 | /* Ok, now get things going again... */ | |
707 | ||
708 | /* | |
709 | * Everything depends on having the GTT running, so we need to start | |
710 | * there. Fortunately we don't need to do this unless we reset the | |
711 | * chip at a PCI level. | |
712 | * | |
713 | * Next we need to restore the context, but we don't use those | |
714 | * yet either... | |
715 | * | |
716 | * Ring buffer needs to be re-initialized in the KMS case, or if X | |
717 | * was running at the time of the reset (i.e. we weren't VT | |
718 | * switched away). | |
719 | */ | |
720 | if (drm_core_check_feature(dev, DRIVER_MODESET) || | |
db1b76ca | 721 | !dev_priv->ums.mm_suspended) { |
db1b76ca | 722 | dev_priv->ums.mm_suspended = 0; |
75a6898f | 723 | |
3d57e5bd | 724 | ret = i915_gem_init_hw(dev); |
8e88a2bd | 725 | mutex_unlock(&dev->struct_mutex); |
3d57e5bd BW |
726 | if (ret) { |
727 | DRM_ERROR("Failed hw init on reset %d\n", ret); | |
728 | return ret; | |
729 | } | |
f817586c | 730 | |
11ed50ec BG |
731 | drm_irq_uninstall(dev); |
732 | drm_irq_install(dev); | |
dd0a1aa1 JM |
733 | |
734 | /* rps/rc6 re-init is necessary to restore state lost after the | |
735 | * reset and the re-install of drm irq. Skip for ironlake per | |
736 | * previous concerns that it doesn't respond well to some forms | |
737 | * of re-init after reset. */ | |
738 | if (INTEL_INFO(dev)->gen > 5) { | |
739 | mutex_lock(&dev->struct_mutex); | |
740 | intel_enable_gt_powersave(dev); | |
741 | mutex_unlock(&dev->struct_mutex); | |
742 | } | |
743 | ||
20afbda2 | 744 | intel_hpd_init(dev); |
bcbc324a DV |
745 | } else { |
746 | mutex_unlock(&dev->struct_mutex); | |
11ed50ec BG |
747 | } |
748 | ||
11ed50ec BG |
749 | return 0; |
750 | } | |
751 | ||
56550d94 | 752 | static int i915_pci_probe(struct pci_dev *pdev, const struct pci_device_id *ent) |
112b715e | 753 | { |
01a06850 DV |
754 | struct intel_device_info *intel_info = |
755 | (struct intel_device_info *) ent->driver_data; | |
756 | ||
d330a953 | 757 | if (IS_PRELIMINARY_HW(intel_info) && !i915.preliminary_hw_support) { |
b833d685 BW |
758 | DRM_INFO("This hardware requires preliminary hardware support.\n" |
759 | "See CONFIG_DRM_I915_PRELIMINARY_HW_SUPPORT, and/or modparam preliminary_hw_support\n"); | |
760 | return -ENODEV; | |
761 | } | |
762 | ||
5fe49d86 CW |
763 | /* Only bind to function 0 of the device. Early generations |
764 | * used function 1 as a placeholder for multi-head. This causes | |
765 | * us confusion instead, especially on the systems where both | |
766 | * functions have the same PCI-ID! | |
767 | */ | |
768 | if (PCI_FUNC(pdev->devfn)) | |
769 | return -ENODEV; | |
770 | ||
24986ee0 | 771 | driver.driver_features &= ~(DRIVER_USE_AGP); |
01a06850 | 772 | |
dcdb1674 | 773 | return drm_get_pci_dev(pdev, ent, &driver); |
112b715e KH |
774 | } |
775 | ||
776 | static void | |
777 | i915_pci_remove(struct pci_dev *pdev) | |
778 | { | |
779 | struct drm_device *dev = pci_get_drvdata(pdev); | |
780 | ||
781 | drm_put_dev(dev); | |
782 | } | |
783 | ||
84b79f8d | 784 | static int i915_pm_suspend(struct device *dev) |
112b715e | 785 | { |
84b79f8d RW |
786 | struct pci_dev *pdev = to_pci_dev(dev); |
787 | struct drm_device *drm_dev = pci_get_drvdata(pdev); | |
788 | int error; | |
112b715e | 789 | |
84b79f8d RW |
790 | if (!drm_dev || !drm_dev->dev_private) { |
791 | dev_err(dev, "DRM not initialized, aborting suspend.\n"); | |
792 | return -ENODEV; | |
793 | } | |
112b715e | 794 | |
5bcf719b DA |
795 | if (drm_dev->switch_power_state == DRM_SWITCH_POWER_OFF) |
796 | return 0; | |
797 | ||
84b79f8d RW |
798 | error = i915_drm_freeze(drm_dev); |
799 | if (error) | |
800 | return error; | |
112b715e | 801 | |
84b79f8d RW |
802 | pci_disable_device(pdev); |
803 | pci_set_power_state(pdev, PCI_D3hot); | |
cbda12d7 | 804 | |
84b79f8d | 805 | return 0; |
cbda12d7 ZW |
806 | } |
807 | ||
84b79f8d | 808 | static int i915_pm_resume(struct device *dev) |
cbda12d7 | 809 | { |
84b79f8d RW |
810 | struct pci_dev *pdev = to_pci_dev(dev); |
811 | struct drm_device *drm_dev = pci_get_drvdata(pdev); | |
812 | ||
813 | return i915_resume(drm_dev); | |
cbda12d7 ZW |
814 | } |
815 | ||
84b79f8d | 816 | static int i915_pm_freeze(struct device *dev) |
cbda12d7 | 817 | { |
84b79f8d RW |
818 | struct pci_dev *pdev = to_pci_dev(dev); |
819 | struct drm_device *drm_dev = pci_get_drvdata(pdev); | |
820 | ||
821 | if (!drm_dev || !drm_dev->dev_private) { | |
822 | dev_err(dev, "DRM not initialized, aborting suspend.\n"); | |
823 | return -ENODEV; | |
824 | } | |
825 | ||
826 | return i915_drm_freeze(drm_dev); | |
cbda12d7 ZW |
827 | } |
828 | ||
84b79f8d | 829 | static int i915_pm_thaw(struct device *dev) |
cbda12d7 | 830 | { |
84b79f8d RW |
831 | struct pci_dev *pdev = to_pci_dev(dev); |
832 | struct drm_device *drm_dev = pci_get_drvdata(pdev); | |
833 | ||
834 | return i915_drm_thaw(drm_dev); | |
cbda12d7 ZW |
835 | } |
836 | ||
84b79f8d | 837 | static int i915_pm_poweroff(struct device *dev) |
cbda12d7 | 838 | { |
84b79f8d RW |
839 | struct pci_dev *pdev = to_pci_dev(dev); |
840 | struct drm_device *drm_dev = pci_get_drvdata(pdev); | |
84b79f8d | 841 | |
61caf87c | 842 | return i915_drm_freeze(drm_dev); |
cbda12d7 ZW |
843 | } |
844 | ||
8a187455 PZ |
845 | static int i915_runtime_suspend(struct device *device) |
846 | { | |
847 | struct pci_dev *pdev = to_pci_dev(device); | |
848 | struct drm_device *dev = pci_get_drvdata(pdev); | |
849 | struct drm_i915_private *dev_priv = dev->dev_private; | |
850 | ||
851 | WARN_ON(!HAS_RUNTIME_PM(dev)); | |
852 | ||
853 | DRM_DEBUG_KMS("Suspending device\n"); | |
854 | ||
48018a57 PZ |
855 | i915_gem_release_all_mmaps(dev_priv); |
856 | ||
16a3d6ef | 857 | del_timer_sync(&dev_priv->gpu_error.hangcheck_timer); |
8a187455 | 858 | dev_priv->pm.suspended = true; |
1fb2362b KCA |
859 | |
860 | /* | |
861 | * current versions of firmware which depend on this opregion | |
862 | * notification have repurposed the D1 definition to mean | |
863 | * "runtime suspended" vs. what you would normally expect (D3) | |
864 | * to distinguish it from notifications that might be sent | |
865 | * via the suspend path. | |
866 | */ | |
867 | intel_opregion_notify_adapter(dev, PCI_D1); | |
8a187455 PZ |
868 | |
869 | return 0; | |
870 | } | |
871 | ||
872 | static int i915_runtime_resume(struct device *device) | |
873 | { | |
874 | struct pci_dev *pdev = to_pci_dev(device); | |
875 | struct drm_device *dev = pci_get_drvdata(pdev); | |
876 | struct drm_i915_private *dev_priv = dev->dev_private; | |
877 | ||
878 | WARN_ON(!HAS_RUNTIME_PM(dev)); | |
879 | ||
880 | DRM_DEBUG_KMS("Resuming device\n"); | |
881 | ||
cd2e9e90 | 882 | intel_opregion_notify_adapter(dev, PCI_D0); |
8a187455 PZ |
883 | dev_priv->pm.suspended = false; |
884 | ||
885 | return 0; | |
886 | } | |
887 | ||
b4b78d12 | 888 | static const struct dev_pm_ops i915_pm_ops = { |
0206e353 AJ |
889 | .suspend = i915_pm_suspend, |
890 | .resume = i915_pm_resume, | |
891 | .freeze = i915_pm_freeze, | |
892 | .thaw = i915_pm_thaw, | |
893 | .poweroff = i915_pm_poweroff, | |
894 | .restore = i915_pm_resume, | |
8a187455 PZ |
895 | .runtime_suspend = i915_runtime_suspend, |
896 | .runtime_resume = i915_runtime_resume, | |
cbda12d7 ZW |
897 | }; |
898 | ||
78b68556 | 899 | static const struct vm_operations_struct i915_gem_vm_ops = { |
de151cf6 | 900 | .fault = i915_gem_fault, |
ab00b3e5 JB |
901 | .open = drm_gem_vm_open, |
902 | .close = drm_gem_vm_close, | |
de151cf6 JB |
903 | }; |
904 | ||
e08e96de AV |
905 | static const struct file_operations i915_driver_fops = { |
906 | .owner = THIS_MODULE, | |
907 | .open = drm_open, | |
908 | .release = drm_release, | |
909 | .unlocked_ioctl = drm_ioctl, | |
910 | .mmap = drm_gem_mmap, | |
911 | .poll = drm_poll, | |
e08e96de AV |
912 | .read = drm_read, |
913 | #ifdef CONFIG_COMPAT | |
914 | .compat_ioctl = i915_compat_ioctl, | |
915 | #endif | |
916 | .llseek = noop_llseek, | |
917 | }; | |
918 | ||
1da177e4 | 919 | static struct drm_driver driver = { |
0c54781b MW |
920 | /* Don't use MTRRs here; the Xserver or userspace app should |
921 | * deal with them for Intel hardware. | |
792d2b9a | 922 | */ |
673a394b | 923 | .driver_features = |
24986ee0 | 924 | DRIVER_USE_AGP | |
10ba5012 KH |
925 | DRIVER_HAVE_IRQ | DRIVER_IRQ_SHARED | DRIVER_GEM | DRIVER_PRIME | |
926 | DRIVER_RENDER, | |
22eae947 | 927 | .load = i915_driver_load, |
ba8bbcf6 | 928 | .unload = i915_driver_unload, |
673a394b | 929 | .open = i915_driver_open, |
22eae947 DA |
930 | .lastclose = i915_driver_lastclose, |
931 | .preclose = i915_driver_preclose, | |
673a394b | 932 | .postclose = i915_driver_postclose, |
d8e29209 RW |
933 | |
934 | /* Used in place of i915_pm_ops for non-DRIVER_MODESET */ | |
935 | .suspend = i915_suspend, | |
936 | .resume = i915_resume, | |
937 | ||
cda17380 | 938 | .device_is_agp = i915_driver_device_is_agp, |
7c1c2871 DA |
939 | .master_create = i915_master_create, |
940 | .master_destroy = i915_master_destroy, | |
955b12de | 941 | #if defined(CONFIG_DEBUG_FS) |
27c202ad BG |
942 | .debugfs_init = i915_debugfs_init, |
943 | .debugfs_cleanup = i915_debugfs_cleanup, | |
955b12de | 944 | #endif |
673a394b | 945 | .gem_free_object = i915_gem_free_object, |
de151cf6 | 946 | .gem_vm_ops = &i915_gem_vm_ops, |
1286ff73 DV |
947 | |
948 | .prime_handle_to_fd = drm_gem_prime_handle_to_fd, | |
949 | .prime_fd_to_handle = drm_gem_prime_fd_to_handle, | |
950 | .gem_prime_export = i915_gem_prime_export, | |
951 | .gem_prime_import = i915_gem_prime_import, | |
952 | ||
ff72145b DA |
953 | .dumb_create = i915_gem_dumb_create, |
954 | .dumb_map_offset = i915_gem_mmap_gtt, | |
43387b37 | 955 | .dumb_destroy = drm_gem_dumb_destroy, |
1da177e4 | 956 | .ioctls = i915_ioctls, |
e08e96de | 957 | .fops = &i915_driver_fops, |
22eae947 DA |
958 | .name = DRIVER_NAME, |
959 | .desc = DRIVER_DESC, | |
960 | .date = DRIVER_DATE, | |
961 | .major = DRIVER_MAJOR, | |
962 | .minor = DRIVER_MINOR, | |
963 | .patchlevel = DRIVER_PATCHLEVEL, | |
1da177e4 LT |
964 | }; |
965 | ||
8410ea3b DA |
966 | static struct pci_driver i915_pci_driver = { |
967 | .name = DRIVER_NAME, | |
968 | .id_table = pciidlist, | |
969 | .probe = i915_pci_probe, | |
970 | .remove = i915_pci_remove, | |
971 | .driver.pm = &i915_pm_ops, | |
972 | }; | |
973 | ||
1da177e4 LT |
974 | static int __init i915_init(void) |
975 | { | |
976 | driver.num_ioctls = i915_max_ioctl; | |
79e53945 JB |
977 | |
978 | /* | |
979 | * If CONFIG_DRM_I915_KMS is set, default to KMS unless | |
980 | * explicitly disabled with the module pararmeter. | |
981 | * | |
982 | * Otherwise, just follow the parameter (defaulting to off). | |
983 | * | |
984 | * Allow optional vga_text_mode_force boot option to override | |
985 | * the default behavior. | |
986 | */ | |
987 | #if defined(CONFIG_DRM_I915_KMS) | |
d330a953 | 988 | if (i915.modeset != 0) |
79e53945 JB |
989 | driver.driver_features |= DRIVER_MODESET; |
990 | #endif | |
d330a953 | 991 | if (i915.modeset == 1) |
79e53945 JB |
992 | driver.driver_features |= DRIVER_MODESET; |
993 | ||
994 | #ifdef CONFIG_VGA_CONSOLE | |
d330a953 | 995 | if (vgacon_text_force() && i915.modeset == -1) |
79e53945 JB |
996 | driver.driver_features &= ~DRIVER_MODESET; |
997 | #endif | |
998 | ||
b30324ad | 999 | if (!(driver.driver_features & DRIVER_MODESET)) { |
3885c6bb | 1000 | driver.get_vblank_timestamp = NULL; |
b30324ad DV |
1001 | #ifndef CONFIG_DRM_I915_UMS |
1002 | /* Silently fail loading to not upset userspace. */ | |
1003 | return 0; | |
1004 | #endif | |
1005 | } | |
3885c6bb | 1006 | |
8410ea3b | 1007 | return drm_pci_init(&driver, &i915_pci_driver); |
1da177e4 LT |
1008 | } |
1009 | ||
1010 | static void __exit i915_exit(void) | |
1011 | { | |
b33ecdd1 DV |
1012 | #ifndef CONFIG_DRM_I915_UMS |
1013 | if (!(driver.driver_features & DRIVER_MODESET)) | |
1014 | return; /* Never loaded a driver. */ | |
1015 | #endif | |
1016 | ||
8410ea3b | 1017 | drm_pci_exit(&driver, &i915_pci_driver); |
1da177e4 LT |
1018 | } |
1019 | ||
1020 | module_init(i915_init); | |
1021 | module_exit(i915_exit); | |
1022 | ||
b5e89ed5 DA |
1023 | MODULE_AUTHOR(DRIVER_AUTHOR); |
1024 | MODULE_DESCRIPTION(DRIVER_DESC); | |
1da177e4 | 1025 | MODULE_LICENSE("GPL and additional rights"); |