]>
Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* i915_drv.c -- i830,i845,i855,i865,i915 driver -*- linux-c -*- |
2 | */ | |
0d6aa60b | 3 | /* |
bc54fd1a | 4 | * |
1da177e4 LT |
5 | * Copyright 2003 Tungsten Graphics, Inc., Cedar Park, Texas. |
6 | * All Rights Reserved. | |
bc54fd1a DA |
7 | * |
8 | * Permission is hereby granted, free of charge, to any person obtaining a | |
9 | * copy of this software and associated documentation files (the | |
10 | * "Software"), to deal in the Software without restriction, including | |
11 | * without limitation the rights to use, copy, modify, merge, publish, | |
12 | * distribute, sub license, and/or sell copies of the Software, and to | |
13 | * permit persons to whom the Software is furnished to do so, subject to | |
14 | * the following conditions: | |
15 | * | |
16 | * The above copyright notice and this permission notice (including the | |
17 | * next paragraph) shall be included in all copies or substantial portions | |
18 | * of the Software. | |
19 | * | |
20 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS | |
21 | * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF | |
22 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. | |
23 | * IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR | |
24 | * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, | |
25 | * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE | |
26 | * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE. | |
27 | * | |
0d6aa60b | 28 | */ |
1da177e4 | 29 | |
5669fcac | 30 | #include <linux/device.h> |
1da177e4 LT |
31 | #include "drmP.h" |
32 | #include "drm.h" | |
33 | #include "i915_drm.h" | |
34 | #include "i915_drv.h" | |
f49f0586 | 35 | #include "intel_drv.h" |
1da177e4 | 36 | |
79e53945 | 37 | #include <linux/console.h> |
354ff967 | 38 | #include "drm_crtc_helper.h" |
79e53945 | 39 | |
a35d9d3c | 40 | static int i915_modeset __read_mostly = -1; |
79e53945 | 41 | module_param_named(modeset, i915_modeset, int, 0400); |
6e96e775 BW |
42 | MODULE_PARM_DESC(modeset, |
43 | "Use kernel modesetting [KMS] (0=DRM_I915_KMS from .config, " | |
44 | "1=on, -1=force vga console preference [default])"); | |
79e53945 | 45 | |
a35d9d3c | 46 | unsigned int i915_fbpercrtc __always_unused = 0; |
79e53945 | 47 | module_param_named(fbpercrtc, i915_fbpercrtc, int, 0400); |
1da177e4 | 48 | |
a35d9d3c | 49 | int i915_panel_ignore_lid __read_mostly = 0; |
fca87409 | 50 | module_param_named(panel_ignore_lid, i915_panel_ignore_lid, int, 0600); |
6e96e775 BW |
51 | MODULE_PARM_DESC(panel_ignore_lid, |
52 | "Override lid status (0=autodetect [default], 1=lid open, " | |
53 | "-1=lid closed)"); | |
fca87409 | 54 | |
a35d9d3c | 55 | unsigned int i915_powersave __read_mostly = 1; |
0aa99277 | 56 | module_param_named(powersave, i915_powersave, int, 0600); |
6e96e775 BW |
57 | MODULE_PARM_DESC(powersave, |
58 | "Enable powersavings, fbc, downclocking, etc. (default: true)"); | |
652c393a | 59 | |
a35d9d3c | 60 | unsigned int i915_semaphores __read_mostly = 0; |
a1656b90 | 61 | module_param_named(semaphores, i915_semaphores, int, 0600); |
6e96e775 BW |
62 | MODULE_PARM_DESC(semaphores, |
63 | "Use semaphores for inter-ring sync (default: false)"); | |
a1656b90 | 64 | |
a35d9d3c | 65 | unsigned int i915_enable_rc6 __read_mostly = 0; |
ac668088 | 66 | module_param_named(i915_enable_rc6, i915_enable_rc6, int, 0600); |
6e96e775 BW |
67 | MODULE_PARM_DESC(i915_enable_rc6, |
68 | "Enable power-saving render C-state 6 (default: true)"); | |
ac668088 | 69 | |
a35d9d3c | 70 | unsigned int i915_enable_fbc __read_mostly = 1; |
c1a9f047 | 71 | module_param_named(i915_enable_fbc, i915_enable_fbc, int, 0600); |
6e96e775 BW |
72 | MODULE_PARM_DESC(i915_enable_fbc, |
73 | "Enable frame buffer compression for power savings " | |
74 | "(default: false)"); | |
c1a9f047 | 75 | |
a35d9d3c | 76 | unsigned int i915_lvds_downclock __read_mostly = 0; |
33814341 | 77 | module_param_named(lvds_downclock, i915_lvds_downclock, int, 0400); |
6e96e775 BW |
78 | MODULE_PARM_DESC(lvds_downclock, |
79 | "Use panel (LVDS/eDP) downclocking for power savings " | |
80 | "(default: false)"); | |
33814341 | 81 | |
a35d9d3c | 82 | unsigned int i915_panel_use_ssc __read_mostly = 1; |
a7615030 | 83 | module_param_named(lvds_use_ssc, i915_panel_use_ssc, int, 0600); |
6e96e775 BW |
84 | MODULE_PARM_DESC(lvds_use_ssc, |
85 | "Use Spread Spectrum Clock with panels [LVDS/eDP] " | |
86 | "(default: true)"); | |
a7615030 | 87 | |
a35d9d3c | 88 | int i915_vbt_sdvo_panel_type __read_mostly = -1; |
5a1e5b6c | 89 | module_param_named(vbt_sdvo_panel_type, i915_vbt_sdvo_panel_type, int, 0600); |
6e96e775 BW |
90 | MODULE_PARM_DESC(vbt_sdvo_panel_type, |
91 | "Override selection of SDVO panel mode in the VBT " | |
92 | "(default: auto)"); | |
5a1e5b6c | 93 | |
a35d9d3c | 94 | static bool i915_try_reset __read_mostly = true; |
d78cb50b | 95 | module_param_named(reset, i915_try_reset, bool, 0600); |
6e96e775 | 96 | MODULE_PARM_DESC(reset, "Attempt GPU resets (default: true)"); |
d78cb50b | 97 | |
a35d9d3c | 98 | bool i915_enable_hangcheck __read_mostly = true; |
3e0dc6b0 | 99 | module_param_named(enable_hangcheck, i915_enable_hangcheck, bool, 0644); |
6e96e775 BW |
100 | MODULE_PARM_DESC(enable_hangcheck, |
101 | "Periodically check GPU activity for detecting hangs. " | |
102 | "WARNING: Disabling this can cause system wide hangs. " | |
103 | "(default: true)"); | |
3e0dc6b0 | 104 | |
112b715e | 105 | static struct drm_driver driver; |
1f7a6e37 | 106 | extern int intel_agp_enabled; |
112b715e | 107 | |
cfdf1fa2 | 108 | #define INTEL_VGA_DEVICE(id, info) { \ |
49ae35f2 | 109 | .class = PCI_CLASS_DISPLAY_VGA << 8, \ |
934f992c | 110 | .class_mask = 0xff0000, \ |
49ae35f2 KH |
111 | .vendor = 0x8086, \ |
112 | .device = id, \ | |
113 | .subvendor = PCI_ANY_ID, \ | |
114 | .subdevice = PCI_ANY_ID, \ | |
cfdf1fa2 KH |
115 | .driver_data = (unsigned long) info } |
116 | ||
9a7e8492 | 117 | static const struct intel_device_info intel_i830_info = { |
a6c45cf0 | 118 | .gen = 2, .is_mobile = 1, .cursor_needs_physical = 1, |
31578148 | 119 | .has_overlay = 1, .overlay_needs_physical = 1, |
cfdf1fa2 KH |
120 | }; |
121 | ||
9a7e8492 | 122 | static const struct intel_device_info intel_845g_info = { |
a6c45cf0 | 123 | .gen = 2, |
31578148 | 124 | .has_overlay = 1, .overlay_needs_physical = 1, |
cfdf1fa2 KH |
125 | }; |
126 | ||
9a7e8492 | 127 | static const struct intel_device_info intel_i85x_info = { |
a6c45cf0 | 128 | .gen = 2, .is_i85x = 1, .is_mobile = 1, |
5ce8ba7c | 129 | .cursor_needs_physical = 1, |
31578148 | 130 | .has_overlay = 1, .overlay_needs_physical = 1, |
cfdf1fa2 KH |
131 | }; |
132 | ||
9a7e8492 | 133 | static const struct intel_device_info intel_i865g_info = { |
a6c45cf0 | 134 | .gen = 2, |
31578148 | 135 | .has_overlay = 1, .overlay_needs_physical = 1, |
cfdf1fa2 KH |
136 | }; |
137 | ||
9a7e8492 | 138 | static const struct intel_device_info intel_i915g_info = { |
a6c45cf0 | 139 | .gen = 3, .is_i915g = 1, .cursor_needs_physical = 1, |
31578148 | 140 | .has_overlay = 1, .overlay_needs_physical = 1, |
cfdf1fa2 | 141 | }; |
9a7e8492 | 142 | static const struct intel_device_info intel_i915gm_info = { |
a6c45cf0 | 143 | .gen = 3, .is_mobile = 1, |
b295d1b6 | 144 | .cursor_needs_physical = 1, |
31578148 | 145 | .has_overlay = 1, .overlay_needs_physical = 1, |
a6c45cf0 | 146 | .supports_tv = 1, |
cfdf1fa2 | 147 | }; |
9a7e8492 | 148 | static const struct intel_device_info intel_i945g_info = { |
a6c45cf0 | 149 | .gen = 3, .has_hotplug = 1, .cursor_needs_physical = 1, |
31578148 | 150 | .has_overlay = 1, .overlay_needs_physical = 1, |
cfdf1fa2 | 151 | }; |
9a7e8492 | 152 | static const struct intel_device_info intel_i945gm_info = { |
a6c45cf0 | 153 | .gen = 3, .is_i945gm = 1, .is_mobile = 1, |
b295d1b6 | 154 | .has_hotplug = 1, .cursor_needs_physical = 1, |
31578148 | 155 | .has_overlay = 1, .overlay_needs_physical = 1, |
a6c45cf0 | 156 | .supports_tv = 1, |
cfdf1fa2 KH |
157 | }; |
158 | ||
9a7e8492 | 159 | static const struct intel_device_info intel_i965g_info = { |
a6c45cf0 | 160 | .gen = 4, .is_broadwater = 1, |
c96c3a8c | 161 | .has_hotplug = 1, |
31578148 | 162 | .has_overlay = 1, |
cfdf1fa2 KH |
163 | }; |
164 | ||
9a7e8492 | 165 | static const struct intel_device_info intel_i965gm_info = { |
a6c45cf0 | 166 | .gen = 4, .is_crestline = 1, |
e3c4e5dd | 167 | .is_mobile = 1, .has_fbc = 1, .has_hotplug = 1, |
31578148 | 168 | .has_overlay = 1, |
a6c45cf0 | 169 | .supports_tv = 1, |
cfdf1fa2 KH |
170 | }; |
171 | ||
9a7e8492 | 172 | static const struct intel_device_info intel_g33_info = { |
a6c45cf0 | 173 | .gen = 3, .is_g33 = 1, |
c96c3a8c | 174 | .need_gfx_hws = 1, .has_hotplug = 1, |
31578148 | 175 | .has_overlay = 1, |
cfdf1fa2 KH |
176 | }; |
177 | ||
9a7e8492 | 178 | static const struct intel_device_info intel_g45_info = { |
a6c45cf0 | 179 | .gen = 4, .is_g4x = 1, .need_gfx_hws = 1, |
c96c3a8c | 180 | .has_pipe_cxsr = 1, .has_hotplug = 1, |
92f49d9c | 181 | .has_bsd_ring = 1, |
cfdf1fa2 KH |
182 | }; |
183 | ||
9a7e8492 | 184 | static const struct intel_device_info intel_gm45_info = { |
a6c45cf0 | 185 | .gen = 4, .is_g4x = 1, |
e3c4e5dd | 186 | .is_mobile = 1, .need_gfx_hws = 1, .has_fbc = 1, |
c96c3a8c | 187 | .has_pipe_cxsr = 1, .has_hotplug = 1, |
a6c45cf0 | 188 | .supports_tv = 1, |
92f49d9c | 189 | .has_bsd_ring = 1, |
cfdf1fa2 KH |
190 | }; |
191 | ||
9a7e8492 | 192 | static const struct intel_device_info intel_pineview_info = { |
a6c45cf0 | 193 | .gen = 3, .is_g33 = 1, .is_pineview = 1, .is_mobile = 1, |
c96c3a8c | 194 | .need_gfx_hws = 1, .has_hotplug = 1, |
31578148 | 195 | .has_overlay = 1, |
cfdf1fa2 KH |
196 | }; |
197 | ||
9a7e8492 | 198 | static const struct intel_device_info intel_ironlake_d_info = { |
f00a3ddf | 199 | .gen = 5, |
c96c3a8c | 200 | .need_gfx_hws = 1, .has_pipe_cxsr = 1, .has_hotplug = 1, |
92f49d9c | 201 | .has_bsd_ring = 1, |
cfdf1fa2 KH |
202 | }; |
203 | ||
9a7e8492 | 204 | static const struct intel_device_info intel_ironlake_m_info = { |
f00a3ddf | 205 | .gen = 5, .is_mobile = 1, |
e3c4e5dd | 206 | .need_gfx_hws = 1, .has_hotplug = 1, |
c1a9f047 | 207 | .has_fbc = 1, |
92f49d9c | 208 | .has_bsd_ring = 1, |
cfdf1fa2 KH |
209 | }; |
210 | ||
9a7e8492 | 211 | static const struct intel_device_info intel_sandybridge_d_info = { |
a6c45cf0 | 212 | .gen = 6, |
c96c3a8c | 213 | .need_gfx_hws = 1, .has_hotplug = 1, |
881f47b6 | 214 | .has_bsd_ring = 1, |
549f7365 | 215 | .has_blt_ring = 1, |
f6e450a6 EA |
216 | }; |
217 | ||
9a7e8492 | 218 | static const struct intel_device_info intel_sandybridge_m_info = { |
a6c45cf0 | 219 | .gen = 6, .is_mobile = 1, |
c96c3a8c | 220 | .need_gfx_hws = 1, .has_hotplug = 1, |
9c04f015 | 221 | .has_fbc = 1, |
881f47b6 | 222 | .has_bsd_ring = 1, |
549f7365 | 223 | .has_blt_ring = 1, |
a13e4093 EA |
224 | }; |
225 | ||
c76b615c JB |
226 | static const struct intel_device_info intel_ivybridge_d_info = { |
227 | .is_ivybridge = 1, .gen = 7, | |
228 | .need_gfx_hws = 1, .has_hotplug = 1, | |
229 | .has_bsd_ring = 1, | |
230 | .has_blt_ring = 1, | |
231 | }; | |
232 | ||
233 | static const struct intel_device_info intel_ivybridge_m_info = { | |
234 | .is_ivybridge = 1, .gen = 7, .is_mobile = 1, | |
235 | .need_gfx_hws = 1, .has_hotplug = 1, | |
236 | .has_fbc = 0, /* FBC is not enabled on Ivybridge mobile yet */ | |
237 | .has_bsd_ring = 1, | |
238 | .has_blt_ring = 1, | |
239 | }; | |
240 | ||
6103da0d CW |
241 | static const struct pci_device_id pciidlist[] = { /* aka */ |
242 | INTEL_VGA_DEVICE(0x3577, &intel_i830_info), /* I830_M */ | |
243 | INTEL_VGA_DEVICE(0x2562, &intel_845g_info), /* 845_G */ | |
244 | INTEL_VGA_DEVICE(0x3582, &intel_i85x_info), /* I855_GM */ | |
5ce8ba7c | 245 | INTEL_VGA_DEVICE(0x358e, &intel_i85x_info), |
6103da0d CW |
246 | INTEL_VGA_DEVICE(0x2572, &intel_i865g_info), /* I865_G */ |
247 | INTEL_VGA_DEVICE(0x2582, &intel_i915g_info), /* I915_G */ | |
248 | INTEL_VGA_DEVICE(0x258a, &intel_i915g_info), /* E7221_G */ | |
249 | INTEL_VGA_DEVICE(0x2592, &intel_i915gm_info), /* I915_GM */ | |
250 | INTEL_VGA_DEVICE(0x2772, &intel_i945g_info), /* I945_G */ | |
251 | INTEL_VGA_DEVICE(0x27a2, &intel_i945gm_info), /* I945_GM */ | |
252 | INTEL_VGA_DEVICE(0x27ae, &intel_i945gm_info), /* I945_GME */ | |
253 | INTEL_VGA_DEVICE(0x2972, &intel_i965g_info), /* I946_GZ */ | |
254 | INTEL_VGA_DEVICE(0x2982, &intel_i965g_info), /* G35_G */ | |
255 | INTEL_VGA_DEVICE(0x2992, &intel_i965g_info), /* I965_Q */ | |
256 | INTEL_VGA_DEVICE(0x29a2, &intel_i965g_info), /* I965_G */ | |
257 | INTEL_VGA_DEVICE(0x29b2, &intel_g33_info), /* Q35_G */ | |
258 | INTEL_VGA_DEVICE(0x29c2, &intel_g33_info), /* G33_G */ | |
259 | INTEL_VGA_DEVICE(0x29d2, &intel_g33_info), /* Q33_G */ | |
260 | INTEL_VGA_DEVICE(0x2a02, &intel_i965gm_info), /* I965_GM */ | |
261 | INTEL_VGA_DEVICE(0x2a12, &intel_i965gm_info), /* I965_GME */ | |
262 | INTEL_VGA_DEVICE(0x2a42, &intel_gm45_info), /* GM45_G */ | |
263 | INTEL_VGA_DEVICE(0x2e02, &intel_g45_info), /* IGD_E_G */ | |
264 | INTEL_VGA_DEVICE(0x2e12, &intel_g45_info), /* Q45_G */ | |
265 | INTEL_VGA_DEVICE(0x2e22, &intel_g45_info), /* G45_G */ | |
266 | INTEL_VGA_DEVICE(0x2e32, &intel_g45_info), /* G41_G */ | |
267 | INTEL_VGA_DEVICE(0x2e42, &intel_g45_info), /* B43_G */ | |
41a51428 | 268 | INTEL_VGA_DEVICE(0x2e92, &intel_g45_info), /* B43_G.1 */ |
cfdf1fa2 KH |
269 | INTEL_VGA_DEVICE(0xa001, &intel_pineview_info), |
270 | INTEL_VGA_DEVICE(0xa011, &intel_pineview_info), | |
271 | INTEL_VGA_DEVICE(0x0042, &intel_ironlake_d_info), | |
272 | INTEL_VGA_DEVICE(0x0046, &intel_ironlake_m_info), | |
f6e450a6 | 273 | INTEL_VGA_DEVICE(0x0102, &intel_sandybridge_d_info), |
85540480 ZW |
274 | INTEL_VGA_DEVICE(0x0112, &intel_sandybridge_d_info), |
275 | INTEL_VGA_DEVICE(0x0122, &intel_sandybridge_d_info), | |
a13e4093 | 276 | INTEL_VGA_DEVICE(0x0106, &intel_sandybridge_m_info), |
85540480 | 277 | INTEL_VGA_DEVICE(0x0116, &intel_sandybridge_m_info), |
4fefe435 | 278 | INTEL_VGA_DEVICE(0x0126, &intel_sandybridge_m_info), |
85540480 | 279 | INTEL_VGA_DEVICE(0x010A, &intel_sandybridge_d_info), |
c76b615c JB |
280 | INTEL_VGA_DEVICE(0x0156, &intel_ivybridge_m_info), /* GT1 mobile */ |
281 | INTEL_VGA_DEVICE(0x0166, &intel_ivybridge_m_info), /* GT2 mobile */ | |
282 | INTEL_VGA_DEVICE(0x0152, &intel_ivybridge_d_info), /* GT1 desktop */ | |
283 | INTEL_VGA_DEVICE(0x0162, &intel_ivybridge_d_info), /* GT2 desktop */ | |
284 | INTEL_VGA_DEVICE(0x015a, &intel_ivybridge_d_info), /* GT1 server */ | |
49ae35f2 | 285 | {0, 0, 0} |
1da177e4 LT |
286 | }; |
287 | ||
79e53945 JB |
288 | #if defined(CONFIG_DRM_I915_KMS) |
289 | MODULE_DEVICE_TABLE(pci, pciidlist); | |
290 | #endif | |
291 | ||
3bad0781 | 292 | #define INTEL_PCH_DEVICE_ID_MASK 0xff00 |
90711d50 | 293 | #define INTEL_PCH_IBX_DEVICE_ID_TYPE 0x3b00 |
3bad0781 | 294 | #define INTEL_PCH_CPT_DEVICE_ID_TYPE 0x1c00 |
c792513b | 295 | #define INTEL_PCH_PPT_DEVICE_ID_TYPE 0x1e00 |
3bad0781 ZW |
296 | |
297 | void intel_detect_pch (struct drm_device *dev) | |
298 | { | |
299 | struct drm_i915_private *dev_priv = dev->dev_private; | |
300 | struct pci_dev *pch; | |
301 | ||
302 | /* | |
303 | * The reason to probe ISA bridge instead of Dev31:Fun0 is to | |
304 | * make graphics device passthrough work easy for VMM, that only | |
305 | * need to expose ISA bridge to let driver know the real hardware | |
306 | * underneath. This is a requirement from virtualization team. | |
307 | */ | |
308 | pch = pci_get_class(PCI_CLASS_BRIDGE_ISA << 8, NULL); | |
309 | if (pch) { | |
310 | if (pch->vendor == PCI_VENDOR_ID_INTEL) { | |
311 | int id; | |
312 | id = pch->device & INTEL_PCH_DEVICE_ID_MASK; | |
313 | ||
90711d50 JB |
314 | if (id == INTEL_PCH_IBX_DEVICE_ID_TYPE) { |
315 | dev_priv->pch_type = PCH_IBX; | |
316 | DRM_DEBUG_KMS("Found Ibex Peak PCH\n"); | |
317 | } else if (id == INTEL_PCH_CPT_DEVICE_ID_TYPE) { | |
3bad0781 ZW |
318 | dev_priv->pch_type = PCH_CPT; |
319 | DRM_DEBUG_KMS("Found CougarPoint PCH\n"); | |
c792513b JB |
320 | } else if (id == INTEL_PCH_PPT_DEVICE_ID_TYPE) { |
321 | /* PantherPoint is CPT compatible */ | |
322 | dev_priv->pch_type = PCH_CPT; | |
323 | DRM_DEBUG_KMS("Found PatherPoint PCH\n"); | |
3bad0781 ZW |
324 | } |
325 | } | |
326 | pci_dev_put(pch); | |
327 | } | |
328 | } | |
329 | ||
fcca7926 | 330 | static void __gen6_gt_force_wake_get(struct drm_i915_private *dev_priv) |
eb43f4af CW |
331 | { |
332 | int count; | |
333 | ||
334 | count = 0; | |
335 | while (count++ < 50 && (I915_READ_NOTRACE(FORCEWAKE_ACK) & 1)) | |
336 | udelay(10); | |
337 | ||
338 | I915_WRITE_NOTRACE(FORCEWAKE, 1); | |
339 | POSTING_READ(FORCEWAKE); | |
340 | ||
341 | count = 0; | |
342 | while (count++ < 50 && (I915_READ_NOTRACE(FORCEWAKE_ACK) & 1) == 0) | |
343 | udelay(10); | |
344 | } | |
345 | ||
fcca7926 BW |
346 | /* |
347 | * Generally this is called implicitly by the register read function. However, | |
348 | * if some sequence requires the GT to not power down then this function should | |
349 | * be called at the beginning of the sequence followed by a call to | |
350 | * gen6_gt_force_wake_put() at the end of the sequence. | |
351 | */ | |
352 | void gen6_gt_force_wake_get(struct drm_i915_private *dev_priv) | |
353 | { | |
354 | WARN_ON(!mutex_is_locked(&dev_priv->dev->struct_mutex)); | |
355 | ||
356 | /* Forcewake is atomic in case we get in here without the lock */ | |
357 | if (atomic_add_return(1, &dev_priv->forcewake_count) == 1) | |
358 | __gen6_gt_force_wake_get(dev_priv); | |
359 | } | |
360 | ||
361 | static void __gen6_gt_force_wake_put(struct drm_i915_private *dev_priv) | |
eb43f4af CW |
362 | { |
363 | I915_WRITE_NOTRACE(FORCEWAKE, 0); | |
364 | POSTING_READ(FORCEWAKE); | |
365 | } | |
366 | ||
fcca7926 BW |
367 | /* |
368 | * see gen6_gt_force_wake_get() | |
369 | */ | |
370 | void gen6_gt_force_wake_put(struct drm_i915_private *dev_priv) | |
371 | { | |
372 | WARN_ON(!mutex_is_locked(&dev_priv->dev->struct_mutex)); | |
373 | ||
374 | if (atomic_dec_and_test(&dev_priv->forcewake_count)) | |
375 | __gen6_gt_force_wake_put(dev_priv); | |
376 | } | |
377 | ||
91355834 CW |
378 | void __gen6_gt_wait_for_fifo(struct drm_i915_private *dev_priv) |
379 | { | |
95736720 CW |
380 | if (dev_priv->gt_fifo_count < GT_FIFO_NUM_RESERVED_ENTRIES ) { |
381 | int loop = 500; | |
382 | u32 fifo = I915_READ_NOTRACE(GT_FIFO_FREE_ENTRIES); | |
383 | while (fifo <= GT_FIFO_NUM_RESERVED_ENTRIES && loop--) { | |
384 | udelay(10); | |
385 | fifo = I915_READ_NOTRACE(GT_FIFO_FREE_ENTRIES); | |
386 | } | |
387 | WARN_ON(loop < 0 && fifo <= GT_FIFO_NUM_RESERVED_ENTRIES); | |
388 | dev_priv->gt_fifo_count = fifo; | |
91355834 | 389 | } |
95736720 | 390 | dev_priv->gt_fifo_count--; |
91355834 CW |
391 | } |
392 | ||
84b79f8d | 393 | static int i915_drm_freeze(struct drm_device *dev) |
ba8bbcf6 | 394 | { |
61caf87c RW |
395 | struct drm_i915_private *dev_priv = dev->dev_private; |
396 | ||
5bcf719b DA |
397 | drm_kms_helper_poll_disable(dev); |
398 | ||
ba8bbcf6 | 399 | pci_save_state(dev->pdev); |
ba8bbcf6 | 400 | |
5669fcac | 401 | /* If KMS is active, we do the leavevt stuff here */ |
226485e9 | 402 | if (drm_core_check_feature(dev, DRIVER_MODESET)) { |
84b79f8d RW |
403 | int error = i915_gem_idle(dev); |
404 | if (error) { | |
226485e9 | 405 | dev_err(&dev->pdev->dev, |
84b79f8d RW |
406 | "GEM idle failed, resume might fail\n"); |
407 | return error; | |
408 | } | |
226485e9 | 409 | drm_irq_uninstall(dev); |
5669fcac JB |
410 | } |
411 | ||
9e06dd39 JB |
412 | i915_save_state(dev); |
413 | ||
44834a67 | 414 | intel_opregion_fini(dev); |
8ee1c3db | 415 | |
84b79f8d RW |
416 | /* Modeset on resume, not lid events */ |
417 | dev_priv->modeset_on_lid = 0; | |
61caf87c RW |
418 | |
419 | return 0; | |
84b79f8d RW |
420 | } |
421 | ||
6a9ee8af | 422 | int i915_suspend(struct drm_device *dev, pm_message_t state) |
84b79f8d RW |
423 | { |
424 | int error; | |
425 | ||
426 | if (!dev || !dev->dev_private) { | |
427 | DRM_ERROR("dev: %p\n", dev); | |
428 | DRM_ERROR("DRM not initialized, aborting suspend.\n"); | |
429 | return -ENODEV; | |
430 | } | |
431 | ||
432 | if (state.event == PM_EVENT_PRETHAW) | |
433 | return 0; | |
434 | ||
5bcf719b DA |
435 | |
436 | if (dev->switch_power_state == DRM_SWITCH_POWER_OFF) | |
437 | return 0; | |
6eecba33 | 438 | |
84b79f8d RW |
439 | error = i915_drm_freeze(dev); |
440 | if (error) | |
441 | return error; | |
442 | ||
b932ccb5 DA |
443 | if (state.event == PM_EVENT_SUSPEND) { |
444 | /* Shut down the device */ | |
445 | pci_disable_device(dev->pdev); | |
446 | pci_set_power_state(dev->pdev, PCI_D3hot); | |
447 | } | |
ba8bbcf6 JB |
448 | |
449 | return 0; | |
450 | } | |
451 | ||
84b79f8d | 452 | static int i915_drm_thaw(struct drm_device *dev) |
ba8bbcf6 | 453 | { |
5669fcac | 454 | struct drm_i915_private *dev_priv = dev->dev_private; |
84b79f8d | 455 | int error = 0; |
8ee1c3db | 456 | |
d1c3b177 CW |
457 | if (drm_core_check_feature(dev, DRIVER_MODESET)) { |
458 | mutex_lock(&dev->struct_mutex); | |
459 | i915_gem_restore_gtt_mappings(dev); | |
460 | mutex_unlock(&dev->struct_mutex); | |
461 | } | |
462 | ||
61caf87c | 463 | i915_restore_state(dev); |
44834a67 | 464 | intel_opregion_setup(dev); |
61caf87c | 465 | |
5669fcac JB |
466 | /* KMS EnterVT equivalent */ |
467 | if (drm_core_check_feature(dev, DRIVER_MODESET)) { | |
468 | mutex_lock(&dev->struct_mutex); | |
469 | dev_priv->mm.suspended = 0; | |
470 | ||
84b79f8d | 471 | error = i915_gem_init_ringbuffer(dev); |
5669fcac | 472 | mutex_unlock(&dev->struct_mutex); |
226485e9 | 473 | |
500f7147 | 474 | drm_mode_config_reset(dev); |
226485e9 | 475 | drm_irq_install(dev); |
84b79f8d | 476 | |
354ff967 ZY |
477 | /* Resume the modeset for every activated CRTC */ |
478 | drm_helper_resume_force_mode(dev); | |
5669fcac | 479 | |
ac668088 | 480 | if (IS_IRONLAKE_M(dev)) |
d5bb081b JB |
481 | ironlake_enable_rc6(dev); |
482 | } | |
1daed3fb | 483 | |
44834a67 CW |
484 | intel_opregion_init(dev); |
485 | ||
c9354c85 | 486 | dev_priv->modeset_on_lid = 0; |
06891e27 | 487 | |
84b79f8d RW |
488 | return error; |
489 | } | |
490 | ||
6a9ee8af | 491 | int i915_resume(struct drm_device *dev) |
84b79f8d | 492 | { |
6eecba33 CW |
493 | int ret; |
494 | ||
5bcf719b DA |
495 | if (dev->switch_power_state == DRM_SWITCH_POWER_OFF) |
496 | return 0; | |
497 | ||
84b79f8d RW |
498 | if (pci_enable_device(dev->pdev)) |
499 | return -EIO; | |
500 | ||
501 | pci_set_master(dev->pdev); | |
502 | ||
6eecba33 CW |
503 | ret = i915_drm_thaw(dev); |
504 | if (ret) | |
505 | return ret; | |
506 | ||
507 | drm_kms_helper_poll_enable(dev); | |
508 | return 0; | |
ba8bbcf6 JB |
509 | } |
510 | ||
dc96e9b8 CW |
511 | static int i8xx_do_reset(struct drm_device *dev, u8 flags) |
512 | { | |
513 | struct drm_i915_private *dev_priv = dev->dev_private; | |
514 | ||
515 | if (IS_I85X(dev)) | |
516 | return -ENODEV; | |
517 | ||
518 | I915_WRITE(D_STATE, I915_READ(D_STATE) | DSTATE_GFX_RESET_I830); | |
519 | POSTING_READ(D_STATE); | |
520 | ||
521 | if (IS_I830(dev) || IS_845G(dev)) { | |
522 | I915_WRITE(DEBUG_RESET_I830, | |
523 | DEBUG_RESET_DISPLAY | | |
524 | DEBUG_RESET_RENDER | | |
525 | DEBUG_RESET_FULL); | |
526 | POSTING_READ(DEBUG_RESET_I830); | |
527 | msleep(1); | |
528 | ||
529 | I915_WRITE(DEBUG_RESET_I830, 0); | |
530 | POSTING_READ(DEBUG_RESET_I830); | |
531 | } | |
532 | ||
533 | msleep(1); | |
534 | ||
535 | I915_WRITE(D_STATE, I915_READ(D_STATE) & ~DSTATE_GFX_RESET_I830); | |
536 | POSTING_READ(D_STATE); | |
537 | ||
538 | return 0; | |
539 | } | |
540 | ||
f49f0586 KG |
541 | static int i965_reset_complete(struct drm_device *dev) |
542 | { | |
543 | u8 gdrst; | |
eeccdcac | 544 | pci_read_config_byte(dev->pdev, I965_GDRST, &gdrst); |
f49f0586 KG |
545 | return gdrst & 0x1; |
546 | } | |
547 | ||
0573ed4a KG |
548 | static int i965_do_reset(struct drm_device *dev, u8 flags) |
549 | { | |
550 | u8 gdrst; | |
551 | ||
ae681d96 CW |
552 | /* |
553 | * Set the domains we want to reset (GRDOM/bits 2 and 3) as | |
554 | * well as the reset bit (GR/bit 0). Setting the GR bit | |
555 | * triggers the reset; when done, the hardware will clear it. | |
556 | */ | |
0573ed4a KG |
557 | pci_read_config_byte(dev->pdev, I965_GDRST, &gdrst); |
558 | pci_write_config_byte(dev->pdev, I965_GDRST, gdrst | flags | 0x1); | |
559 | ||
560 | return wait_for(i965_reset_complete(dev), 500); | |
561 | } | |
562 | ||
563 | static int ironlake_do_reset(struct drm_device *dev, u8 flags) | |
564 | { | |
565 | struct drm_i915_private *dev_priv = dev->dev_private; | |
566 | u32 gdrst = I915_READ(MCHBAR_MIRROR_BASE + ILK_GDSR); | |
567 | I915_WRITE(MCHBAR_MIRROR_BASE + ILK_GDSR, gdrst | flags | 0x1); | |
568 | return wait_for(I915_READ(MCHBAR_MIRROR_BASE + ILK_GDSR) & 0x1, 500); | |
ba8bbcf6 JB |
569 | } |
570 | ||
cff458c2 EA |
571 | static int gen6_do_reset(struct drm_device *dev, u8 flags) |
572 | { | |
573 | struct drm_i915_private *dev_priv = dev->dev_private; | |
574 | ||
575 | I915_WRITE(GEN6_GDRST, GEN6_GRDOM_FULL); | |
576 | return wait_for((I915_READ(GEN6_GDRST) & GEN6_GRDOM_FULL) == 0, 500); | |
577 | } | |
578 | ||
11ed50ec BG |
579 | /** |
580 | * i965_reset - reset chip after a hang | |
581 | * @dev: drm device to reset | |
582 | * @flags: reset domains | |
583 | * | |
584 | * Reset the chip. Useful if a hang is detected. Returns zero on successful | |
585 | * reset or otherwise an error code. | |
586 | * | |
587 | * Procedure is fairly simple: | |
588 | * - reset the chip using the reset reg | |
589 | * - re-init context state | |
590 | * - re-init hardware status page | |
591 | * - re-init ring buffer | |
592 | * - re-init interrupt state | |
593 | * - re-init display | |
594 | */ | |
f803aa55 | 595 | int i915_reset(struct drm_device *dev, u8 flags) |
11ed50ec BG |
596 | { |
597 | drm_i915_private_t *dev_priv = dev->dev_private; | |
11ed50ec BG |
598 | /* |
599 | * We really should only reset the display subsystem if we actually | |
600 | * need to | |
601 | */ | |
602 | bool need_display = true; | |
0573ed4a | 603 | int ret; |
11ed50ec | 604 | |
d78cb50b CW |
605 | if (!i915_try_reset) |
606 | return 0; | |
607 | ||
340479aa CW |
608 | if (!mutex_trylock(&dev->struct_mutex)) |
609 | return -EBUSY; | |
11ed50ec | 610 | |
069efc1d | 611 | i915_gem_reset(dev); |
77f01230 | 612 | |
f803aa55 | 613 | ret = -ENODEV; |
ae681d96 CW |
614 | if (get_seconds() - dev_priv->last_gpu_reset < 5) { |
615 | DRM_ERROR("GPU hanging too fast, declaring wedged!\n"); | |
616 | } else switch (INTEL_INFO(dev)->gen) { | |
1083694a | 617 | case 7: |
cff458c2 EA |
618 | case 6: |
619 | ret = gen6_do_reset(dev, flags); | |
25732821 BW |
620 | /* If reset with a user forcewake, try to restore */ |
621 | if (atomic_read(&dev_priv->forcewake_count)) | |
622 | __gen6_gt_force_wake_get(dev_priv); | |
cff458c2 | 623 | break; |
f803aa55 | 624 | case 5: |
0573ed4a | 625 | ret = ironlake_do_reset(dev, flags); |
f803aa55 CW |
626 | break; |
627 | case 4: | |
0573ed4a | 628 | ret = i965_do_reset(dev, flags); |
f803aa55 | 629 | break; |
dc96e9b8 CW |
630 | case 2: |
631 | ret = i8xx_do_reset(dev, flags); | |
632 | break; | |
f803aa55 | 633 | } |
ae681d96 | 634 | dev_priv->last_gpu_reset = get_seconds(); |
0573ed4a | 635 | if (ret) { |
f803aa55 | 636 | DRM_ERROR("Failed to reset chip.\n"); |
f953c935 | 637 | mutex_unlock(&dev->struct_mutex); |
f803aa55 | 638 | return ret; |
11ed50ec BG |
639 | } |
640 | ||
641 | /* Ok, now get things going again... */ | |
642 | ||
643 | /* | |
644 | * Everything depends on having the GTT running, so we need to start | |
645 | * there. Fortunately we don't need to do this unless we reset the | |
646 | * chip at a PCI level. | |
647 | * | |
648 | * Next we need to restore the context, but we don't use those | |
649 | * yet either... | |
650 | * | |
651 | * Ring buffer needs to be re-initialized in the KMS case, or if X | |
652 | * was running at the time of the reset (i.e. we weren't VT | |
653 | * switched away). | |
654 | */ | |
655 | if (drm_core_check_feature(dev, DRIVER_MODESET) || | |
8187a2b7 | 656 | !dev_priv->mm.suspended) { |
11ed50ec | 657 | dev_priv->mm.suspended = 0; |
75a6898f | 658 | |
1ec14ad3 | 659 | dev_priv->ring[RCS].init(&dev_priv->ring[RCS]); |
75a6898f | 660 | if (HAS_BSD(dev)) |
1ec14ad3 | 661 | dev_priv->ring[VCS].init(&dev_priv->ring[VCS]); |
75a6898f | 662 | if (HAS_BLT(dev)) |
1ec14ad3 | 663 | dev_priv->ring[BCS].init(&dev_priv->ring[BCS]); |
75a6898f | 664 | |
11ed50ec BG |
665 | mutex_unlock(&dev->struct_mutex); |
666 | drm_irq_uninstall(dev); | |
500f7147 | 667 | drm_mode_config_reset(dev); |
11ed50ec BG |
668 | drm_irq_install(dev); |
669 | mutex_lock(&dev->struct_mutex); | |
670 | } | |
671 | ||
9fd98141 CW |
672 | mutex_unlock(&dev->struct_mutex); |
673 | ||
11ed50ec | 674 | /* |
9fd98141 CW |
675 | * Perform a full modeset as on later generations, e.g. Ironlake, we may |
676 | * need to retrain the display link and cannot just restore the register | |
677 | * values. | |
11ed50ec | 678 | */ |
9fd98141 CW |
679 | if (need_display) { |
680 | mutex_lock(&dev->mode_config.mutex); | |
681 | drm_helper_resume_force_mode(dev); | |
682 | mutex_unlock(&dev->mode_config.mutex); | |
683 | } | |
11ed50ec | 684 | |
11ed50ec BG |
685 | return 0; |
686 | } | |
687 | ||
688 | ||
112b715e KH |
689 | static int __devinit |
690 | i915_pci_probe(struct pci_dev *pdev, const struct pci_device_id *ent) | |
691 | { | |
5fe49d86 CW |
692 | /* Only bind to function 0 of the device. Early generations |
693 | * used function 1 as a placeholder for multi-head. This causes | |
694 | * us confusion instead, especially on the systems where both | |
695 | * functions have the same PCI-ID! | |
696 | */ | |
697 | if (PCI_FUNC(pdev->devfn)) | |
698 | return -ENODEV; | |
699 | ||
dcdb1674 | 700 | return drm_get_pci_dev(pdev, ent, &driver); |
112b715e KH |
701 | } |
702 | ||
703 | static void | |
704 | i915_pci_remove(struct pci_dev *pdev) | |
705 | { | |
706 | struct drm_device *dev = pci_get_drvdata(pdev); | |
707 | ||
708 | drm_put_dev(dev); | |
709 | } | |
710 | ||
84b79f8d | 711 | static int i915_pm_suspend(struct device *dev) |
112b715e | 712 | { |
84b79f8d RW |
713 | struct pci_dev *pdev = to_pci_dev(dev); |
714 | struct drm_device *drm_dev = pci_get_drvdata(pdev); | |
715 | int error; | |
112b715e | 716 | |
84b79f8d RW |
717 | if (!drm_dev || !drm_dev->dev_private) { |
718 | dev_err(dev, "DRM not initialized, aborting suspend.\n"); | |
719 | return -ENODEV; | |
720 | } | |
112b715e | 721 | |
5bcf719b DA |
722 | if (drm_dev->switch_power_state == DRM_SWITCH_POWER_OFF) |
723 | return 0; | |
724 | ||
84b79f8d RW |
725 | error = i915_drm_freeze(drm_dev); |
726 | if (error) | |
727 | return error; | |
112b715e | 728 | |
84b79f8d RW |
729 | pci_disable_device(pdev); |
730 | pci_set_power_state(pdev, PCI_D3hot); | |
cbda12d7 | 731 | |
84b79f8d | 732 | return 0; |
cbda12d7 ZW |
733 | } |
734 | ||
84b79f8d | 735 | static int i915_pm_resume(struct device *dev) |
cbda12d7 | 736 | { |
84b79f8d RW |
737 | struct pci_dev *pdev = to_pci_dev(dev); |
738 | struct drm_device *drm_dev = pci_get_drvdata(pdev); | |
739 | ||
740 | return i915_resume(drm_dev); | |
cbda12d7 ZW |
741 | } |
742 | ||
84b79f8d | 743 | static int i915_pm_freeze(struct device *dev) |
cbda12d7 | 744 | { |
84b79f8d RW |
745 | struct pci_dev *pdev = to_pci_dev(dev); |
746 | struct drm_device *drm_dev = pci_get_drvdata(pdev); | |
747 | ||
748 | if (!drm_dev || !drm_dev->dev_private) { | |
749 | dev_err(dev, "DRM not initialized, aborting suspend.\n"); | |
750 | return -ENODEV; | |
751 | } | |
752 | ||
753 | return i915_drm_freeze(drm_dev); | |
cbda12d7 ZW |
754 | } |
755 | ||
84b79f8d | 756 | static int i915_pm_thaw(struct device *dev) |
cbda12d7 | 757 | { |
84b79f8d RW |
758 | struct pci_dev *pdev = to_pci_dev(dev); |
759 | struct drm_device *drm_dev = pci_get_drvdata(pdev); | |
760 | ||
761 | return i915_drm_thaw(drm_dev); | |
cbda12d7 ZW |
762 | } |
763 | ||
84b79f8d | 764 | static int i915_pm_poweroff(struct device *dev) |
cbda12d7 | 765 | { |
84b79f8d RW |
766 | struct pci_dev *pdev = to_pci_dev(dev); |
767 | struct drm_device *drm_dev = pci_get_drvdata(pdev); | |
84b79f8d | 768 | |
61caf87c | 769 | return i915_drm_freeze(drm_dev); |
cbda12d7 ZW |
770 | } |
771 | ||
b4b78d12 | 772 | static const struct dev_pm_ops i915_pm_ops = { |
cbda12d7 ZW |
773 | .suspend = i915_pm_suspend, |
774 | .resume = i915_pm_resume, | |
775 | .freeze = i915_pm_freeze, | |
776 | .thaw = i915_pm_thaw, | |
777 | .poweroff = i915_pm_poweroff, | |
84b79f8d | 778 | .restore = i915_pm_resume, |
cbda12d7 ZW |
779 | }; |
780 | ||
de151cf6 JB |
781 | static struct vm_operations_struct i915_gem_vm_ops = { |
782 | .fault = i915_gem_fault, | |
ab00b3e5 JB |
783 | .open = drm_gem_vm_open, |
784 | .close = drm_gem_vm_close, | |
de151cf6 JB |
785 | }; |
786 | ||
1da177e4 | 787 | static struct drm_driver driver = { |
792d2b9a DA |
788 | /* don't use mtrr's here, the Xserver or user space app should |
789 | * deal with them for intel hardware. | |
790 | */ | |
673a394b EA |
791 | .driver_features = |
792 | DRIVER_USE_AGP | DRIVER_REQUIRE_AGP | /* DRIVER_USE_MTRR |*/ | |
793 | DRIVER_HAVE_IRQ | DRIVER_IRQ_SHARED | DRIVER_GEM, | |
22eae947 | 794 | .load = i915_driver_load, |
ba8bbcf6 | 795 | .unload = i915_driver_unload, |
673a394b | 796 | .open = i915_driver_open, |
22eae947 DA |
797 | .lastclose = i915_driver_lastclose, |
798 | .preclose = i915_driver_preclose, | |
673a394b | 799 | .postclose = i915_driver_postclose, |
d8e29209 RW |
800 | |
801 | /* Used in place of i915_pm_ops for non-DRIVER_MODESET */ | |
802 | .suspend = i915_suspend, | |
803 | .resume = i915_resume, | |
804 | ||
cda17380 | 805 | .device_is_agp = i915_driver_device_is_agp, |
1da177e4 | 806 | .reclaim_buffers = drm_core_reclaim_buffers, |
7c1c2871 DA |
807 | .master_create = i915_master_create, |
808 | .master_destroy = i915_master_destroy, | |
955b12de | 809 | #if defined(CONFIG_DEBUG_FS) |
27c202ad BG |
810 | .debugfs_init = i915_debugfs_init, |
811 | .debugfs_cleanup = i915_debugfs_cleanup, | |
955b12de | 812 | #endif |
673a394b EA |
813 | .gem_init_object = i915_gem_init_object, |
814 | .gem_free_object = i915_gem_free_object, | |
de151cf6 | 815 | .gem_vm_ops = &i915_gem_vm_ops, |
ff72145b DA |
816 | .dumb_create = i915_gem_dumb_create, |
817 | .dumb_map_offset = i915_gem_mmap_gtt, | |
818 | .dumb_destroy = i915_gem_dumb_destroy, | |
1da177e4 LT |
819 | .ioctls = i915_ioctls, |
820 | .fops = { | |
b5e89ed5 DA |
821 | .owner = THIS_MODULE, |
822 | .open = drm_open, | |
823 | .release = drm_release, | |
ed8b6704 | 824 | .unlocked_ioctl = drm_ioctl, |
de151cf6 | 825 | .mmap = drm_gem_mmap, |
b5e89ed5 DA |
826 | .poll = drm_poll, |
827 | .fasync = drm_fasync, | |
c9a9c5e0 | 828 | .read = drm_read, |
8ca7c1df | 829 | #ifdef CONFIG_COMPAT |
b5e89ed5 | 830 | .compat_ioctl = i915_compat_ioctl, |
8ca7c1df | 831 | #endif |
dc880abe | 832 | .llseek = noop_llseek, |
22eae947 DA |
833 | }, |
834 | ||
22eae947 DA |
835 | .name = DRIVER_NAME, |
836 | .desc = DRIVER_DESC, | |
837 | .date = DRIVER_DATE, | |
838 | .major = DRIVER_MAJOR, | |
839 | .minor = DRIVER_MINOR, | |
840 | .patchlevel = DRIVER_PATCHLEVEL, | |
1da177e4 LT |
841 | }; |
842 | ||
8410ea3b DA |
843 | static struct pci_driver i915_pci_driver = { |
844 | .name = DRIVER_NAME, | |
845 | .id_table = pciidlist, | |
846 | .probe = i915_pci_probe, | |
847 | .remove = i915_pci_remove, | |
848 | .driver.pm = &i915_pm_ops, | |
849 | }; | |
850 | ||
1da177e4 LT |
851 | static int __init i915_init(void) |
852 | { | |
1f7a6e37 ZW |
853 | if (!intel_agp_enabled) { |
854 | DRM_ERROR("drm/i915 can't work without intel_agp module!\n"); | |
855 | return -ENODEV; | |
856 | } | |
857 | ||
1da177e4 | 858 | driver.num_ioctls = i915_max_ioctl; |
79e53945 JB |
859 | |
860 | /* | |
861 | * If CONFIG_DRM_I915_KMS is set, default to KMS unless | |
862 | * explicitly disabled with the module pararmeter. | |
863 | * | |
864 | * Otherwise, just follow the parameter (defaulting to off). | |
865 | * | |
866 | * Allow optional vga_text_mode_force boot option to override | |
867 | * the default behavior. | |
868 | */ | |
869 | #if defined(CONFIG_DRM_I915_KMS) | |
870 | if (i915_modeset != 0) | |
871 | driver.driver_features |= DRIVER_MODESET; | |
872 | #endif | |
873 | if (i915_modeset == 1) | |
874 | driver.driver_features |= DRIVER_MODESET; | |
875 | ||
876 | #ifdef CONFIG_VGA_CONSOLE | |
877 | if (vgacon_text_force() && i915_modeset == -1) | |
878 | driver.driver_features &= ~DRIVER_MODESET; | |
879 | #endif | |
880 | ||
3885c6bb CW |
881 | if (!(driver.driver_features & DRIVER_MODESET)) |
882 | driver.get_vblank_timestamp = NULL; | |
883 | ||
8410ea3b | 884 | return drm_pci_init(&driver, &i915_pci_driver); |
1da177e4 LT |
885 | } |
886 | ||
887 | static void __exit i915_exit(void) | |
888 | { | |
8410ea3b | 889 | drm_pci_exit(&driver, &i915_pci_driver); |
1da177e4 LT |
890 | } |
891 | ||
892 | module_init(i915_init); | |
893 | module_exit(i915_exit); | |
894 | ||
b5e89ed5 DA |
895 | MODULE_AUTHOR(DRIVER_AUTHOR); |
896 | MODULE_DESCRIPTION(DRIVER_DESC); | |
1da177e4 | 897 | MODULE_LICENSE("GPL and additional rights"); |