]>
Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* i915_drv.c -- i830,i845,i855,i865,i915 driver -*- linux-c -*- |
2 | */ | |
0d6aa60b | 3 | /* |
bc54fd1a | 4 | * |
1da177e4 LT |
5 | * Copyright 2003 Tungsten Graphics, Inc., Cedar Park, Texas. |
6 | * All Rights Reserved. | |
bc54fd1a DA |
7 | * |
8 | * Permission is hereby granted, free of charge, to any person obtaining a | |
9 | * copy of this software and associated documentation files (the | |
10 | * "Software"), to deal in the Software without restriction, including | |
11 | * without limitation the rights to use, copy, modify, merge, publish, | |
12 | * distribute, sub license, and/or sell copies of the Software, and to | |
13 | * permit persons to whom the Software is furnished to do so, subject to | |
14 | * the following conditions: | |
15 | * | |
16 | * The above copyright notice and this permission notice (including the | |
17 | * next paragraph) shall be included in all copies or substantial portions | |
18 | * of the Software. | |
19 | * | |
20 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS | |
21 | * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF | |
22 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. | |
23 | * IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR | |
24 | * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, | |
25 | * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE | |
26 | * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE. | |
27 | * | |
0d6aa60b | 28 | */ |
1da177e4 | 29 | |
e5747e3a | 30 | #include <linux/acpi.h> |
0673ad47 CW |
31 | #include <linux/device.h> |
32 | #include <linux/oom.h> | |
e0cd3608 | 33 | #include <linux/module.h> |
0673ad47 CW |
34 | #include <linux/pci.h> |
35 | #include <linux/pm.h> | |
d6102977 | 36 | #include <linux/pm_runtime.h> |
0673ad47 CW |
37 | #include <linux/pnp.h> |
38 | #include <linux/slab.h> | |
39 | #include <linux/vgaarb.h> | |
704ab614 | 40 | #include <linux/vga_switcheroo.h> |
0673ad47 CW |
41 | #include <linux/vt.h> |
42 | #include <acpi/video.h> | |
43 | ||
44 | #include <drm/drmP.h> | |
760285e7 | 45 | #include <drm/drm_crtc_helper.h> |
a667fb40 | 46 | #include <drm/drm_atomic_helper.h> |
0673ad47 CW |
47 | #include <drm/i915_drm.h> |
48 | ||
49 | #include "i915_drv.h" | |
50 | #include "i915_trace.h" | |
51 | #include "i915_vgpu.h" | |
52 | #include "intel_drv.h" | |
5464cd65 | 53 | #include "intel_uc.h" |
79e53945 | 54 | |
112b715e KH |
55 | static struct drm_driver driver; |
56 | ||
0673ad47 CW |
57 | static unsigned int i915_load_fail_count; |
58 | ||
59 | bool __i915_inject_load_failure(const char *func, int line) | |
60 | { | |
61 | if (i915_load_fail_count >= i915.inject_load_failure) | |
62 | return false; | |
63 | ||
64 | if (++i915_load_fail_count == i915.inject_load_failure) { | |
65 | DRM_INFO("Injecting failure at checkpoint %u [%s:%d]\n", | |
66 | i915.inject_load_failure, func, line); | |
67 | return true; | |
68 | } | |
69 | ||
70 | return false; | |
71 | } | |
72 | ||
73 | #define FDO_BUG_URL "https://bugs.freedesktop.org/enter_bug.cgi?product=DRI" | |
74 | #define FDO_BUG_MSG "Please file a bug at " FDO_BUG_URL " against DRM/Intel " \ | |
75 | "providing the dmesg log by booting with drm.debug=0xf" | |
76 | ||
77 | void | |
78 | __i915_printk(struct drm_i915_private *dev_priv, const char *level, | |
79 | const char *fmt, ...) | |
80 | { | |
81 | static bool shown_bug_once; | |
c49d13ee | 82 | struct device *kdev = dev_priv->drm.dev; |
0673ad47 CW |
83 | bool is_error = level[1] <= KERN_ERR[1]; |
84 | bool is_debug = level[1] == KERN_DEBUG[1]; | |
85 | struct va_format vaf; | |
86 | va_list args; | |
87 | ||
88 | if (is_debug && !(drm_debug & DRM_UT_DRIVER)) | |
89 | return; | |
90 | ||
91 | va_start(args, fmt); | |
92 | ||
93 | vaf.fmt = fmt; | |
94 | vaf.va = &args; | |
95 | ||
c49d13ee | 96 | dev_printk(level, kdev, "[" DRM_NAME ":%ps] %pV", |
0673ad47 CW |
97 | __builtin_return_address(0), &vaf); |
98 | ||
99 | if (is_error && !shown_bug_once) { | |
c49d13ee | 100 | dev_notice(kdev, "%s", FDO_BUG_MSG); |
0673ad47 CW |
101 | shown_bug_once = true; |
102 | } | |
103 | ||
104 | va_end(args); | |
105 | } | |
106 | ||
107 | static bool i915_error_injected(struct drm_i915_private *dev_priv) | |
108 | { | |
109 | return i915.inject_load_failure && | |
110 | i915_load_fail_count == i915.inject_load_failure; | |
111 | } | |
112 | ||
113 | #define i915_load_error(dev_priv, fmt, ...) \ | |
114 | __i915_printk(dev_priv, \ | |
115 | i915_error_injected(dev_priv) ? KERN_DEBUG : KERN_ERR, \ | |
116 | fmt, ##__VA_ARGS__) | |
117 | ||
118 | ||
fd6b8f43 | 119 | static enum intel_pch intel_virt_detect_pch(struct drm_i915_private *dev_priv) |
0673ad47 CW |
120 | { |
121 | enum intel_pch ret = PCH_NOP; | |
122 | ||
123 | /* | |
124 | * In a virtualized passthrough environment we can be in a | |
125 | * setup where the ISA bridge is not able to be passed through. | |
126 | * In this case, a south bridge can be emulated and we have to | |
127 | * make an educated guess as to which PCH is really there. | |
128 | */ | |
129 | ||
fd6b8f43 | 130 | if (IS_GEN5(dev_priv)) { |
0673ad47 CW |
131 | ret = PCH_IBX; |
132 | DRM_DEBUG_KMS("Assuming Ibex Peak PCH\n"); | |
fd6b8f43 | 133 | } else if (IS_GEN6(dev_priv) || IS_IVYBRIDGE(dev_priv)) { |
0673ad47 CW |
134 | ret = PCH_CPT; |
135 | DRM_DEBUG_KMS("Assuming CouarPoint PCH\n"); | |
fd6b8f43 | 136 | } else if (IS_HASWELL(dev_priv) || IS_BROADWELL(dev_priv)) { |
0673ad47 CW |
137 | ret = PCH_LPT; |
138 | DRM_DEBUG_KMS("Assuming LynxPoint PCH\n"); | |
fd6b8f43 | 139 | } else if (IS_SKYLAKE(dev_priv) || IS_KABYLAKE(dev_priv)) { |
0673ad47 CW |
140 | ret = PCH_SPT; |
141 | DRM_DEBUG_KMS("Assuming SunrisePoint PCH\n"); | |
80937819 | 142 | } else if (IS_COFFEELAKE(dev_priv) || IS_CANNONLAKE(dev_priv)) { |
acf1dba6 | 143 | ret = PCH_CNP; |
80937819 | 144 | DRM_DEBUG_KMS("Assuming CannonPoint PCH\n"); |
0673ad47 CW |
145 | } |
146 | ||
147 | return ret; | |
148 | } | |
149 | ||
da5f53bf | 150 | static void intel_detect_pch(struct drm_i915_private *dev_priv) |
0673ad47 | 151 | { |
0673ad47 CW |
152 | struct pci_dev *pch = NULL; |
153 | ||
154 | /* In all current cases, num_pipes is equivalent to the PCH_NOP setting | |
155 | * (which really amounts to a PCH but no South Display). | |
156 | */ | |
b7f05d4a | 157 | if (INTEL_INFO(dev_priv)->num_pipes == 0) { |
0673ad47 CW |
158 | dev_priv->pch_type = PCH_NOP; |
159 | return; | |
160 | } | |
161 | ||
162 | /* | |
163 | * The reason to probe ISA bridge instead of Dev31:Fun0 is to | |
164 | * make graphics device passthrough work easy for VMM, that only | |
165 | * need to expose ISA bridge to let driver know the real hardware | |
166 | * underneath. This is a requirement from virtualization team. | |
167 | * | |
168 | * In some virtualized environments (e.g. XEN), there is irrelevant | |
169 | * ISA bridge in the system. To work reliably, we should scan trhough | |
170 | * all the ISA bridge devices and check for the first match, instead | |
171 | * of only checking the first one. | |
172 | */ | |
173 | while ((pch = pci_get_class(PCI_CLASS_BRIDGE_ISA << 8, pch))) { | |
174 | if (pch->vendor == PCI_VENDOR_ID_INTEL) { | |
175 | unsigned short id = pch->device & INTEL_PCH_DEVICE_ID_MASK; | |
ec7e0bb3 DP |
176 | unsigned short id_ext = pch->device & |
177 | INTEL_PCH_DEVICE_ID_MASK_EXT; | |
178 | ||
0673ad47 | 179 | if (id == INTEL_PCH_IBX_DEVICE_ID_TYPE) { |
28e0f4ee | 180 | dev_priv->pch_id = id; |
0673ad47 CW |
181 | dev_priv->pch_type = PCH_IBX; |
182 | DRM_DEBUG_KMS("Found Ibex Peak PCH\n"); | |
5db94019 | 183 | WARN_ON(!IS_GEN5(dev_priv)); |
0673ad47 | 184 | } else if (id == INTEL_PCH_CPT_DEVICE_ID_TYPE) { |
28e0f4ee | 185 | dev_priv->pch_id = id; |
0673ad47 CW |
186 | dev_priv->pch_type = PCH_CPT; |
187 | DRM_DEBUG_KMS("Found CougarPoint PCH\n"); | |
fd6b8f43 TU |
188 | WARN_ON(!(IS_GEN6(dev_priv) || |
189 | IS_IVYBRIDGE(dev_priv))); | |
0673ad47 CW |
190 | } else if (id == INTEL_PCH_PPT_DEVICE_ID_TYPE) { |
191 | /* PantherPoint is CPT compatible */ | |
28e0f4ee | 192 | dev_priv->pch_id = id; |
0673ad47 CW |
193 | dev_priv->pch_type = PCH_CPT; |
194 | DRM_DEBUG_KMS("Found PantherPoint PCH\n"); | |
fd6b8f43 TU |
195 | WARN_ON(!(IS_GEN6(dev_priv) || |
196 | IS_IVYBRIDGE(dev_priv))); | |
0673ad47 | 197 | } else if (id == INTEL_PCH_LPT_DEVICE_ID_TYPE) { |
28e0f4ee | 198 | dev_priv->pch_id = id; |
0673ad47 CW |
199 | dev_priv->pch_type = PCH_LPT; |
200 | DRM_DEBUG_KMS("Found LynxPoint PCH\n"); | |
8652744b TU |
201 | WARN_ON(!IS_HASWELL(dev_priv) && |
202 | !IS_BROADWELL(dev_priv)); | |
50a0bc90 TU |
203 | WARN_ON(IS_HSW_ULT(dev_priv) || |
204 | IS_BDW_ULT(dev_priv)); | |
0673ad47 | 205 | } else if (id == INTEL_PCH_LPT_LP_DEVICE_ID_TYPE) { |
28e0f4ee | 206 | dev_priv->pch_id = id; |
0673ad47 CW |
207 | dev_priv->pch_type = PCH_LPT; |
208 | DRM_DEBUG_KMS("Found LynxPoint LP PCH\n"); | |
8652744b TU |
209 | WARN_ON(!IS_HASWELL(dev_priv) && |
210 | !IS_BROADWELL(dev_priv)); | |
50a0bc90 TU |
211 | WARN_ON(!IS_HSW_ULT(dev_priv) && |
212 | !IS_BDW_ULT(dev_priv)); | |
0673ad47 | 213 | } else if (id == INTEL_PCH_SPT_DEVICE_ID_TYPE) { |
28e0f4ee | 214 | dev_priv->pch_id = id; |
0673ad47 CW |
215 | dev_priv->pch_type = PCH_SPT; |
216 | DRM_DEBUG_KMS("Found SunrisePoint PCH\n"); | |
0853723b TU |
217 | WARN_ON(!IS_SKYLAKE(dev_priv) && |
218 | !IS_KABYLAKE(dev_priv)); | |
ec7e0bb3 | 219 | } else if (id_ext == INTEL_PCH_SPT_LP_DEVICE_ID_TYPE) { |
28e0f4ee | 220 | dev_priv->pch_id = id_ext; |
0673ad47 CW |
221 | dev_priv->pch_type = PCH_SPT; |
222 | DRM_DEBUG_KMS("Found SunrisePoint LP PCH\n"); | |
0853723b TU |
223 | WARN_ON(!IS_SKYLAKE(dev_priv) && |
224 | !IS_KABYLAKE(dev_priv)); | |
22dea0be | 225 | } else if (id == INTEL_PCH_KBP_DEVICE_ID_TYPE) { |
28e0f4ee | 226 | dev_priv->pch_id = id; |
22dea0be RV |
227 | dev_priv->pch_type = PCH_KBP; |
228 | DRM_DEBUG_KMS("Found KabyPoint PCH\n"); | |
85327748 JN |
229 | WARN_ON(!IS_SKYLAKE(dev_priv) && |
230 | !IS_KABYLAKE(dev_priv)); | |
7b22b8c4 | 231 | } else if (id == INTEL_PCH_CNP_DEVICE_ID_TYPE) { |
28e0f4ee | 232 | dev_priv->pch_id = id; |
7b22b8c4 RV |
233 | dev_priv->pch_type = PCH_CNP; |
234 | DRM_DEBUG_KMS("Found CannonPoint PCH\n"); | |
80937819 RV |
235 | WARN_ON(!IS_CANNONLAKE(dev_priv) && |
236 | !IS_COFFEELAKE(dev_priv)); | |
ec7e0bb3 | 237 | } else if (id_ext == INTEL_PCH_CNP_LP_DEVICE_ID_TYPE) { |
28e0f4ee | 238 | dev_priv->pch_id = id_ext; |
ec7e0bb3 DP |
239 | dev_priv->pch_type = PCH_CNP; |
240 | DRM_DEBUG_KMS("Found CannonPoint LP PCH\n"); | |
80937819 RV |
241 | WARN_ON(!IS_CANNONLAKE(dev_priv) && |
242 | !IS_COFFEELAKE(dev_priv)); | |
0673ad47 CW |
243 | } else if ((id == INTEL_PCH_P2X_DEVICE_ID_TYPE) || |
244 | (id == INTEL_PCH_P3X_DEVICE_ID_TYPE) || | |
245 | ((id == INTEL_PCH_QEMU_DEVICE_ID_TYPE) && | |
246 | pch->subsystem_vendor == | |
247 | PCI_SUBVENDOR_ID_REDHAT_QUMRANET && | |
248 | pch->subsystem_device == | |
249 | PCI_SUBDEVICE_ID_QEMU)) { | |
28e0f4ee | 250 | dev_priv->pch_id = id; |
fd6b8f43 TU |
251 | dev_priv->pch_type = |
252 | intel_virt_detect_pch(dev_priv); | |
0673ad47 CW |
253 | } else |
254 | continue; | |
255 | ||
256 | break; | |
257 | } | |
258 | } | |
259 | if (!pch) | |
260 | DRM_DEBUG_KMS("No PCH found.\n"); | |
261 | ||
262 | pci_dev_put(pch); | |
263 | } | |
264 | ||
0673ad47 CW |
265 | static int i915_getparam(struct drm_device *dev, void *data, |
266 | struct drm_file *file_priv) | |
267 | { | |
fac5e23e | 268 | struct drm_i915_private *dev_priv = to_i915(dev); |
52a05c30 | 269 | struct pci_dev *pdev = dev_priv->drm.pdev; |
0673ad47 CW |
270 | drm_i915_getparam_t *param = data; |
271 | int value; | |
272 | ||
273 | switch (param->param) { | |
274 | case I915_PARAM_IRQ_ACTIVE: | |
275 | case I915_PARAM_ALLOW_BATCHBUFFER: | |
276 | case I915_PARAM_LAST_DISPATCH: | |
ef0f411f | 277 | case I915_PARAM_HAS_EXEC_CONSTANTS: |
0673ad47 CW |
278 | /* Reject all old ums/dri params. */ |
279 | return -ENODEV; | |
280 | case I915_PARAM_CHIPSET_ID: | |
52a05c30 | 281 | value = pdev->device; |
0673ad47 CW |
282 | break; |
283 | case I915_PARAM_REVISION: | |
52a05c30 | 284 | value = pdev->revision; |
0673ad47 | 285 | break; |
0673ad47 CW |
286 | case I915_PARAM_NUM_FENCES_AVAIL: |
287 | value = dev_priv->num_fence_regs; | |
288 | break; | |
289 | case I915_PARAM_HAS_OVERLAY: | |
290 | value = dev_priv->overlay ? 1 : 0; | |
291 | break; | |
0673ad47 | 292 | case I915_PARAM_HAS_BSD: |
3b3f1650 | 293 | value = !!dev_priv->engine[VCS]; |
0673ad47 CW |
294 | break; |
295 | case I915_PARAM_HAS_BLT: | |
3b3f1650 | 296 | value = !!dev_priv->engine[BCS]; |
0673ad47 CW |
297 | break; |
298 | case I915_PARAM_HAS_VEBOX: | |
3b3f1650 | 299 | value = !!dev_priv->engine[VECS]; |
0673ad47 CW |
300 | break; |
301 | case I915_PARAM_HAS_BSD2: | |
3b3f1650 | 302 | value = !!dev_priv->engine[VCS2]; |
0673ad47 | 303 | break; |
0673ad47 | 304 | case I915_PARAM_HAS_LLC: |
16162470 | 305 | value = HAS_LLC(dev_priv); |
0673ad47 CW |
306 | break; |
307 | case I915_PARAM_HAS_WT: | |
16162470 | 308 | value = HAS_WT(dev_priv); |
0673ad47 CW |
309 | break; |
310 | case I915_PARAM_HAS_ALIASING_PPGTT: | |
16162470 | 311 | value = USES_PPGTT(dev_priv); |
0673ad47 CW |
312 | break; |
313 | case I915_PARAM_HAS_SEMAPHORES: | |
39df9190 | 314 | value = i915.semaphores; |
0673ad47 | 315 | break; |
0673ad47 CW |
316 | case I915_PARAM_HAS_SECURE_BATCHES: |
317 | value = capable(CAP_SYS_ADMIN); | |
318 | break; | |
0673ad47 CW |
319 | case I915_PARAM_CMD_PARSER_VERSION: |
320 | value = i915_cmd_parser_get_version(dev_priv); | |
321 | break; | |
0673ad47 | 322 | case I915_PARAM_SUBSLICE_TOTAL: |
57ec171e | 323 | value = sseu_subslice_total(&INTEL_INFO(dev_priv)->sseu); |
0673ad47 CW |
324 | if (!value) |
325 | return -ENODEV; | |
326 | break; | |
327 | case I915_PARAM_EU_TOTAL: | |
43b67998 | 328 | value = INTEL_INFO(dev_priv)->sseu.eu_total; |
0673ad47 CW |
329 | if (!value) |
330 | return -ENODEV; | |
331 | break; | |
332 | case I915_PARAM_HAS_GPU_RESET: | |
333 | value = i915.enable_hangcheck && intel_has_gpu_reset(dev_priv); | |
142bc7d9 MT |
334 | if (value && intel_has_reset_engine(dev_priv)) |
335 | value = 2; | |
0673ad47 CW |
336 | break; |
337 | case I915_PARAM_HAS_RESOURCE_STREAMER: | |
16162470 | 338 | value = HAS_RESOURCE_STREAMER(dev_priv); |
0673ad47 | 339 | break; |
37f501af | 340 | case I915_PARAM_HAS_POOLED_EU: |
16162470 | 341 | value = HAS_POOLED_EU(dev_priv); |
37f501af | 342 | break; |
343 | case I915_PARAM_MIN_EU_IN_POOL: | |
43b67998 | 344 | value = INTEL_INFO(dev_priv)->sseu.min_eu_in_pool; |
37f501af | 345 | break; |
5464cd65 | 346 | case I915_PARAM_HUC_STATUS: |
3582ad13 | 347 | intel_runtime_pm_get(dev_priv); |
5464cd65 | 348 | value = I915_READ(HUC_STATUS2) & HUC_FW_VERIFIED; |
3582ad13 | 349 | intel_runtime_pm_put(dev_priv); |
5464cd65 | 350 | break; |
4cc69075 CW |
351 | case I915_PARAM_MMAP_GTT_VERSION: |
352 | /* Though we've started our numbering from 1, and so class all | |
353 | * earlier versions as 0, in effect their value is undefined as | |
354 | * the ioctl will report EINVAL for the unknown param! | |
355 | */ | |
356 | value = i915_gem_mmap_gtt_version(); | |
357 | break; | |
0de9136d CW |
358 | case I915_PARAM_HAS_SCHEDULER: |
359 | value = dev_priv->engine[RCS] && | |
360 | dev_priv->engine[RCS]->schedule; | |
361 | break; | |
16162470 DW |
362 | case I915_PARAM_MMAP_VERSION: |
363 | /* Remember to bump this if the version changes! */ | |
364 | case I915_PARAM_HAS_GEM: | |
365 | case I915_PARAM_HAS_PAGEFLIPPING: | |
366 | case I915_PARAM_HAS_EXECBUF2: /* depends on GEM */ | |
367 | case I915_PARAM_HAS_RELAXED_FENCING: | |
368 | case I915_PARAM_HAS_COHERENT_RINGS: | |
369 | case I915_PARAM_HAS_RELAXED_DELTA: | |
370 | case I915_PARAM_HAS_GEN7_SOL_RESET: | |
371 | case I915_PARAM_HAS_WAIT_TIMEOUT: | |
372 | case I915_PARAM_HAS_PRIME_VMAP_FLUSH: | |
373 | case I915_PARAM_HAS_PINNED_BATCHES: | |
374 | case I915_PARAM_HAS_EXEC_NO_RELOC: | |
375 | case I915_PARAM_HAS_EXEC_HANDLE_LUT: | |
376 | case I915_PARAM_HAS_COHERENT_PHYS_GTT: | |
377 | case I915_PARAM_HAS_EXEC_SOFTPIN: | |
77ae9957 | 378 | case I915_PARAM_HAS_EXEC_ASYNC: |
fec0445c | 379 | case I915_PARAM_HAS_EXEC_FENCE: |
b0fd47ad | 380 | case I915_PARAM_HAS_EXEC_CAPTURE: |
1a71cf2f | 381 | case I915_PARAM_HAS_EXEC_BATCH_FIRST: |
16162470 DW |
382 | /* For the time being all of these are always true; |
383 | * if some supported hardware does not have one of these | |
384 | * features this value needs to be provided from | |
385 | * INTEL_INFO(), a feature macro, or similar. | |
386 | */ | |
387 | value = 1; | |
388 | break; | |
7fed555c RB |
389 | case I915_PARAM_SLICE_MASK: |
390 | value = INTEL_INFO(dev_priv)->sseu.slice_mask; | |
391 | if (!value) | |
392 | return -ENODEV; | |
393 | break; | |
f5320233 RB |
394 | case I915_PARAM_SUBSLICE_MASK: |
395 | value = INTEL_INFO(dev_priv)->sseu.subslice_mask; | |
396 | if (!value) | |
397 | return -ENODEV; | |
398 | break; | |
0673ad47 CW |
399 | default: |
400 | DRM_DEBUG("Unknown parameter %d\n", param->param); | |
401 | return -EINVAL; | |
402 | } | |
403 | ||
dda33009 | 404 | if (put_user(value, param->value)) |
0673ad47 | 405 | return -EFAULT; |
0673ad47 CW |
406 | |
407 | return 0; | |
408 | } | |
409 | ||
da5f53bf | 410 | static int i915_get_bridge_dev(struct drm_i915_private *dev_priv) |
0673ad47 | 411 | { |
0673ad47 CW |
412 | dev_priv->bridge_dev = pci_get_bus_and_slot(0, PCI_DEVFN(0, 0)); |
413 | if (!dev_priv->bridge_dev) { | |
414 | DRM_ERROR("bridge device not found\n"); | |
415 | return -1; | |
416 | } | |
417 | return 0; | |
418 | } | |
419 | ||
420 | /* Allocate space for the MCH regs if needed, return nonzero on error */ | |
421 | static int | |
da5f53bf | 422 | intel_alloc_mchbar_resource(struct drm_i915_private *dev_priv) |
0673ad47 | 423 | { |
514e1d64 | 424 | int reg = INTEL_GEN(dev_priv) >= 4 ? MCHBAR_I965 : MCHBAR_I915; |
0673ad47 CW |
425 | u32 temp_lo, temp_hi = 0; |
426 | u64 mchbar_addr; | |
427 | int ret; | |
428 | ||
514e1d64 | 429 | if (INTEL_GEN(dev_priv) >= 4) |
0673ad47 CW |
430 | pci_read_config_dword(dev_priv->bridge_dev, reg + 4, &temp_hi); |
431 | pci_read_config_dword(dev_priv->bridge_dev, reg, &temp_lo); | |
432 | mchbar_addr = ((u64)temp_hi << 32) | temp_lo; | |
433 | ||
434 | /* If ACPI doesn't have it, assume we need to allocate it ourselves */ | |
435 | #ifdef CONFIG_PNP | |
436 | if (mchbar_addr && | |
437 | pnp_range_reserved(mchbar_addr, mchbar_addr + MCHBAR_SIZE)) | |
438 | return 0; | |
439 | #endif | |
440 | ||
441 | /* Get some space for it */ | |
442 | dev_priv->mch_res.name = "i915 MCHBAR"; | |
443 | dev_priv->mch_res.flags = IORESOURCE_MEM; | |
444 | ret = pci_bus_alloc_resource(dev_priv->bridge_dev->bus, | |
445 | &dev_priv->mch_res, | |
446 | MCHBAR_SIZE, MCHBAR_SIZE, | |
447 | PCIBIOS_MIN_MEM, | |
448 | 0, pcibios_align_resource, | |
449 | dev_priv->bridge_dev); | |
450 | if (ret) { | |
451 | DRM_DEBUG_DRIVER("failed bus alloc: %d\n", ret); | |
452 | dev_priv->mch_res.start = 0; | |
453 | return ret; | |
454 | } | |
455 | ||
514e1d64 | 456 | if (INTEL_GEN(dev_priv) >= 4) |
0673ad47 CW |
457 | pci_write_config_dword(dev_priv->bridge_dev, reg + 4, |
458 | upper_32_bits(dev_priv->mch_res.start)); | |
459 | ||
460 | pci_write_config_dword(dev_priv->bridge_dev, reg, | |
461 | lower_32_bits(dev_priv->mch_res.start)); | |
462 | return 0; | |
463 | } | |
464 | ||
465 | /* Setup MCHBAR if possible, return true if we should disable it again */ | |
466 | static void | |
da5f53bf | 467 | intel_setup_mchbar(struct drm_i915_private *dev_priv) |
0673ad47 | 468 | { |
514e1d64 | 469 | int mchbar_reg = INTEL_GEN(dev_priv) >= 4 ? MCHBAR_I965 : MCHBAR_I915; |
0673ad47 CW |
470 | u32 temp; |
471 | bool enabled; | |
472 | ||
920a14b2 | 473 | if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) |
0673ad47 CW |
474 | return; |
475 | ||
476 | dev_priv->mchbar_need_disable = false; | |
477 | ||
50a0bc90 | 478 | if (IS_I915G(dev_priv) || IS_I915GM(dev_priv)) { |
0673ad47 CW |
479 | pci_read_config_dword(dev_priv->bridge_dev, DEVEN, &temp); |
480 | enabled = !!(temp & DEVEN_MCHBAR_EN); | |
481 | } else { | |
482 | pci_read_config_dword(dev_priv->bridge_dev, mchbar_reg, &temp); | |
483 | enabled = temp & 1; | |
484 | } | |
485 | ||
486 | /* If it's already enabled, don't have to do anything */ | |
487 | if (enabled) | |
488 | return; | |
489 | ||
da5f53bf | 490 | if (intel_alloc_mchbar_resource(dev_priv)) |
0673ad47 CW |
491 | return; |
492 | ||
493 | dev_priv->mchbar_need_disable = true; | |
494 | ||
495 | /* Space is allocated or reserved, so enable it. */ | |
50a0bc90 | 496 | if (IS_I915G(dev_priv) || IS_I915GM(dev_priv)) { |
0673ad47 CW |
497 | pci_write_config_dword(dev_priv->bridge_dev, DEVEN, |
498 | temp | DEVEN_MCHBAR_EN); | |
499 | } else { | |
500 | pci_read_config_dword(dev_priv->bridge_dev, mchbar_reg, &temp); | |
501 | pci_write_config_dword(dev_priv->bridge_dev, mchbar_reg, temp | 1); | |
502 | } | |
503 | } | |
504 | ||
505 | static void | |
da5f53bf | 506 | intel_teardown_mchbar(struct drm_i915_private *dev_priv) |
0673ad47 | 507 | { |
514e1d64 | 508 | int mchbar_reg = INTEL_GEN(dev_priv) >= 4 ? MCHBAR_I965 : MCHBAR_I915; |
0673ad47 CW |
509 | |
510 | if (dev_priv->mchbar_need_disable) { | |
50a0bc90 | 511 | if (IS_I915G(dev_priv) || IS_I915GM(dev_priv)) { |
0673ad47 CW |
512 | u32 deven_val; |
513 | ||
514 | pci_read_config_dword(dev_priv->bridge_dev, DEVEN, | |
515 | &deven_val); | |
516 | deven_val &= ~DEVEN_MCHBAR_EN; | |
517 | pci_write_config_dword(dev_priv->bridge_dev, DEVEN, | |
518 | deven_val); | |
519 | } else { | |
520 | u32 mchbar_val; | |
521 | ||
522 | pci_read_config_dword(dev_priv->bridge_dev, mchbar_reg, | |
523 | &mchbar_val); | |
524 | mchbar_val &= ~1; | |
525 | pci_write_config_dword(dev_priv->bridge_dev, mchbar_reg, | |
526 | mchbar_val); | |
527 | } | |
528 | } | |
529 | ||
530 | if (dev_priv->mch_res.start) | |
531 | release_resource(&dev_priv->mch_res); | |
532 | } | |
533 | ||
534 | /* true = enable decode, false = disable decoder */ | |
535 | static unsigned int i915_vga_set_decode(void *cookie, bool state) | |
536 | { | |
da5f53bf | 537 | struct drm_i915_private *dev_priv = cookie; |
0673ad47 | 538 | |
da5f53bf | 539 | intel_modeset_vga_set_state(dev_priv, state); |
0673ad47 CW |
540 | if (state) |
541 | return VGA_RSRC_LEGACY_IO | VGA_RSRC_LEGACY_MEM | | |
542 | VGA_RSRC_NORMAL_IO | VGA_RSRC_NORMAL_MEM; | |
543 | else | |
544 | return VGA_RSRC_NORMAL_IO | VGA_RSRC_NORMAL_MEM; | |
545 | } | |
546 | ||
7f26cb88 TU |
547 | static int i915_resume_switcheroo(struct drm_device *dev); |
548 | static int i915_suspend_switcheroo(struct drm_device *dev, pm_message_t state); | |
549 | ||
0673ad47 CW |
550 | static void i915_switcheroo_set_state(struct pci_dev *pdev, enum vga_switcheroo_state state) |
551 | { | |
552 | struct drm_device *dev = pci_get_drvdata(pdev); | |
553 | pm_message_t pmm = { .event = PM_EVENT_SUSPEND }; | |
554 | ||
555 | if (state == VGA_SWITCHEROO_ON) { | |
556 | pr_info("switched on\n"); | |
557 | dev->switch_power_state = DRM_SWITCH_POWER_CHANGING; | |
558 | /* i915 resume handler doesn't set to D0 */ | |
52a05c30 | 559 | pci_set_power_state(pdev, PCI_D0); |
0673ad47 CW |
560 | i915_resume_switcheroo(dev); |
561 | dev->switch_power_state = DRM_SWITCH_POWER_ON; | |
562 | } else { | |
563 | pr_info("switched off\n"); | |
564 | dev->switch_power_state = DRM_SWITCH_POWER_CHANGING; | |
565 | i915_suspend_switcheroo(dev, pmm); | |
566 | dev->switch_power_state = DRM_SWITCH_POWER_OFF; | |
567 | } | |
568 | } | |
569 | ||
570 | static bool i915_switcheroo_can_switch(struct pci_dev *pdev) | |
571 | { | |
572 | struct drm_device *dev = pci_get_drvdata(pdev); | |
573 | ||
574 | /* | |
575 | * FIXME: open_count is protected by drm_global_mutex but that would lead to | |
576 | * locking inversion with the driver load path. And the access here is | |
577 | * completely racy anyway. So don't bother with locking for now. | |
578 | */ | |
579 | return dev->open_count == 0; | |
580 | } | |
581 | ||
582 | static const struct vga_switcheroo_client_ops i915_switcheroo_ops = { | |
583 | .set_gpu_state = i915_switcheroo_set_state, | |
584 | .reprobe = NULL, | |
585 | .can_switch = i915_switcheroo_can_switch, | |
586 | }; | |
587 | ||
fbbd37b3 | 588 | static void i915_gem_fini(struct drm_i915_private *dev_priv) |
0673ad47 | 589 | { |
5f09a9c8 CW |
590 | flush_workqueue(dev_priv->wq); |
591 | ||
fbbd37b3 | 592 | mutex_lock(&dev_priv->drm.struct_mutex); |
b8991403 | 593 | intel_uc_fini_hw(dev_priv); |
cb15d9f8 | 594 | i915_gem_cleanup_engines(dev_priv); |
829a0af2 | 595 | i915_gem_contexts_fini(dev_priv); |
8a2421bd | 596 | i915_gem_cleanup_userptr(dev_priv); |
fbbd37b3 | 597 | mutex_unlock(&dev_priv->drm.struct_mutex); |
0673ad47 | 598 | |
bdeb9785 | 599 | i915_gem_drain_freed_objects(dev_priv); |
fbbd37b3 | 600 | |
829a0af2 | 601 | WARN_ON(!list_empty(&dev_priv->contexts.list)); |
0673ad47 CW |
602 | } |
603 | ||
604 | static int i915_load_modeset_init(struct drm_device *dev) | |
605 | { | |
fac5e23e | 606 | struct drm_i915_private *dev_priv = to_i915(dev); |
52a05c30 | 607 | struct pci_dev *pdev = dev_priv->drm.pdev; |
0673ad47 CW |
608 | int ret; |
609 | ||
610 | if (i915_inject_load_failure()) | |
611 | return -ENODEV; | |
612 | ||
66578857 | 613 | intel_bios_init(dev_priv); |
0673ad47 CW |
614 | |
615 | /* If we have > 1 VGA cards, then we need to arbitrate access | |
616 | * to the common VGA resources. | |
617 | * | |
618 | * If we are a secondary display controller (!PCI_DISPLAY_CLASS_VGA), | |
619 | * then we do not take part in VGA arbitration and the | |
620 | * vga_client_register() fails with -ENODEV. | |
621 | */ | |
da5f53bf | 622 | ret = vga_client_register(pdev, dev_priv, NULL, i915_vga_set_decode); |
0673ad47 CW |
623 | if (ret && ret != -ENODEV) |
624 | goto out; | |
625 | ||
626 | intel_register_dsm_handler(); | |
627 | ||
52a05c30 | 628 | ret = vga_switcheroo_register_client(pdev, &i915_switcheroo_ops, false); |
0673ad47 CW |
629 | if (ret) |
630 | goto cleanup_vga_client; | |
631 | ||
632 | /* must happen before intel_power_domains_init_hw() on VLV/CHV */ | |
633 | intel_update_rawclk(dev_priv); | |
634 | ||
635 | intel_power_domains_init_hw(dev_priv, false); | |
636 | ||
637 | intel_csr_ucode_init(dev_priv); | |
638 | ||
639 | ret = intel_irq_install(dev_priv); | |
640 | if (ret) | |
641 | goto cleanup_csr; | |
642 | ||
40196446 | 643 | intel_setup_gmbus(dev_priv); |
0673ad47 CW |
644 | |
645 | /* Important: The output setup functions called by modeset_init need | |
646 | * working irqs for e.g. gmbus and dp aux transfers. */ | |
b079bd17 VS |
647 | ret = intel_modeset_init(dev); |
648 | if (ret) | |
649 | goto cleanup_irq; | |
0673ad47 | 650 | |
29ad6a30 | 651 | intel_uc_init_fw(dev_priv); |
0673ad47 | 652 | |
bf9e8429 | 653 | ret = i915_gem_init(dev_priv); |
0673ad47 | 654 | if (ret) |
3950bf3d | 655 | goto cleanup_uc; |
0673ad47 CW |
656 | |
657 | intel_modeset_gem_init(dev); | |
658 | ||
b7f05d4a | 659 | if (INTEL_INFO(dev_priv)->num_pipes == 0) |
0673ad47 CW |
660 | return 0; |
661 | ||
662 | ret = intel_fbdev_init(dev); | |
663 | if (ret) | |
664 | goto cleanup_gem; | |
665 | ||
666 | /* Only enable hotplug handling once the fbdev is fully set up. */ | |
667 | intel_hpd_init(dev_priv); | |
668 | ||
669 | drm_kms_helper_poll_init(dev); | |
670 | ||
671 | return 0; | |
672 | ||
673 | cleanup_gem: | |
bf9e8429 | 674 | if (i915_gem_suspend(dev_priv)) |
1c777c5d | 675 | DRM_ERROR("failed to idle hardware; continuing to unload!\n"); |
fbbd37b3 | 676 | i915_gem_fini(dev_priv); |
3950bf3d OM |
677 | cleanup_uc: |
678 | intel_uc_fini_fw(dev_priv); | |
0673ad47 | 679 | cleanup_irq: |
0673ad47 | 680 | drm_irq_uninstall(dev); |
40196446 | 681 | intel_teardown_gmbus(dev_priv); |
0673ad47 CW |
682 | cleanup_csr: |
683 | intel_csr_ucode_fini(dev_priv); | |
684 | intel_power_domains_fini(dev_priv); | |
52a05c30 | 685 | vga_switcheroo_unregister_client(pdev); |
0673ad47 | 686 | cleanup_vga_client: |
52a05c30 | 687 | vga_client_register(pdev, NULL, NULL, NULL); |
0673ad47 CW |
688 | out: |
689 | return ret; | |
690 | } | |
691 | ||
0673ad47 CW |
692 | static int i915_kick_out_firmware_fb(struct drm_i915_private *dev_priv) |
693 | { | |
694 | struct apertures_struct *ap; | |
91c8a326 | 695 | struct pci_dev *pdev = dev_priv->drm.pdev; |
0673ad47 CW |
696 | struct i915_ggtt *ggtt = &dev_priv->ggtt; |
697 | bool primary; | |
698 | int ret; | |
699 | ||
700 | ap = alloc_apertures(1); | |
701 | if (!ap) | |
702 | return -ENOMEM; | |
703 | ||
704 | ap->ranges[0].base = ggtt->mappable_base; | |
705 | ap->ranges[0].size = ggtt->mappable_end; | |
706 | ||
707 | primary = | |
708 | pdev->resource[PCI_ROM_RESOURCE].flags & IORESOURCE_ROM_SHADOW; | |
709 | ||
44adece5 | 710 | ret = drm_fb_helper_remove_conflicting_framebuffers(ap, "inteldrmfb", primary); |
0673ad47 CW |
711 | |
712 | kfree(ap); | |
713 | ||
714 | return ret; | |
715 | } | |
0673ad47 CW |
716 | |
717 | #if !defined(CONFIG_VGA_CONSOLE) | |
718 | static int i915_kick_out_vgacon(struct drm_i915_private *dev_priv) | |
719 | { | |
720 | return 0; | |
721 | } | |
722 | #elif !defined(CONFIG_DUMMY_CONSOLE) | |
723 | static int i915_kick_out_vgacon(struct drm_i915_private *dev_priv) | |
724 | { | |
725 | return -ENODEV; | |
726 | } | |
727 | #else | |
728 | static int i915_kick_out_vgacon(struct drm_i915_private *dev_priv) | |
729 | { | |
730 | int ret = 0; | |
731 | ||
732 | DRM_INFO("Replacing VGA console driver\n"); | |
733 | ||
734 | console_lock(); | |
735 | if (con_is_bound(&vga_con)) | |
736 | ret = do_take_over_console(&dummy_con, 0, MAX_NR_CONSOLES - 1, 1); | |
737 | if (ret == 0) { | |
738 | ret = do_unregister_con_driver(&vga_con); | |
739 | ||
740 | /* Ignore "already unregistered". */ | |
741 | if (ret == -ENODEV) | |
742 | ret = 0; | |
743 | } | |
744 | console_unlock(); | |
745 | ||
746 | return ret; | |
747 | } | |
748 | #endif | |
749 | ||
0673ad47 CW |
750 | static void intel_init_dpio(struct drm_i915_private *dev_priv) |
751 | { | |
752 | /* | |
753 | * IOSF_PORT_DPIO is used for VLV x2 PHY (DP/HDMI B and C), | |
754 | * CHV x1 PHY (DP/HDMI D) | |
755 | * IOSF_PORT_DPIO_2 is used for CHV x2 PHY (DP/HDMI B and C) | |
756 | */ | |
757 | if (IS_CHERRYVIEW(dev_priv)) { | |
758 | DPIO_PHY_IOSF_PORT(DPIO_PHY0) = IOSF_PORT_DPIO_2; | |
759 | DPIO_PHY_IOSF_PORT(DPIO_PHY1) = IOSF_PORT_DPIO; | |
760 | } else if (IS_VALLEYVIEW(dev_priv)) { | |
761 | DPIO_PHY_IOSF_PORT(DPIO_PHY0) = IOSF_PORT_DPIO; | |
762 | } | |
763 | } | |
764 | ||
765 | static int i915_workqueues_init(struct drm_i915_private *dev_priv) | |
766 | { | |
767 | /* | |
768 | * The i915 workqueue is primarily used for batched retirement of | |
769 | * requests (and thus managing bo) once the task has been completed | |
770 | * by the GPU. i915_gem_retire_requests() is called directly when we | |
771 | * need high-priority retirement, such as waiting for an explicit | |
772 | * bo. | |
773 | * | |
774 | * It is also used for periodic low-priority events, such as | |
775 | * idle-timers and recording error state. | |
776 | * | |
777 | * All tasks on the workqueue are expected to acquire the dev mutex | |
778 | * so there is no point in running more than one instance of the | |
779 | * workqueue at any time. Use an ordered one. | |
780 | */ | |
781 | dev_priv->wq = alloc_ordered_workqueue("i915", 0); | |
782 | if (dev_priv->wq == NULL) | |
783 | goto out_err; | |
784 | ||
785 | dev_priv->hotplug.dp_wq = alloc_ordered_workqueue("i915-dp", 0); | |
786 | if (dev_priv->hotplug.dp_wq == NULL) | |
787 | goto out_free_wq; | |
788 | ||
0673ad47 CW |
789 | return 0; |
790 | ||
0673ad47 CW |
791 | out_free_wq: |
792 | destroy_workqueue(dev_priv->wq); | |
793 | out_err: | |
794 | DRM_ERROR("Failed to allocate workqueues.\n"); | |
795 | ||
796 | return -ENOMEM; | |
797 | } | |
798 | ||
bb8f0f5a CW |
799 | static void i915_engines_cleanup(struct drm_i915_private *i915) |
800 | { | |
801 | struct intel_engine_cs *engine; | |
802 | enum intel_engine_id id; | |
803 | ||
804 | for_each_engine(engine, i915, id) | |
805 | kfree(engine); | |
806 | } | |
807 | ||
0673ad47 CW |
808 | static void i915_workqueues_cleanup(struct drm_i915_private *dev_priv) |
809 | { | |
0673ad47 CW |
810 | destroy_workqueue(dev_priv->hotplug.dp_wq); |
811 | destroy_workqueue(dev_priv->wq); | |
812 | } | |
813 | ||
4fc7e845 PZ |
814 | /* |
815 | * We don't keep the workarounds for pre-production hardware, so we expect our | |
816 | * driver to fail on these machines in one way or another. A little warning on | |
817 | * dmesg may help both the user and the bug triagers. | |
818 | */ | |
819 | static void intel_detect_preproduction_hw(struct drm_i915_private *dev_priv) | |
820 | { | |
248a124d CW |
821 | bool pre = false; |
822 | ||
823 | pre |= IS_HSW_EARLY_SDV(dev_priv); | |
824 | pre |= IS_SKL_REVID(dev_priv, 0, SKL_REVID_F0); | |
0102ba1f | 825 | pre |= IS_BXT_REVID(dev_priv, 0, BXT_REVID_B_LAST); |
248a124d | 826 | |
7c5ff4a2 | 827 | if (pre) { |
4fc7e845 PZ |
828 | DRM_ERROR("This is a pre-production stepping. " |
829 | "It may not be fully functional.\n"); | |
7c5ff4a2 CW |
830 | add_taint(TAINT_MACHINE_CHECK, LOCKDEP_STILL_OK); |
831 | } | |
4fc7e845 PZ |
832 | } |
833 | ||
0673ad47 CW |
834 | /** |
835 | * i915_driver_init_early - setup state not requiring device access | |
836 | * @dev_priv: device private | |
837 | * | |
838 | * Initialize everything that is a "SW-only" state, that is state not | |
839 | * requiring accessing the device or exposing the driver via kernel internal | |
840 | * or userspace interfaces. Example steps belonging here: lock initialization, | |
841 | * system memory allocation, setting up device specific attributes and | |
842 | * function hooks not requiring accessing the device. | |
843 | */ | |
844 | static int i915_driver_init_early(struct drm_i915_private *dev_priv, | |
845 | const struct pci_device_id *ent) | |
846 | { | |
847 | const struct intel_device_info *match_info = | |
848 | (struct intel_device_info *)ent->driver_data; | |
849 | struct intel_device_info *device_info; | |
850 | int ret = 0; | |
851 | ||
852 | if (i915_inject_load_failure()) | |
853 | return -ENODEV; | |
854 | ||
855 | /* Setup the write-once "constant" device info */ | |
94b4f3ba | 856 | device_info = mkwrite_device_info(dev_priv); |
0673ad47 CW |
857 | memcpy(device_info, match_info, sizeof(*device_info)); |
858 | device_info->device_id = dev_priv->drm.pdev->device; | |
859 | ||
860 | BUG_ON(device_info->gen > sizeof(device_info->gen_mask) * BITS_PER_BYTE); | |
861 | device_info->gen_mask = BIT(device_info->gen - 1); | |
862 | ||
863 | spin_lock_init(&dev_priv->irq_lock); | |
864 | spin_lock_init(&dev_priv->gpu_error.lock); | |
865 | mutex_init(&dev_priv->backlight_lock); | |
866 | spin_lock_init(&dev_priv->uncore.lock); | |
317eaa95 | 867 | |
0673ad47 CW |
868 | spin_lock_init(&dev_priv->mm.object_stat_lock); |
869 | spin_lock_init(&dev_priv->mmio_flip_lock); | |
870 | mutex_init(&dev_priv->sb_lock); | |
871 | mutex_init(&dev_priv->modeset_restore_lock); | |
872 | mutex_init(&dev_priv->av_mutex); | |
873 | mutex_init(&dev_priv->wm.wm_mutex); | |
874 | mutex_init(&dev_priv->pps_mutex); | |
875 | ||
413e8fdb | 876 | intel_uc_init_early(dev_priv); |
0b1de5d5 CW |
877 | i915_memcpy_init_early(dev_priv); |
878 | ||
0673ad47 CW |
879 | ret = i915_workqueues_init(dev_priv); |
880 | if (ret < 0) | |
bb8f0f5a | 881 | goto err_engines; |
0673ad47 | 882 | |
0673ad47 | 883 | /* This must be called before any calls to HAS_PCH_* */ |
da5f53bf | 884 | intel_detect_pch(dev_priv); |
0673ad47 | 885 | |
192aa181 | 886 | intel_pm_setup(dev_priv); |
0673ad47 CW |
887 | intel_init_dpio(dev_priv); |
888 | intel_power_domains_init(dev_priv); | |
889 | intel_irq_init(dev_priv); | |
3ac168a7 | 890 | intel_hangcheck_init(dev_priv); |
0673ad47 CW |
891 | intel_init_display_hooks(dev_priv); |
892 | intel_init_clock_gating_hooks(dev_priv); | |
893 | intel_init_audio_hooks(dev_priv); | |
cb15d9f8 | 894 | ret = i915_gem_load_init(dev_priv); |
73cb9701 | 895 | if (ret < 0) |
cefcff8f | 896 | goto err_irq; |
0673ad47 | 897 | |
36cdd013 | 898 | intel_display_crc_init(dev_priv); |
0673ad47 | 899 | |
94b4f3ba | 900 | intel_device_info_dump(dev_priv); |
0673ad47 | 901 | |
4fc7e845 | 902 | intel_detect_preproduction_hw(dev_priv); |
0673ad47 | 903 | |
eec688e1 RB |
904 | i915_perf_init(dev_priv); |
905 | ||
0673ad47 CW |
906 | return 0; |
907 | ||
cefcff8f JL |
908 | err_irq: |
909 | intel_irq_fini(dev_priv); | |
0673ad47 | 910 | i915_workqueues_cleanup(dev_priv); |
bb8f0f5a CW |
911 | err_engines: |
912 | i915_engines_cleanup(dev_priv); | |
0673ad47 CW |
913 | return ret; |
914 | } | |
915 | ||
916 | /** | |
917 | * i915_driver_cleanup_early - cleanup the setup done in i915_driver_init_early() | |
918 | * @dev_priv: device private | |
919 | */ | |
920 | static void i915_driver_cleanup_early(struct drm_i915_private *dev_priv) | |
921 | { | |
eec688e1 | 922 | i915_perf_fini(dev_priv); |
cb15d9f8 | 923 | i915_gem_load_cleanup(dev_priv); |
cefcff8f | 924 | intel_irq_fini(dev_priv); |
0673ad47 | 925 | i915_workqueues_cleanup(dev_priv); |
bb8f0f5a | 926 | i915_engines_cleanup(dev_priv); |
0673ad47 CW |
927 | } |
928 | ||
da5f53bf | 929 | static int i915_mmio_setup(struct drm_i915_private *dev_priv) |
0673ad47 | 930 | { |
52a05c30 | 931 | struct pci_dev *pdev = dev_priv->drm.pdev; |
0673ad47 CW |
932 | int mmio_bar; |
933 | int mmio_size; | |
934 | ||
5db94019 | 935 | mmio_bar = IS_GEN2(dev_priv) ? 1 : 0; |
0673ad47 CW |
936 | /* |
937 | * Before gen4, the registers and the GTT are behind different BARs. | |
938 | * However, from gen4 onwards, the registers and the GTT are shared | |
939 | * in the same BAR, so we want to restrict this ioremap from | |
940 | * clobbering the GTT which we want ioremap_wc instead. Fortunately, | |
941 | * the register BAR remains the same size for all the earlier | |
942 | * generations up to Ironlake. | |
943 | */ | |
514e1d64 | 944 | if (INTEL_GEN(dev_priv) < 5) |
0673ad47 CW |
945 | mmio_size = 512 * 1024; |
946 | else | |
947 | mmio_size = 2 * 1024 * 1024; | |
52a05c30 | 948 | dev_priv->regs = pci_iomap(pdev, mmio_bar, mmio_size); |
0673ad47 CW |
949 | if (dev_priv->regs == NULL) { |
950 | DRM_ERROR("failed to map registers\n"); | |
951 | ||
952 | return -EIO; | |
953 | } | |
954 | ||
955 | /* Try to make sure MCHBAR is enabled before poking at it */ | |
da5f53bf | 956 | intel_setup_mchbar(dev_priv); |
0673ad47 CW |
957 | |
958 | return 0; | |
959 | } | |
960 | ||
da5f53bf | 961 | static void i915_mmio_cleanup(struct drm_i915_private *dev_priv) |
0673ad47 | 962 | { |
52a05c30 | 963 | struct pci_dev *pdev = dev_priv->drm.pdev; |
0673ad47 | 964 | |
da5f53bf | 965 | intel_teardown_mchbar(dev_priv); |
52a05c30 | 966 | pci_iounmap(pdev, dev_priv->regs); |
0673ad47 CW |
967 | } |
968 | ||
969 | /** | |
970 | * i915_driver_init_mmio - setup device MMIO | |
971 | * @dev_priv: device private | |
972 | * | |
973 | * Setup minimal device state necessary for MMIO accesses later in the | |
974 | * initialization sequence. The setup here should avoid any other device-wide | |
975 | * side effects or exposing the driver via kernel internal or user space | |
976 | * interfaces. | |
977 | */ | |
978 | static int i915_driver_init_mmio(struct drm_i915_private *dev_priv) | |
979 | { | |
0673ad47 CW |
980 | int ret; |
981 | ||
982 | if (i915_inject_load_failure()) | |
983 | return -ENODEV; | |
984 | ||
da5f53bf | 985 | if (i915_get_bridge_dev(dev_priv)) |
0673ad47 CW |
986 | return -EIO; |
987 | ||
da5f53bf | 988 | ret = i915_mmio_setup(dev_priv); |
0673ad47 | 989 | if (ret < 0) |
63ffbcda | 990 | goto err_bridge; |
0673ad47 CW |
991 | |
992 | intel_uncore_init(dev_priv); | |
63ffbcda JL |
993 | |
994 | ret = intel_engines_init_mmio(dev_priv); | |
995 | if (ret) | |
996 | goto err_uncore; | |
997 | ||
24145517 | 998 | i915_gem_init_mmio(dev_priv); |
0673ad47 CW |
999 | |
1000 | return 0; | |
1001 | ||
63ffbcda JL |
1002 | err_uncore: |
1003 | intel_uncore_fini(dev_priv); | |
1004 | err_bridge: | |
0673ad47 CW |
1005 | pci_dev_put(dev_priv->bridge_dev); |
1006 | ||
1007 | return ret; | |
1008 | } | |
1009 | ||
1010 | /** | |
1011 | * i915_driver_cleanup_mmio - cleanup the setup done in i915_driver_init_mmio() | |
1012 | * @dev_priv: device private | |
1013 | */ | |
1014 | static void i915_driver_cleanup_mmio(struct drm_i915_private *dev_priv) | |
1015 | { | |
0673ad47 | 1016 | intel_uncore_fini(dev_priv); |
da5f53bf | 1017 | i915_mmio_cleanup(dev_priv); |
0673ad47 CW |
1018 | pci_dev_put(dev_priv->bridge_dev); |
1019 | } | |
1020 | ||
94b4f3ba CW |
1021 | static void intel_sanitize_options(struct drm_i915_private *dev_priv) |
1022 | { | |
1023 | i915.enable_execlists = | |
1024 | intel_sanitize_enable_execlists(dev_priv, | |
1025 | i915.enable_execlists); | |
1026 | ||
1027 | /* | |
1028 | * i915.enable_ppgtt is read-only, so do an early pass to validate the | |
1029 | * user's requested state against the hardware/driver capabilities. We | |
1030 | * do this now so that we can print out any log messages once rather | |
1031 | * than every time we check intel_enable_ppgtt(). | |
1032 | */ | |
1033 | i915.enable_ppgtt = | |
1034 | intel_sanitize_enable_ppgtt(dev_priv, i915.enable_ppgtt); | |
1035 | DRM_DEBUG_DRIVER("ppgtt mode: %i\n", i915.enable_ppgtt); | |
39df9190 CW |
1036 | |
1037 | i915.semaphores = intel_sanitize_semaphores(dev_priv, i915.semaphores); | |
784f2f1a | 1038 | DRM_DEBUG_DRIVER("use GPU semaphores? %s\n", yesno(i915.semaphores)); |
d2be9f2f AH |
1039 | |
1040 | intel_uc_sanitize_options(dev_priv); | |
67b7f33e CD |
1041 | |
1042 | intel_gvt_sanitize_options(dev_priv); | |
94b4f3ba CW |
1043 | } |
1044 | ||
0673ad47 CW |
1045 | /** |
1046 | * i915_driver_init_hw - setup state requiring device access | |
1047 | * @dev_priv: device private | |
1048 | * | |
1049 | * Setup state that requires accessing the device, but doesn't require | |
1050 | * exposing the driver via kernel internal or userspace interfaces. | |
1051 | */ | |
1052 | static int i915_driver_init_hw(struct drm_i915_private *dev_priv) | |
1053 | { | |
52a05c30 | 1054 | struct pci_dev *pdev = dev_priv->drm.pdev; |
0673ad47 CW |
1055 | int ret; |
1056 | ||
1057 | if (i915_inject_load_failure()) | |
1058 | return -ENODEV; | |
1059 | ||
94b4f3ba CW |
1060 | intel_device_info_runtime_init(dev_priv); |
1061 | ||
1062 | intel_sanitize_options(dev_priv); | |
0673ad47 | 1063 | |
97d6d7ab | 1064 | ret = i915_ggtt_probe_hw(dev_priv); |
0673ad47 CW |
1065 | if (ret) |
1066 | return ret; | |
1067 | ||
0673ad47 CW |
1068 | /* WARNING: Apparently we must kick fbdev drivers before vgacon, |
1069 | * otherwise the vga fbdev driver falls over. */ | |
1070 | ret = i915_kick_out_firmware_fb(dev_priv); | |
1071 | if (ret) { | |
1072 | DRM_ERROR("failed to remove conflicting framebuffer drivers\n"); | |
1073 | goto out_ggtt; | |
1074 | } | |
1075 | ||
1076 | ret = i915_kick_out_vgacon(dev_priv); | |
1077 | if (ret) { | |
1078 | DRM_ERROR("failed to remove conflicting VGA console\n"); | |
1079 | goto out_ggtt; | |
1080 | } | |
1081 | ||
97d6d7ab | 1082 | ret = i915_ggtt_init_hw(dev_priv); |
0088e522 CW |
1083 | if (ret) |
1084 | return ret; | |
1085 | ||
97d6d7ab | 1086 | ret = i915_ggtt_enable_hw(dev_priv); |
0088e522 CW |
1087 | if (ret) { |
1088 | DRM_ERROR("failed to enable GGTT\n"); | |
1089 | goto out_ggtt; | |
1090 | } | |
1091 | ||
52a05c30 | 1092 | pci_set_master(pdev); |
0673ad47 CW |
1093 | |
1094 | /* overlay on gen2 is broken and can't address above 1G */ | |
5db94019 | 1095 | if (IS_GEN2(dev_priv)) { |
52a05c30 | 1096 | ret = dma_set_coherent_mask(&pdev->dev, DMA_BIT_MASK(30)); |
0673ad47 CW |
1097 | if (ret) { |
1098 | DRM_ERROR("failed to set DMA mask\n"); | |
1099 | ||
1100 | goto out_ggtt; | |
1101 | } | |
1102 | } | |
1103 | ||
0673ad47 CW |
1104 | /* 965GM sometimes incorrectly writes to hardware status page (HWS) |
1105 | * using 32bit addressing, overwriting memory if HWS is located | |
1106 | * above 4GB. | |
1107 | * | |
1108 | * The documentation also mentions an issue with undefined | |
1109 | * behaviour if any general state is accessed within a page above 4GB, | |
1110 | * which also needs to be handled carefully. | |
1111 | */ | |
c0f86832 | 1112 | if (IS_I965G(dev_priv) || IS_I965GM(dev_priv)) { |
52a05c30 | 1113 | ret = dma_set_coherent_mask(&pdev->dev, DMA_BIT_MASK(32)); |
0673ad47 CW |
1114 | |
1115 | if (ret) { | |
1116 | DRM_ERROR("failed to set DMA mask\n"); | |
1117 | ||
1118 | goto out_ggtt; | |
1119 | } | |
1120 | } | |
1121 | ||
0673ad47 CW |
1122 | pm_qos_add_request(&dev_priv->pm_qos, PM_QOS_CPU_DMA_LATENCY, |
1123 | PM_QOS_DEFAULT_VALUE); | |
1124 | ||
1125 | intel_uncore_sanitize(dev_priv); | |
1126 | ||
1127 | intel_opregion_setup(dev_priv); | |
1128 | ||
1129 | i915_gem_load_init_fences(dev_priv); | |
1130 | ||
1131 | /* On the 945G/GM, the chipset reports the MSI capability on the | |
1132 | * integrated graphics even though the support isn't actually there | |
1133 | * according to the published specs. It doesn't appear to function | |
1134 | * correctly in testing on 945G. | |
1135 | * This may be a side effect of MSI having been made available for PEG | |
1136 | * and the registers being closely associated. | |
1137 | * | |
1138 | * According to chipset errata, on the 965GM, MSI interrupts may | |
1139 | * be lost or delayed, but we use them anyways to avoid | |
1140 | * stuck interrupts on some machines. | |
1141 | */ | |
50a0bc90 | 1142 | if (!IS_I945G(dev_priv) && !IS_I945GM(dev_priv)) { |
52a05c30 | 1143 | if (pci_enable_msi(pdev) < 0) |
0673ad47 CW |
1144 | DRM_DEBUG_DRIVER("can't enable MSI"); |
1145 | } | |
1146 | ||
26f837e8 ZW |
1147 | ret = intel_gvt_init(dev_priv); |
1148 | if (ret) | |
1149 | goto out_ggtt; | |
1150 | ||
0673ad47 CW |
1151 | return 0; |
1152 | ||
1153 | out_ggtt: | |
97d6d7ab | 1154 | i915_ggtt_cleanup_hw(dev_priv); |
0673ad47 CW |
1155 | |
1156 | return ret; | |
1157 | } | |
1158 | ||
1159 | /** | |
1160 | * i915_driver_cleanup_hw - cleanup the setup done in i915_driver_init_hw() | |
1161 | * @dev_priv: device private | |
1162 | */ | |
1163 | static void i915_driver_cleanup_hw(struct drm_i915_private *dev_priv) | |
1164 | { | |
52a05c30 | 1165 | struct pci_dev *pdev = dev_priv->drm.pdev; |
0673ad47 | 1166 | |
52a05c30 DW |
1167 | if (pdev->msi_enabled) |
1168 | pci_disable_msi(pdev); | |
0673ad47 CW |
1169 | |
1170 | pm_qos_remove_request(&dev_priv->pm_qos); | |
97d6d7ab | 1171 | i915_ggtt_cleanup_hw(dev_priv); |
0673ad47 CW |
1172 | } |
1173 | ||
1174 | /** | |
1175 | * i915_driver_register - register the driver with the rest of the system | |
1176 | * @dev_priv: device private | |
1177 | * | |
1178 | * Perform any steps necessary to make the driver available via kernel | |
1179 | * internal or userspace interfaces. | |
1180 | */ | |
1181 | static void i915_driver_register(struct drm_i915_private *dev_priv) | |
1182 | { | |
91c8a326 | 1183 | struct drm_device *dev = &dev_priv->drm; |
0673ad47 CW |
1184 | |
1185 | i915_gem_shrinker_init(dev_priv); | |
1186 | ||
1187 | /* | |
1188 | * Notify a valid surface after modesetting, | |
1189 | * when running inside a VM. | |
1190 | */ | |
1191 | if (intel_vgpu_active(dev_priv)) | |
1192 | I915_WRITE(vgtif_reg(display_ready), VGT_DRV_DISPLAY_READY); | |
1193 | ||
1194 | /* Reveal our presence to userspace */ | |
1195 | if (drm_dev_register(dev, 0) == 0) { | |
1196 | i915_debugfs_register(dev_priv); | |
f9cda048 | 1197 | i915_guc_log_register(dev_priv); |
694c2828 | 1198 | i915_setup_sysfs(dev_priv); |
442b8c06 RB |
1199 | |
1200 | /* Depends on sysfs having been initialized */ | |
1201 | i915_perf_register(dev_priv); | |
0673ad47 CW |
1202 | } else |
1203 | DRM_ERROR("Failed to register driver for userspace access!\n"); | |
1204 | ||
1205 | if (INTEL_INFO(dev_priv)->num_pipes) { | |
1206 | /* Must be done after probing outputs */ | |
1207 | intel_opregion_register(dev_priv); | |
1208 | acpi_video_register(); | |
1209 | } | |
1210 | ||
1211 | if (IS_GEN5(dev_priv)) | |
1212 | intel_gpu_ips_init(dev_priv); | |
1213 | ||
eef57324 | 1214 | intel_audio_init(dev_priv); |
0673ad47 CW |
1215 | |
1216 | /* | |
1217 | * Some ports require correctly set-up hpd registers for detection to | |
1218 | * work properly (leading to ghost connected connector status), e.g. VGA | |
1219 | * on gm45. Hence we can only set up the initial fbdev config after hpd | |
1220 | * irqs are fully enabled. We do it last so that the async config | |
1221 | * cannot run before the connectors are registered. | |
1222 | */ | |
1223 | intel_fbdev_initial_config_async(dev); | |
1224 | } | |
1225 | ||
1226 | /** | |
1227 | * i915_driver_unregister - cleanup the registration done in i915_driver_regiser() | |
1228 | * @dev_priv: device private | |
1229 | */ | |
1230 | static void i915_driver_unregister(struct drm_i915_private *dev_priv) | |
1231 | { | |
eef57324 | 1232 | intel_audio_deinit(dev_priv); |
0673ad47 CW |
1233 | |
1234 | intel_gpu_ips_teardown(); | |
1235 | acpi_video_unregister(); | |
1236 | intel_opregion_unregister(dev_priv); | |
1237 | ||
442b8c06 RB |
1238 | i915_perf_unregister(dev_priv); |
1239 | ||
694c2828 | 1240 | i915_teardown_sysfs(dev_priv); |
f9cda048 | 1241 | i915_guc_log_unregister(dev_priv); |
91c8a326 | 1242 | drm_dev_unregister(&dev_priv->drm); |
0673ad47 CW |
1243 | |
1244 | i915_gem_shrinker_cleanup(dev_priv); | |
1245 | } | |
1246 | ||
1247 | /** | |
1248 | * i915_driver_load - setup chip and create an initial config | |
d2ad3ae4 JL |
1249 | * @pdev: PCI device |
1250 | * @ent: matching PCI ID entry | |
0673ad47 CW |
1251 | * |
1252 | * The driver load routine has to do several things: | |
1253 | * - drive output discovery via intel_modeset_init() | |
1254 | * - initialize the memory manager | |
1255 | * - allocate initial config memory | |
1256 | * - setup the DRM framebuffer with the allocated memory | |
1257 | */ | |
42f5551d | 1258 | int i915_driver_load(struct pci_dev *pdev, const struct pci_device_id *ent) |
0673ad47 | 1259 | { |
8d2b47dd ML |
1260 | const struct intel_device_info *match_info = |
1261 | (struct intel_device_info *)ent->driver_data; | |
0673ad47 CW |
1262 | struct drm_i915_private *dev_priv; |
1263 | int ret; | |
7d87a7f7 | 1264 | |
ff4c3b76 VS |
1265 | /* Enable nuclear pageflip on ILK+ */ |
1266 | if (!i915.nuclear_pageflip && match_info->gen < 5) | |
8d2b47dd | 1267 | driver.driver_features &= ~DRIVER_ATOMIC; |
a09d0ba1 | 1268 | |
0673ad47 CW |
1269 | ret = -ENOMEM; |
1270 | dev_priv = kzalloc(sizeof(*dev_priv), GFP_KERNEL); | |
1271 | if (dev_priv) | |
1272 | ret = drm_dev_init(&dev_priv->drm, &driver, &pdev->dev); | |
1273 | if (ret) { | |
87a6752c | 1274 | DRM_DEV_ERROR(&pdev->dev, "allocation failed\n"); |
cad3688f | 1275 | goto out_free; |
0673ad47 | 1276 | } |
72bbf0af | 1277 | |
0673ad47 CW |
1278 | dev_priv->drm.pdev = pdev; |
1279 | dev_priv->drm.dev_private = dev_priv; | |
719388e1 | 1280 | |
0673ad47 CW |
1281 | ret = pci_enable_device(pdev); |
1282 | if (ret) | |
cad3688f | 1283 | goto out_fini; |
1347f5b4 | 1284 | |
0673ad47 | 1285 | pci_set_drvdata(pdev, &dev_priv->drm); |
adfdf85d ID |
1286 | /* |
1287 | * Disable the system suspend direct complete optimization, which can | |
1288 | * leave the device suspended skipping the driver's suspend handlers | |
1289 | * if the device was already runtime suspended. This is needed due to | |
1290 | * the difference in our runtime and system suspend sequence and | |
1291 | * becaue the HDA driver may require us to enable the audio power | |
1292 | * domain during system suspend. | |
1293 | */ | |
1294 | pdev->dev_flags |= PCI_DEV_FLAGS_NEEDS_RESUME; | |
ef11bdb3 | 1295 | |
0673ad47 CW |
1296 | ret = i915_driver_init_early(dev_priv, ent); |
1297 | if (ret < 0) | |
1298 | goto out_pci_disable; | |
ef11bdb3 | 1299 | |
0673ad47 | 1300 | intel_runtime_pm_get(dev_priv); |
1da177e4 | 1301 | |
0673ad47 CW |
1302 | ret = i915_driver_init_mmio(dev_priv); |
1303 | if (ret < 0) | |
1304 | goto out_runtime_pm_put; | |
79e53945 | 1305 | |
0673ad47 CW |
1306 | ret = i915_driver_init_hw(dev_priv); |
1307 | if (ret < 0) | |
1308 | goto out_cleanup_mmio; | |
30c964a6 RB |
1309 | |
1310 | /* | |
0673ad47 CW |
1311 | * TODO: move the vblank init and parts of modeset init steps into one |
1312 | * of the i915_driver_init_/i915_driver_register functions according | |
1313 | * to the role/effect of the given init step. | |
30c964a6 | 1314 | */ |
0673ad47 | 1315 | if (INTEL_INFO(dev_priv)->num_pipes) { |
91c8a326 | 1316 | ret = drm_vblank_init(&dev_priv->drm, |
0673ad47 CW |
1317 | INTEL_INFO(dev_priv)->num_pipes); |
1318 | if (ret) | |
1319 | goto out_cleanup_hw; | |
30c964a6 RB |
1320 | } |
1321 | ||
91c8a326 | 1322 | ret = i915_load_modeset_init(&dev_priv->drm); |
0673ad47 CW |
1323 | if (ret < 0) |
1324 | goto out_cleanup_vblank; | |
1325 | ||
1326 | i915_driver_register(dev_priv); | |
1327 | ||
1328 | intel_runtime_pm_enable(dev_priv); | |
1329 | ||
a3a8986c MK |
1330 | dev_priv->ipc_enabled = false; |
1331 | ||
0525a062 CW |
1332 | if (IS_ENABLED(CONFIG_DRM_I915_DEBUG)) |
1333 | DRM_INFO("DRM_I915_DEBUG enabled\n"); | |
1334 | if (IS_ENABLED(CONFIG_DRM_I915_DEBUG_GEM)) | |
1335 | DRM_INFO("DRM_I915_DEBUG_GEM enabled\n"); | |
bc5ca47c | 1336 | |
0673ad47 CW |
1337 | intel_runtime_pm_put(dev_priv); |
1338 | ||
1339 | return 0; | |
1340 | ||
1341 | out_cleanup_vblank: | |
91c8a326 | 1342 | drm_vblank_cleanup(&dev_priv->drm); |
0673ad47 CW |
1343 | out_cleanup_hw: |
1344 | i915_driver_cleanup_hw(dev_priv); | |
1345 | out_cleanup_mmio: | |
1346 | i915_driver_cleanup_mmio(dev_priv); | |
1347 | out_runtime_pm_put: | |
1348 | intel_runtime_pm_put(dev_priv); | |
1349 | i915_driver_cleanup_early(dev_priv); | |
1350 | out_pci_disable: | |
1351 | pci_disable_device(pdev); | |
cad3688f | 1352 | out_fini: |
0673ad47 | 1353 | i915_load_error(dev_priv, "Device initialization failed (%d)\n", ret); |
cad3688f CW |
1354 | drm_dev_fini(&dev_priv->drm); |
1355 | out_free: | |
1356 | kfree(dev_priv); | |
30c964a6 RB |
1357 | return ret; |
1358 | } | |
1359 | ||
42f5551d | 1360 | void i915_driver_unload(struct drm_device *dev) |
3bad0781 | 1361 | { |
fac5e23e | 1362 | struct drm_i915_private *dev_priv = to_i915(dev); |
52a05c30 | 1363 | struct pci_dev *pdev = dev_priv->drm.pdev; |
3bad0781 | 1364 | |
0673ad47 CW |
1365 | intel_fbdev_fini(dev); |
1366 | ||
bf9e8429 | 1367 | if (i915_gem_suspend(dev_priv)) |
42f5551d | 1368 | DRM_ERROR("failed to idle hardware; continuing to unload!\n"); |
ce1bb329 | 1369 | |
0673ad47 CW |
1370 | intel_display_power_get(dev_priv, POWER_DOMAIN_INIT); |
1371 | ||
18dddadc | 1372 | drm_atomic_helper_shutdown(dev); |
a667fb40 | 1373 | |
26f837e8 ZW |
1374 | intel_gvt_cleanup(dev_priv); |
1375 | ||
0673ad47 CW |
1376 | i915_driver_unregister(dev_priv); |
1377 | ||
1378 | drm_vblank_cleanup(dev); | |
1379 | ||
1380 | intel_modeset_cleanup(dev); | |
1381 | ||
3bad0781 | 1382 | /* |
0673ad47 CW |
1383 | * free the memory space allocated for the child device |
1384 | * config parsed from VBT | |
3bad0781 | 1385 | */ |
0673ad47 CW |
1386 | if (dev_priv->vbt.child_dev && dev_priv->vbt.child_dev_num) { |
1387 | kfree(dev_priv->vbt.child_dev); | |
1388 | dev_priv->vbt.child_dev = NULL; | |
1389 | dev_priv->vbt.child_dev_num = 0; | |
1390 | } | |
1391 | kfree(dev_priv->vbt.sdvo_lvds_vbt_mode); | |
1392 | dev_priv->vbt.sdvo_lvds_vbt_mode = NULL; | |
1393 | kfree(dev_priv->vbt.lfp_lvds_vbt_mode); | |
1394 | dev_priv->vbt.lfp_lvds_vbt_mode = NULL; | |
3bad0781 | 1395 | |
52a05c30 DW |
1396 | vga_switcheroo_unregister_client(pdev); |
1397 | vga_client_register(pdev, NULL, NULL, NULL); | |
bcdb72ac | 1398 | |
0673ad47 | 1399 | intel_csr_ucode_fini(dev_priv); |
bcdb72ac | 1400 | |
0673ad47 CW |
1401 | /* Free error state after interrupts are fully disabled. */ |
1402 | cancel_delayed_work_sync(&dev_priv->gpu_error.hangcheck_work); | |
5a4c6f1b | 1403 | i915_reset_error_state(dev_priv); |
0673ad47 CW |
1404 | |
1405 | /* Flush any outstanding unpin_work. */ | |
b7137e0c | 1406 | drain_workqueue(dev_priv->wq); |
0673ad47 | 1407 | |
fbbd37b3 | 1408 | i915_gem_fini(dev_priv); |
3950bf3d | 1409 | intel_uc_fini_fw(dev_priv); |
0673ad47 CW |
1410 | intel_fbc_cleanup_cfb(dev_priv); |
1411 | ||
1412 | intel_power_domains_fini(dev_priv); | |
1413 | ||
1414 | i915_driver_cleanup_hw(dev_priv); | |
1415 | i915_driver_cleanup_mmio(dev_priv); | |
1416 | ||
1417 | intel_display_power_put(dev_priv, POWER_DOMAIN_INIT); | |
cad3688f CW |
1418 | } |
1419 | ||
1420 | static void i915_driver_release(struct drm_device *dev) | |
1421 | { | |
1422 | struct drm_i915_private *dev_priv = to_i915(dev); | |
0673ad47 CW |
1423 | |
1424 | i915_driver_cleanup_early(dev_priv); | |
cad3688f CW |
1425 | drm_dev_fini(&dev_priv->drm); |
1426 | ||
1427 | kfree(dev_priv); | |
3bad0781 ZW |
1428 | } |
1429 | ||
0673ad47 | 1430 | static int i915_driver_open(struct drm_device *dev, struct drm_file *file) |
2911a35b | 1431 | { |
829a0af2 | 1432 | struct drm_i915_private *i915 = to_i915(dev); |
0673ad47 | 1433 | int ret; |
2911a35b | 1434 | |
829a0af2 | 1435 | ret = i915_gem_open(i915, file); |
0673ad47 CW |
1436 | if (ret) |
1437 | return ret; | |
2911a35b | 1438 | |
0673ad47 CW |
1439 | return 0; |
1440 | } | |
71386ef9 | 1441 | |
0673ad47 CW |
1442 | /** |
1443 | * i915_driver_lastclose - clean up after all DRM clients have exited | |
1444 | * @dev: DRM device | |
1445 | * | |
1446 | * Take care of cleaning up after all DRM clients have exited. In the | |
1447 | * mode setting case, we want to restore the kernel's initial mode (just | |
1448 | * in case the last client left us in a bad state). | |
1449 | * | |
1450 | * Additionally, in the non-mode setting case, we'll tear down the GTT | |
1451 | * and DMA structures, since the kernel won't be using them, and clea | |
1452 | * up any GEM state. | |
1453 | */ | |
1454 | static void i915_driver_lastclose(struct drm_device *dev) | |
1455 | { | |
1456 | intel_fbdev_restore_mode(dev); | |
1457 | vga_switcheroo_process_delayed_switch(); | |
1458 | } | |
2911a35b | 1459 | |
7d2ec881 | 1460 | static void i915_driver_postclose(struct drm_device *dev, struct drm_file *file) |
0673ad47 | 1461 | { |
7d2ec881 DV |
1462 | struct drm_i915_file_private *file_priv = file->driver_priv; |
1463 | ||
0673ad47 | 1464 | mutex_lock(&dev->struct_mutex); |
829a0af2 | 1465 | i915_gem_context_close(file); |
0673ad47 CW |
1466 | i915_gem_release(dev, file); |
1467 | mutex_unlock(&dev->struct_mutex); | |
0673ad47 CW |
1468 | |
1469 | kfree(file_priv); | |
2911a35b BW |
1470 | } |
1471 | ||
07f9cd0b ID |
1472 | static void intel_suspend_encoders(struct drm_i915_private *dev_priv) |
1473 | { | |
91c8a326 | 1474 | struct drm_device *dev = &dev_priv->drm; |
19c8054c | 1475 | struct intel_encoder *encoder; |
07f9cd0b ID |
1476 | |
1477 | drm_modeset_lock_all(dev); | |
19c8054c JN |
1478 | for_each_intel_encoder(dev, encoder) |
1479 | if (encoder->suspend) | |
1480 | encoder->suspend(encoder); | |
07f9cd0b ID |
1481 | drm_modeset_unlock_all(dev); |
1482 | } | |
1483 | ||
1a5df187 PZ |
1484 | static int vlv_resume_prepare(struct drm_i915_private *dev_priv, |
1485 | bool rpm_resume); | |
507e126e | 1486 | static int vlv_suspend_complete(struct drm_i915_private *dev_priv); |
f75a1985 | 1487 | |
bc87229f ID |
1488 | static bool suspend_to_idle(struct drm_i915_private *dev_priv) |
1489 | { | |
1490 | #if IS_ENABLED(CONFIG_ACPI_SLEEP) | |
1491 | if (acpi_target_system_state() < ACPI_STATE_S3) | |
1492 | return true; | |
1493 | #endif | |
1494 | return false; | |
1495 | } | |
ebc32824 | 1496 | |
5e365c39 | 1497 | static int i915_drm_suspend(struct drm_device *dev) |
ba8bbcf6 | 1498 | { |
fac5e23e | 1499 | struct drm_i915_private *dev_priv = to_i915(dev); |
52a05c30 | 1500 | struct pci_dev *pdev = dev_priv->drm.pdev; |
e5747e3a | 1501 | pci_power_t opregion_target_state; |
d5818938 | 1502 | int error; |
61caf87c | 1503 | |
b8efb17b ZR |
1504 | /* ignore lid events during suspend */ |
1505 | mutex_lock(&dev_priv->modeset_restore_lock); | |
1506 | dev_priv->modeset_restore = MODESET_SUSPENDED; | |
1507 | mutex_unlock(&dev_priv->modeset_restore_lock); | |
1508 | ||
1f814dac ID |
1509 | disable_rpm_wakeref_asserts(dev_priv); |
1510 | ||
c67a470b PZ |
1511 | /* We do a lot of poking in a lot of registers, make sure they work |
1512 | * properly. */ | |
da7e29bd | 1513 | intel_display_set_init_power(dev_priv, true); |
cb10799c | 1514 | |
5bcf719b DA |
1515 | drm_kms_helper_poll_disable(dev); |
1516 | ||
52a05c30 | 1517 | pci_save_state(pdev); |
ba8bbcf6 | 1518 | |
bf9e8429 | 1519 | error = i915_gem_suspend(dev_priv); |
d5818938 | 1520 | if (error) { |
52a05c30 | 1521 | dev_err(&pdev->dev, |
d5818938 | 1522 | "GEM idle failed, resume might fail\n"); |
1f814dac | 1523 | goto out; |
d5818938 | 1524 | } |
db1b76ca | 1525 | |
6b72d486 | 1526 | intel_display_suspend(dev); |
2eb5252e | 1527 | |
d5818938 | 1528 | intel_dp_mst_suspend(dev); |
7d708ee4 | 1529 | |
d5818938 DV |
1530 | intel_runtime_pm_disable_interrupts(dev_priv); |
1531 | intel_hpd_cancel_work(dev_priv); | |
09b64267 | 1532 | |
d5818938 | 1533 | intel_suspend_encoders(dev_priv); |
0e32b39c | 1534 | |
712bf364 | 1535 | intel_suspend_hw(dev_priv); |
5669fcac | 1536 | |
275a991c | 1537 | i915_gem_suspend_gtt_mappings(dev_priv); |
828c7908 | 1538 | |
af6dc742 | 1539 | i915_save_state(dev_priv); |
9e06dd39 | 1540 | |
bc87229f | 1541 | opregion_target_state = suspend_to_idle(dev_priv) ? PCI_D1 : PCI_D3cold; |
6f9f4b7a | 1542 | intel_opregion_notify_adapter(dev_priv, opregion_target_state); |
e5747e3a | 1543 | |
68f60946 | 1544 | intel_uncore_suspend(dev_priv); |
03d92e47 | 1545 | intel_opregion_unregister(dev_priv); |
8ee1c3db | 1546 | |
82e3b8c1 | 1547 | intel_fbdev_set_suspend(dev, FBINFO_STATE_SUSPENDED, true); |
3fa016a0 | 1548 | |
62d5d69b MK |
1549 | dev_priv->suspend_count++; |
1550 | ||
f74ed08d | 1551 | intel_csr_ucode_suspend(dev_priv); |
f514c2d8 | 1552 | |
1f814dac ID |
1553 | out: |
1554 | enable_rpm_wakeref_asserts(dev_priv); | |
1555 | ||
1556 | return error; | |
84b79f8d RW |
1557 | } |
1558 | ||
c49d13ee | 1559 | static int i915_drm_suspend_late(struct drm_device *dev, bool hibernation) |
c3c09c95 | 1560 | { |
c49d13ee | 1561 | struct drm_i915_private *dev_priv = to_i915(dev); |
52a05c30 | 1562 | struct pci_dev *pdev = dev_priv->drm.pdev; |
bc87229f | 1563 | bool fw_csr; |
c3c09c95 ID |
1564 | int ret; |
1565 | ||
1f814dac ID |
1566 | disable_rpm_wakeref_asserts(dev_priv); |
1567 | ||
4c494a57 ID |
1568 | intel_display_set_init_power(dev_priv, false); |
1569 | ||
b9fd799e | 1570 | fw_csr = !IS_GEN9_LP(dev_priv) && |
a7c8125f | 1571 | suspend_to_idle(dev_priv) && dev_priv->csr.dmc_payload; |
bc87229f ID |
1572 | /* |
1573 | * In case of firmware assisted context save/restore don't manually | |
1574 | * deinit the power domains. This also means the CSR/DMC firmware will | |
1575 | * stay active, it will power down any HW resources as required and | |
1576 | * also enable deeper system power states that would be blocked if the | |
1577 | * firmware was inactive. | |
1578 | */ | |
1579 | if (!fw_csr) | |
1580 | intel_power_domains_suspend(dev_priv); | |
73dfc227 | 1581 | |
507e126e | 1582 | ret = 0; |
b9fd799e | 1583 | if (IS_GEN9_LP(dev_priv)) |
507e126e | 1584 | bxt_enable_dc9(dev_priv); |
b8aea3d1 | 1585 | else if (IS_HASWELL(dev_priv) || IS_BROADWELL(dev_priv)) |
507e126e ID |
1586 | hsw_enable_pc8(dev_priv); |
1587 | else if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) | |
1588 | ret = vlv_suspend_complete(dev_priv); | |
c3c09c95 ID |
1589 | |
1590 | if (ret) { | |
1591 | DRM_ERROR("Suspend complete failed: %d\n", ret); | |
bc87229f ID |
1592 | if (!fw_csr) |
1593 | intel_power_domains_init_hw(dev_priv, true); | |
c3c09c95 | 1594 | |
1f814dac | 1595 | goto out; |
c3c09c95 ID |
1596 | } |
1597 | ||
52a05c30 | 1598 | pci_disable_device(pdev); |
ab3be73f | 1599 | /* |
54875571 | 1600 | * During hibernation on some platforms the BIOS may try to access |
ab3be73f ID |
1601 | * the device even though it's already in D3 and hang the machine. So |
1602 | * leave the device in D0 on those platforms and hope the BIOS will | |
54875571 ID |
1603 | * power down the device properly. The issue was seen on multiple old |
1604 | * GENs with different BIOS vendors, so having an explicit blacklist | |
1605 | * is inpractical; apply the workaround on everything pre GEN6. The | |
1606 | * platforms where the issue was seen: | |
1607 | * Lenovo Thinkpad X301, X61s, X60, T60, X41 | |
1608 | * Fujitsu FSC S7110 | |
1609 | * Acer Aspire 1830T | |
ab3be73f | 1610 | */ |
514e1d64 | 1611 | if (!(hibernation && INTEL_GEN(dev_priv) < 6)) |
52a05c30 | 1612 | pci_set_power_state(pdev, PCI_D3hot); |
c3c09c95 | 1613 | |
bc87229f ID |
1614 | dev_priv->suspended_to_idle = suspend_to_idle(dev_priv); |
1615 | ||
1f814dac ID |
1616 | out: |
1617 | enable_rpm_wakeref_asserts(dev_priv); | |
1618 | ||
1619 | return ret; | |
c3c09c95 ID |
1620 | } |
1621 | ||
a9a251c2 | 1622 | static int i915_suspend_switcheroo(struct drm_device *dev, pm_message_t state) |
84b79f8d RW |
1623 | { |
1624 | int error; | |
1625 | ||
ded8b07d | 1626 | if (!dev) { |
84b79f8d RW |
1627 | DRM_ERROR("dev: %p\n", dev); |
1628 | DRM_ERROR("DRM not initialized, aborting suspend.\n"); | |
1629 | return -ENODEV; | |
1630 | } | |
1631 | ||
0b14cbd2 ID |
1632 | if (WARN_ON_ONCE(state.event != PM_EVENT_SUSPEND && |
1633 | state.event != PM_EVENT_FREEZE)) | |
1634 | return -EINVAL; | |
5bcf719b DA |
1635 | |
1636 | if (dev->switch_power_state == DRM_SWITCH_POWER_OFF) | |
1637 | return 0; | |
6eecba33 | 1638 | |
5e365c39 | 1639 | error = i915_drm_suspend(dev); |
84b79f8d RW |
1640 | if (error) |
1641 | return error; | |
1642 | ||
ab3be73f | 1643 | return i915_drm_suspend_late(dev, false); |
ba8bbcf6 JB |
1644 | } |
1645 | ||
5e365c39 | 1646 | static int i915_drm_resume(struct drm_device *dev) |
76c4b250 | 1647 | { |
fac5e23e | 1648 | struct drm_i915_private *dev_priv = to_i915(dev); |
ac840ae5 | 1649 | int ret; |
9d49c0ef | 1650 | |
1f814dac | 1651 | disable_rpm_wakeref_asserts(dev_priv); |
abc80abd | 1652 | intel_sanitize_gt_powersave(dev_priv); |
1f814dac | 1653 | |
97d6d7ab | 1654 | ret = i915_ggtt_enable_hw(dev_priv); |
ac840ae5 VS |
1655 | if (ret) |
1656 | DRM_ERROR("failed to re-enable GGTT\n"); | |
1657 | ||
f74ed08d ID |
1658 | intel_csr_ucode_resume(dev_priv); |
1659 | ||
bf9e8429 | 1660 | i915_gem_resume(dev_priv); |
9d49c0ef | 1661 | |
af6dc742 | 1662 | i915_restore_state(dev_priv); |
8090ba8c | 1663 | intel_pps_unlock_regs_wa(dev_priv); |
6f9f4b7a | 1664 | intel_opregion_setup(dev_priv); |
61caf87c | 1665 | |
c39055b0 | 1666 | intel_init_pch_refclk(dev_priv); |
1833b134 | 1667 | |
364aece0 PA |
1668 | /* |
1669 | * Interrupts have to be enabled before any batches are run. If not the | |
1670 | * GPU will hang. i915_gem_init_hw() will initiate batches to | |
1671 | * update/restore the context. | |
1672 | * | |
908764f6 ID |
1673 | * drm_mode_config_reset() needs AUX interrupts. |
1674 | * | |
364aece0 PA |
1675 | * Modeset enabling in intel_modeset_init_hw() also needs working |
1676 | * interrupts. | |
1677 | */ | |
1678 | intel_runtime_pm_enable_interrupts(dev_priv); | |
1679 | ||
908764f6 ID |
1680 | drm_mode_config_reset(dev); |
1681 | ||
d5818938 | 1682 | mutex_lock(&dev->struct_mutex); |
bf9e8429 | 1683 | if (i915_gem_init_hw(dev_priv)) { |
d5818938 | 1684 | DRM_ERROR("failed to re-initialize GPU, declaring wedged!\n"); |
821ed7df | 1685 | i915_gem_set_wedged(dev_priv); |
d5818938 DV |
1686 | } |
1687 | mutex_unlock(&dev->struct_mutex); | |
226485e9 | 1688 | |
bf9e8429 | 1689 | intel_guc_resume(dev_priv); |
a1c41994 | 1690 | |
d5818938 | 1691 | intel_modeset_init_hw(dev); |
24576d23 | 1692 | |
d5818938 DV |
1693 | spin_lock_irq(&dev_priv->irq_lock); |
1694 | if (dev_priv->display.hpd_irq_setup) | |
91d14251 | 1695 | dev_priv->display.hpd_irq_setup(dev_priv); |
d5818938 | 1696 | spin_unlock_irq(&dev_priv->irq_lock); |
0e32b39c | 1697 | |
d5818938 | 1698 | intel_dp_mst_resume(dev); |
e7d6f7d7 | 1699 | |
a16b7658 L |
1700 | intel_display_resume(dev); |
1701 | ||
e0b70061 L |
1702 | drm_kms_helper_poll_enable(dev); |
1703 | ||
d5818938 DV |
1704 | /* |
1705 | * ... but also need to make sure that hotplug processing | |
1706 | * doesn't cause havoc. Like in the driver load code we don't | |
1707 | * bother with the tiny race here where we might loose hotplug | |
1708 | * notifications. | |
1709 | * */ | |
1710 | intel_hpd_init(dev_priv); | |
1daed3fb | 1711 | |
03d92e47 | 1712 | intel_opregion_register(dev_priv); |
44834a67 | 1713 | |
82e3b8c1 | 1714 | intel_fbdev_set_suspend(dev, FBINFO_STATE_RUNNING, false); |
073f34d9 | 1715 | |
b8efb17b ZR |
1716 | mutex_lock(&dev_priv->modeset_restore_lock); |
1717 | dev_priv->modeset_restore = MODESET_DONE; | |
1718 | mutex_unlock(&dev_priv->modeset_restore_lock); | |
8a187455 | 1719 | |
6f9f4b7a | 1720 | intel_opregion_notify_adapter(dev_priv, PCI_D0); |
e5747e3a | 1721 | |
54b4f68f | 1722 | intel_autoenable_gt_powersave(dev_priv); |
ee6f280e | 1723 | |
1f814dac ID |
1724 | enable_rpm_wakeref_asserts(dev_priv); |
1725 | ||
074c6ada | 1726 | return 0; |
84b79f8d RW |
1727 | } |
1728 | ||
5e365c39 | 1729 | static int i915_drm_resume_early(struct drm_device *dev) |
84b79f8d | 1730 | { |
fac5e23e | 1731 | struct drm_i915_private *dev_priv = to_i915(dev); |
52a05c30 | 1732 | struct pci_dev *pdev = dev_priv->drm.pdev; |
44410cd0 | 1733 | int ret; |
36d61e67 | 1734 | |
76c4b250 ID |
1735 | /* |
1736 | * We have a resume ordering issue with the snd-hda driver also | |
1737 | * requiring our device to be power up. Due to the lack of a | |
1738 | * parent/child relationship we currently solve this with an early | |
1739 | * resume hook. | |
1740 | * | |
1741 | * FIXME: This should be solved with a special hdmi sink device or | |
1742 | * similar so that power domains can be employed. | |
1743 | */ | |
44410cd0 ID |
1744 | |
1745 | /* | |
1746 | * Note that we need to set the power state explicitly, since we | |
1747 | * powered off the device during freeze and the PCI core won't power | |
1748 | * it back up for us during thaw. Powering off the device during | |
1749 | * freeze is not a hard requirement though, and during the | |
1750 | * suspend/resume phases the PCI core makes sure we get here with the | |
1751 | * device powered on. So in case we change our freeze logic and keep | |
1752 | * the device powered we can also remove the following set power state | |
1753 | * call. | |
1754 | */ | |
52a05c30 | 1755 | ret = pci_set_power_state(pdev, PCI_D0); |
44410cd0 ID |
1756 | if (ret) { |
1757 | DRM_ERROR("failed to set PCI D0 power state (%d)\n", ret); | |
1758 | goto out; | |
1759 | } | |
1760 | ||
1761 | /* | |
1762 | * Note that pci_enable_device() first enables any parent bridge | |
1763 | * device and only then sets the power state for this device. The | |
1764 | * bridge enabling is a nop though, since bridge devices are resumed | |
1765 | * first. The order of enabling power and enabling the device is | |
1766 | * imposed by the PCI core as described above, so here we preserve the | |
1767 | * same order for the freeze/thaw phases. | |
1768 | * | |
1769 | * TODO: eventually we should remove pci_disable_device() / | |
1770 | * pci_enable_enable_device() from suspend/resume. Due to how they | |
1771 | * depend on the device enable refcount we can't anyway depend on them | |
1772 | * disabling/enabling the device. | |
1773 | */ | |
52a05c30 | 1774 | if (pci_enable_device(pdev)) { |
bc87229f ID |
1775 | ret = -EIO; |
1776 | goto out; | |
1777 | } | |
84b79f8d | 1778 | |
52a05c30 | 1779 | pci_set_master(pdev); |
84b79f8d | 1780 | |
1f814dac ID |
1781 | disable_rpm_wakeref_asserts(dev_priv); |
1782 | ||
666a4537 | 1783 | if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) |
1a5df187 | 1784 | ret = vlv_resume_prepare(dev_priv, false); |
36d61e67 | 1785 | if (ret) |
ff0b187f DL |
1786 | DRM_ERROR("Resume prepare failed: %d, continuing anyway\n", |
1787 | ret); | |
36d61e67 | 1788 | |
68f60946 | 1789 | intel_uncore_resume_early(dev_priv); |
efee833a | 1790 | |
b9fd799e | 1791 | if (IS_GEN9_LP(dev_priv)) { |
da2f41d1 ID |
1792 | if (!dev_priv->suspended_to_idle) |
1793 | gen9_sanitize_dc_state(dev_priv); | |
507e126e | 1794 | bxt_disable_dc9(dev_priv); |
da2f41d1 | 1795 | } else if (IS_HASWELL(dev_priv) || IS_BROADWELL(dev_priv)) { |
a9a6b73a | 1796 | hsw_disable_pc8(dev_priv); |
da2f41d1 | 1797 | } |
efee833a | 1798 | |
dc97997a | 1799 | intel_uncore_sanitize(dev_priv); |
bc87229f | 1800 | |
b9fd799e | 1801 | if (IS_GEN9_LP(dev_priv) || |
a7c8125f | 1802 | !(dev_priv->suspended_to_idle && dev_priv->csr.dmc_payload)) |
bc87229f ID |
1803 | intel_power_domains_init_hw(dev_priv, true); |
1804 | ||
24145517 CW |
1805 | i915_gem_sanitize(dev_priv); |
1806 | ||
6e35e8ab ID |
1807 | enable_rpm_wakeref_asserts(dev_priv); |
1808 | ||
bc87229f ID |
1809 | out: |
1810 | dev_priv->suspended_to_idle = false; | |
36d61e67 ID |
1811 | |
1812 | return ret; | |
76c4b250 ID |
1813 | } |
1814 | ||
7f26cb88 | 1815 | static int i915_resume_switcheroo(struct drm_device *dev) |
76c4b250 | 1816 | { |
50a0072f | 1817 | int ret; |
76c4b250 | 1818 | |
097dd837 ID |
1819 | if (dev->switch_power_state == DRM_SWITCH_POWER_OFF) |
1820 | return 0; | |
1821 | ||
5e365c39 | 1822 | ret = i915_drm_resume_early(dev); |
50a0072f ID |
1823 | if (ret) |
1824 | return ret; | |
1825 | ||
5a17514e ID |
1826 | return i915_drm_resume(dev); |
1827 | } | |
1828 | ||
11ed50ec | 1829 | /** |
f3953dcb | 1830 | * i915_reset - reset chip after a hang |
df210574 | 1831 | * @dev_priv: device private to reset |
11ed50ec | 1832 | * |
780f262a CW |
1833 | * Reset the chip. Useful if a hang is detected. Marks the device as wedged |
1834 | * on failure. | |
11ed50ec | 1835 | * |
221fe799 CW |
1836 | * Caller must hold the struct_mutex. |
1837 | * | |
11ed50ec BG |
1838 | * Procedure is fairly simple: |
1839 | * - reset the chip using the reset reg | |
1840 | * - re-init context state | |
1841 | * - re-init hardware status page | |
1842 | * - re-init ring buffer | |
1843 | * - re-init interrupt state | |
1844 | * - re-init display | |
1845 | */ | |
780f262a | 1846 | void i915_reset(struct drm_i915_private *dev_priv) |
11ed50ec | 1847 | { |
d98c52cf | 1848 | struct i915_gpu_error *error = &dev_priv->gpu_error; |
0573ed4a | 1849 | int ret; |
11ed50ec | 1850 | |
bf9e8429 | 1851 | lockdep_assert_held(&dev_priv->drm.struct_mutex); |
8c185eca | 1852 | GEM_BUG_ON(!test_bit(I915_RESET_BACKOFF, &error->flags)); |
221fe799 | 1853 | |
8c185eca | 1854 | if (!test_bit(I915_RESET_HANDOFF, &error->flags)) |
780f262a | 1855 | return; |
11ed50ec | 1856 | |
d98c52cf | 1857 | /* Clear any previous failed attempts at recovery. Time to try again. */ |
2e8f9d32 CW |
1858 | if (!i915_gem_unset_wedged(dev_priv)) |
1859 | goto wakeup; | |
1860 | ||
8af29b0c | 1861 | error->reset_count++; |
d98c52cf | 1862 | |
7b4d3a16 | 1863 | pr_notice("drm/i915: Resetting chip after gpu hang\n"); |
4c965543 | 1864 | disable_irq(dev_priv->drm.irq); |
0e178aef CW |
1865 | ret = i915_gem_reset_prepare(dev_priv); |
1866 | if (ret) { | |
1867 | DRM_ERROR("GPU recovery failed\n"); | |
1868 | intel_gpu_reset(dev_priv, ALL_ENGINES); | |
1869 | goto error; | |
1870 | } | |
9e60ab03 | 1871 | |
dc97997a | 1872 | ret = intel_gpu_reset(dev_priv, ALL_ENGINES); |
0573ed4a | 1873 | if (ret) { |
804e59a8 CW |
1874 | if (ret != -ENODEV) |
1875 | DRM_ERROR("Failed to reset chip: %i\n", ret); | |
1876 | else | |
1877 | DRM_DEBUG_DRIVER("GPU reset disabled\n"); | |
d98c52cf | 1878 | goto error; |
11ed50ec BG |
1879 | } |
1880 | ||
d8027093 | 1881 | i915_gem_reset(dev_priv); |
1362b776 VS |
1882 | intel_overlay_reset(dev_priv); |
1883 | ||
11ed50ec BG |
1884 | /* Ok, now get things going again... */ |
1885 | ||
1886 | /* | |
1887 | * Everything depends on having the GTT running, so we need to start | |
1888 | * there. Fortunately we don't need to do this unless we reset the | |
1889 | * chip at a PCI level. | |
1890 | * | |
1891 | * Next we need to restore the context, but we don't use those | |
1892 | * yet either... | |
1893 | * | |
1894 | * Ring buffer needs to be re-initialized in the KMS case, or if X | |
1895 | * was running at the time of the reset (i.e. we weren't VT | |
1896 | * switched away). | |
1897 | */ | |
bf9e8429 | 1898 | ret = i915_gem_init_hw(dev_priv); |
33d30a9c DV |
1899 | if (ret) { |
1900 | DRM_ERROR("Failed hw init on reset %d\n", ret); | |
d98c52cf | 1901 | goto error; |
11ed50ec BG |
1902 | } |
1903 | ||
c2a126a4 CW |
1904 | i915_queue_hangcheck(dev_priv); |
1905 | ||
2e8f9d32 | 1906 | finish: |
8d613c53 | 1907 | i915_gem_reset_finish(dev_priv); |
4c965543 | 1908 | enable_irq(dev_priv->drm.irq); |
8c185eca | 1909 | |
2e8f9d32 | 1910 | wakeup: |
8c185eca CW |
1911 | clear_bit(I915_RESET_HANDOFF, &error->flags); |
1912 | wake_up_bit(&error->flags, I915_RESET_HANDOFF); | |
780f262a | 1913 | return; |
d98c52cf CW |
1914 | |
1915 | error: | |
821ed7df | 1916 | i915_gem_set_wedged(dev_priv); |
2e8f9d32 | 1917 | goto finish; |
11ed50ec BG |
1918 | } |
1919 | ||
142bc7d9 MT |
1920 | /** |
1921 | * i915_reset_engine - reset GPU engine to recover from a hang | |
1922 | * @engine: engine to reset | |
1923 | * | |
1924 | * Reset a specific GPU engine. Useful if a hang is detected. | |
1925 | * Returns zero on successful reset or otherwise an error code. | |
a1ef70e1 MT |
1926 | * |
1927 | * Procedure is: | |
1928 | * - identifies the request that caused the hang and it is dropped | |
1929 | * - reset engine (which will force the engine to idle) | |
1930 | * - re-init/configure engine | |
142bc7d9 MT |
1931 | */ |
1932 | int i915_reset_engine(struct intel_engine_cs *engine) | |
1933 | { | |
a1ef70e1 MT |
1934 | struct i915_gpu_error *error = &engine->i915->gpu_error; |
1935 | struct drm_i915_gem_request *active_request; | |
1936 | int ret; | |
1937 | ||
1938 | GEM_BUG_ON(!test_bit(I915_RESET_ENGINE + engine->id, &error->flags)); | |
1939 | ||
1940 | DRM_DEBUG_DRIVER("resetting %s\n", engine->name); | |
1941 | ||
1942 | active_request = i915_gem_reset_prepare_engine(engine); | |
1943 | if (IS_ERR(active_request)) { | |
1944 | DRM_DEBUG_DRIVER("Previous reset failed, promote to full reset\n"); | |
1945 | ret = PTR_ERR(active_request); | |
1946 | goto out; | |
1947 | } | |
1948 | ||
1949 | /* | |
1950 | * The request that caused the hang is stuck on elsp, we know the | |
1951 | * active request and can drop it, adjust head to skip the offending | |
1952 | * request to resume executing remaining requests in the queue. | |
1953 | */ | |
1954 | i915_gem_reset_engine(engine, active_request); | |
1955 | ||
1956 | /* Finally, reset just this engine. */ | |
1957 | ret = intel_gpu_reset(engine->i915, intel_engine_flag(engine)); | |
1958 | ||
1959 | i915_gem_reset_finish_engine(engine); | |
1960 | ||
1961 | if (ret) { | |
1962 | /* If we fail here, we expect to fallback to a global reset */ | |
1963 | DRM_DEBUG_DRIVER("Failed to reset %s, ret=%d\n", | |
1964 | engine->name, ret); | |
1965 | goto out; | |
1966 | } | |
1967 | ||
1968 | /* | |
1969 | * The engine and its registers (and workarounds in case of render) | |
1970 | * have been reset to their default values. Follow the init_ring | |
1971 | * process to program RING_MODE, HWSP and re-enable submission. | |
1972 | */ | |
1973 | ret = engine->init_hw(engine); | |
702c8f8e MT |
1974 | if (ret) |
1975 | goto out; | |
a1ef70e1 | 1976 | |
702c8f8e | 1977 | error->reset_engine_count[engine->id]++; |
a1ef70e1 MT |
1978 | out: |
1979 | return ret; | |
142bc7d9 MT |
1980 | } |
1981 | ||
c49d13ee | 1982 | static int i915_pm_suspend(struct device *kdev) |
112b715e | 1983 | { |
c49d13ee DW |
1984 | struct pci_dev *pdev = to_pci_dev(kdev); |
1985 | struct drm_device *dev = pci_get_drvdata(pdev); | |
112b715e | 1986 | |
c49d13ee DW |
1987 | if (!dev) { |
1988 | dev_err(kdev, "DRM not initialized, aborting suspend.\n"); | |
84b79f8d RW |
1989 | return -ENODEV; |
1990 | } | |
112b715e | 1991 | |
c49d13ee | 1992 | if (dev->switch_power_state == DRM_SWITCH_POWER_OFF) |
5bcf719b DA |
1993 | return 0; |
1994 | ||
c49d13ee | 1995 | return i915_drm_suspend(dev); |
76c4b250 ID |
1996 | } |
1997 | ||
c49d13ee | 1998 | static int i915_pm_suspend_late(struct device *kdev) |
76c4b250 | 1999 | { |
c49d13ee | 2000 | struct drm_device *dev = &kdev_to_i915(kdev)->drm; |
76c4b250 ID |
2001 | |
2002 | /* | |
c965d995 | 2003 | * We have a suspend ordering issue with the snd-hda driver also |
76c4b250 ID |
2004 | * requiring our device to be power up. Due to the lack of a |
2005 | * parent/child relationship we currently solve this with an late | |
2006 | * suspend hook. | |
2007 | * | |
2008 | * FIXME: This should be solved with a special hdmi sink device or | |
2009 | * similar so that power domains can be employed. | |
2010 | */ | |
c49d13ee | 2011 | if (dev->switch_power_state == DRM_SWITCH_POWER_OFF) |
76c4b250 | 2012 | return 0; |
112b715e | 2013 | |
c49d13ee | 2014 | return i915_drm_suspend_late(dev, false); |
ab3be73f ID |
2015 | } |
2016 | ||
c49d13ee | 2017 | static int i915_pm_poweroff_late(struct device *kdev) |
ab3be73f | 2018 | { |
c49d13ee | 2019 | struct drm_device *dev = &kdev_to_i915(kdev)->drm; |
ab3be73f | 2020 | |
c49d13ee | 2021 | if (dev->switch_power_state == DRM_SWITCH_POWER_OFF) |
ab3be73f ID |
2022 | return 0; |
2023 | ||
c49d13ee | 2024 | return i915_drm_suspend_late(dev, true); |
cbda12d7 ZW |
2025 | } |
2026 | ||
c49d13ee | 2027 | static int i915_pm_resume_early(struct device *kdev) |
76c4b250 | 2028 | { |
c49d13ee | 2029 | struct drm_device *dev = &kdev_to_i915(kdev)->drm; |
76c4b250 | 2030 | |
c49d13ee | 2031 | if (dev->switch_power_state == DRM_SWITCH_POWER_OFF) |
097dd837 ID |
2032 | return 0; |
2033 | ||
c49d13ee | 2034 | return i915_drm_resume_early(dev); |
76c4b250 ID |
2035 | } |
2036 | ||
c49d13ee | 2037 | static int i915_pm_resume(struct device *kdev) |
cbda12d7 | 2038 | { |
c49d13ee | 2039 | struct drm_device *dev = &kdev_to_i915(kdev)->drm; |
84b79f8d | 2040 | |
c49d13ee | 2041 | if (dev->switch_power_state == DRM_SWITCH_POWER_OFF) |
097dd837 ID |
2042 | return 0; |
2043 | ||
c49d13ee | 2044 | return i915_drm_resume(dev); |
cbda12d7 ZW |
2045 | } |
2046 | ||
1f19ac2a | 2047 | /* freeze: before creating the hibernation_image */ |
c49d13ee | 2048 | static int i915_pm_freeze(struct device *kdev) |
1f19ac2a | 2049 | { |
6a800eab CW |
2050 | int ret; |
2051 | ||
2052 | ret = i915_pm_suspend(kdev); | |
2053 | if (ret) | |
2054 | return ret; | |
2055 | ||
2056 | ret = i915_gem_freeze(kdev_to_i915(kdev)); | |
2057 | if (ret) | |
2058 | return ret; | |
2059 | ||
2060 | return 0; | |
1f19ac2a CW |
2061 | } |
2062 | ||
c49d13ee | 2063 | static int i915_pm_freeze_late(struct device *kdev) |
1f19ac2a | 2064 | { |
461fb99c CW |
2065 | int ret; |
2066 | ||
c49d13ee | 2067 | ret = i915_pm_suspend_late(kdev); |
461fb99c CW |
2068 | if (ret) |
2069 | return ret; | |
2070 | ||
c49d13ee | 2071 | ret = i915_gem_freeze_late(kdev_to_i915(kdev)); |
461fb99c CW |
2072 | if (ret) |
2073 | return ret; | |
2074 | ||
2075 | return 0; | |
1f19ac2a CW |
2076 | } |
2077 | ||
2078 | /* thaw: called after creating the hibernation image, but before turning off. */ | |
c49d13ee | 2079 | static int i915_pm_thaw_early(struct device *kdev) |
1f19ac2a | 2080 | { |
c49d13ee | 2081 | return i915_pm_resume_early(kdev); |
1f19ac2a CW |
2082 | } |
2083 | ||
c49d13ee | 2084 | static int i915_pm_thaw(struct device *kdev) |
1f19ac2a | 2085 | { |
c49d13ee | 2086 | return i915_pm_resume(kdev); |
1f19ac2a CW |
2087 | } |
2088 | ||
2089 | /* restore: called after loading the hibernation image. */ | |
c49d13ee | 2090 | static int i915_pm_restore_early(struct device *kdev) |
1f19ac2a | 2091 | { |
c49d13ee | 2092 | return i915_pm_resume_early(kdev); |
1f19ac2a CW |
2093 | } |
2094 | ||
c49d13ee | 2095 | static int i915_pm_restore(struct device *kdev) |
1f19ac2a | 2096 | { |
c49d13ee | 2097 | return i915_pm_resume(kdev); |
1f19ac2a CW |
2098 | } |
2099 | ||
ddeea5b0 ID |
2100 | /* |
2101 | * Save all Gunit registers that may be lost after a D3 and a subsequent | |
2102 | * S0i[R123] transition. The list of registers needing a save/restore is | |
2103 | * defined in the VLV2_S0IXRegs document. This documents marks all Gunit | |
2104 | * registers in the following way: | |
2105 | * - Driver: saved/restored by the driver | |
2106 | * - Punit : saved/restored by the Punit firmware | |
2107 | * - No, w/o marking: no need to save/restore, since the register is R/O or | |
2108 | * used internally by the HW in a way that doesn't depend | |
2109 | * keeping the content across a suspend/resume. | |
2110 | * - Debug : used for debugging | |
2111 | * | |
2112 | * We save/restore all registers marked with 'Driver', with the following | |
2113 | * exceptions: | |
2114 | * - Registers out of use, including also registers marked with 'Debug'. | |
2115 | * These have no effect on the driver's operation, so we don't save/restore | |
2116 | * them to reduce the overhead. | |
2117 | * - Registers that are fully setup by an initialization function called from | |
2118 | * the resume path. For example many clock gating and RPS/RC6 registers. | |
2119 | * - Registers that provide the right functionality with their reset defaults. | |
2120 | * | |
2121 | * TODO: Except for registers that based on the above 3 criteria can be safely | |
2122 | * ignored, we save/restore all others, practically treating the HW context as | |
2123 | * a black-box for the driver. Further investigation is needed to reduce the | |
2124 | * saved/restored registers even further, by following the same 3 criteria. | |
2125 | */ | |
2126 | static void vlv_save_gunit_s0ix_state(struct drm_i915_private *dev_priv) | |
2127 | { | |
2128 | struct vlv_s0ix_state *s = &dev_priv->vlv_s0ix_state; | |
2129 | int i; | |
2130 | ||
2131 | /* GAM 0x4000-0x4770 */ | |
2132 | s->wr_watermark = I915_READ(GEN7_WR_WATERMARK); | |
2133 | s->gfx_prio_ctrl = I915_READ(GEN7_GFX_PRIO_CTRL); | |
2134 | s->arb_mode = I915_READ(ARB_MODE); | |
2135 | s->gfx_pend_tlb0 = I915_READ(GEN7_GFX_PEND_TLB0); | |
2136 | s->gfx_pend_tlb1 = I915_READ(GEN7_GFX_PEND_TLB1); | |
2137 | ||
2138 | for (i = 0; i < ARRAY_SIZE(s->lra_limits); i++) | |
22dfe79f | 2139 | s->lra_limits[i] = I915_READ(GEN7_LRA_LIMITS(i)); |
ddeea5b0 ID |
2140 | |
2141 | s->media_max_req_count = I915_READ(GEN7_MEDIA_MAX_REQ_COUNT); | |
b5f1c97f | 2142 | s->gfx_max_req_count = I915_READ(GEN7_GFX_MAX_REQ_COUNT); |
ddeea5b0 ID |
2143 | |
2144 | s->render_hwsp = I915_READ(RENDER_HWS_PGA_GEN7); | |
2145 | s->ecochk = I915_READ(GAM_ECOCHK); | |
2146 | s->bsd_hwsp = I915_READ(BSD_HWS_PGA_GEN7); | |
2147 | s->blt_hwsp = I915_READ(BLT_HWS_PGA_GEN7); | |
2148 | ||
2149 | s->tlb_rd_addr = I915_READ(GEN7_TLB_RD_ADDR); | |
2150 | ||
2151 | /* MBC 0x9024-0x91D0, 0x8500 */ | |
2152 | s->g3dctl = I915_READ(VLV_G3DCTL); | |
2153 | s->gsckgctl = I915_READ(VLV_GSCKGCTL); | |
2154 | s->mbctl = I915_READ(GEN6_MBCTL); | |
2155 | ||
2156 | /* GCP 0x9400-0x9424, 0x8100-0x810C */ | |
2157 | s->ucgctl1 = I915_READ(GEN6_UCGCTL1); | |
2158 | s->ucgctl3 = I915_READ(GEN6_UCGCTL3); | |
2159 | s->rcgctl1 = I915_READ(GEN6_RCGCTL1); | |
2160 | s->rcgctl2 = I915_READ(GEN6_RCGCTL2); | |
2161 | s->rstctl = I915_READ(GEN6_RSTCTL); | |
2162 | s->misccpctl = I915_READ(GEN7_MISCCPCTL); | |
2163 | ||
2164 | /* GPM 0xA000-0xAA84, 0x8000-0x80FC */ | |
2165 | s->gfxpause = I915_READ(GEN6_GFXPAUSE); | |
2166 | s->rpdeuhwtc = I915_READ(GEN6_RPDEUHWTC); | |
2167 | s->rpdeuc = I915_READ(GEN6_RPDEUC); | |
2168 | s->ecobus = I915_READ(ECOBUS); | |
2169 | s->pwrdwnupctl = I915_READ(VLV_PWRDWNUPCTL); | |
2170 | s->rp_down_timeout = I915_READ(GEN6_RP_DOWN_TIMEOUT); | |
2171 | s->rp_deucsw = I915_READ(GEN6_RPDEUCSW); | |
2172 | s->rcubmabdtmr = I915_READ(GEN6_RCUBMABDTMR); | |
2173 | s->rcedata = I915_READ(VLV_RCEDATA); | |
2174 | s->spare2gh = I915_READ(VLV_SPAREG2H); | |
2175 | ||
2176 | /* Display CZ domain, 0x4400C-0x4402C, 0x4F000-0x4F11F */ | |
2177 | s->gt_imr = I915_READ(GTIMR); | |
2178 | s->gt_ier = I915_READ(GTIER); | |
2179 | s->pm_imr = I915_READ(GEN6_PMIMR); | |
2180 | s->pm_ier = I915_READ(GEN6_PMIER); | |
2181 | ||
2182 | for (i = 0; i < ARRAY_SIZE(s->gt_scratch); i++) | |
22dfe79f | 2183 | s->gt_scratch[i] = I915_READ(GEN7_GT_SCRATCH(i)); |
ddeea5b0 ID |
2184 | |
2185 | /* GT SA CZ domain, 0x100000-0x138124 */ | |
2186 | s->tilectl = I915_READ(TILECTL); | |
2187 | s->gt_fifoctl = I915_READ(GTFIFOCTL); | |
2188 | s->gtlc_wake_ctrl = I915_READ(VLV_GTLC_WAKE_CTRL); | |
2189 | s->gtlc_survive = I915_READ(VLV_GTLC_SURVIVABILITY_REG); | |
2190 | s->pmwgicz = I915_READ(VLV_PMWGICZ); | |
2191 | ||
2192 | /* Gunit-Display CZ domain, 0x182028-0x1821CF */ | |
2193 | s->gu_ctl0 = I915_READ(VLV_GU_CTL0); | |
2194 | s->gu_ctl1 = I915_READ(VLV_GU_CTL1); | |
9c25210f | 2195 | s->pcbr = I915_READ(VLV_PCBR); |
ddeea5b0 ID |
2196 | s->clock_gate_dis2 = I915_READ(VLV_GUNIT_CLOCK_GATE2); |
2197 | ||
2198 | /* | |
2199 | * Not saving any of: | |
2200 | * DFT, 0x9800-0x9EC0 | |
2201 | * SARB, 0xB000-0xB1FC | |
2202 | * GAC, 0x5208-0x524C, 0x14000-0x14C000 | |
2203 | * PCI CFG | |
2204 | */ | |
2205 | } | |
2206 | ||
2207 | static void vlv_restore_gunit_s0ix_state(struct drm_i915_private *dev_priv) | |
2208 | { | |
2209 | struct vlv_s0ix_state *s = &dev_priv->vlv_s0ix_state; | |
2210 | u32 val; | |
2211 | int i; | |
2212 | ||
2213 | /* GAM 0x4000-0x4770 */ | |
2214 | I915_WRITE(GEN7_WR_WATERMARK, s->wr_watermark); | |
2215 | I915_WRITE(GEN7_GFX_PRIO_CTRL, s->gfx_prio_ctrl); | |
2216 | I915_WRITE(ARB_MODE, s->arb_mode | (0xffff << 16)); | |
2217 | I915_WRITE(GEN7_GFX_PEND_TLB0, s->gfx_pend_tlb0); | |
2218 | I915_WRITE(GEN7_GFX_PEND_TLB1, s->gfx_pend_tlb1); | |
2219 | ||
2220 | for (i = 0; i < ARRAY_SIZE(s->lra_limits); i++) | |
22dfe79f | 2221 | I915_WRITE(GEN7_LRA_LIMITS(i), s->lra_limits[i]); |
ddeea5b0 ID |
2222 | |
2223 | I915_WRITE(GEN7_MEDIA_MAX_REQ_COUNT, s->media_max_req_count); | |
b5f1c97f | 2224 | I915_WRITE(GEN7_GFX_MAX_REQ_COUNT, s->gfx_max_req_count); |
ddeea5b0 ID |
2225 | |
2226 | I915_WRITE(RENDER_HWS_PGA_GEN7, s->render_hwsp); | |
2227 | I915_WRITE(GAM_ECOCHK, s->ecochk); | |
2228 | I915_WRITE(BSD_HWS_PGA_GEN7, s->bsd_hwsp); | |
2229 | I915_WRITE(BLT_HWS_PGA_GEN7, s->blt_hwsp); | |
2230 | ||
2231 | I915_WRITE(GEN7_TLB_RD_ADDR, s->tlb_rd_addr); | |
2232 | ||
2233 | /* MBC 0x9024-0x91D0, 0x8500 */ | |
2234 | I915_WRITE(VLV_G3DCTL, s->g3dctl); | |
2235 | I915_WRITE(VLV_GSCKGCTL, s->gsckgctl); | |
2236 | I915_WRITE(GEN6_MBCTL, s->mbctl); | |
2237 | ||
2238 | /* GCP 0x9400-0x9424, 0x8100-0x810C */ | |
2239 | I915_WRITE(GEN6_UCGCTL1, s->ucgctl1); | |
2240 | I915_WRITE(GEN6_UCGCTL3, s->ucgctl3); | |
2241 | I915_WRITE(GEN6_RCGCTL1, s->rcgctl1); | |
2242 | I915_WRITE(GEN6_RCGCTL2, s->rcgctl2); | |
2243 | I915_WRITE(GEN6_RSTCTL, s->rstctl); | |
2244 | I915_WRITE(GEN7_MISCCPCTL, s->misccpctl); | |
2245 | ||
2246 | /* GPM 0xA000-0xAA84, 0x8000-0x80FC */ | |
2247 | I915_WRITE(GEN6_GFXPAUSE, s->gfxpause); | |
2248 | I915_WRITE(GEN6_RPDEUHWTC, s->rpdeuhwtc); | |
2249 | I915_WRITE(GEN6_RPDEUC, s->rpdeuc); | |
2250 | I915_WRITE(ECOBUS, s->ecobus); | |
2251 | I915_WRITE(VLV_PWRDWNUPCTL, s->pwrdwnupctl); | |
2252 | I915_WRITE(GEN6_RP_DOWN_TIMEOUT,s->rp_down_timeout); | |
2253 | I915_WRITE(GEN6_RPDEUCSW, s->rp_deucsw); | |
2254 | I915_WRITE(GEN6_RCUBMABDTMR, s->rcubmabdtmr); | |
2255 | I915_WRITE(VLV_RCEDATA, s->rcedata); | |
2256 | I915_WRITE(VLV_SPAREG2H, s->spare2gh); | |
2257 | ||
2258 | /* Display CZ domain, 0x4400C-0x4402C, 0x4F000-0x4F11F */ | |
2259 | I915_WRITE(GTIMR, s->gt_imr); | |
2260 | I915_WRITE(GTIER, s->gt_ier); | |
2261 | I915_WRITE(GEN6_PMIMR, s->pm_imr); | |
2262 | I915_WRITE(GEN6_PMIER, s->pm_ier); | |
2263 | ||
2264 | for (i = 0; i < ARRAY_SIZE(s->gt_scratch); i++) | |
22dfe79f | 2265 | I915_WRITE(GEN7_GT_SCRATCH(i), s->gt_scratch[i]); |
ddeea5b0 ID |
2266 | |
2267 | /* GT SA CZ domain, 0x100000-0x138124 */ | |
2268 | I915_WRITE(TILECTL, s->tilectl); | |
2269 | I915_WRITE(GTFIFOCTL, s->gt_fifoctl); | |
2270 | /* | |
2271 | * Preserve the GT allow wake and GFX force clock bit, they are not | |
2272 | * be restored, as they are used to control the s0ix suspend/resume | |
2273 | * sequence by the caller. | |
2274 | */ | |
2275 | val = I915_READ(VLV_GTLC_WAKE_CTRL); | |
2276 | val &= VLV_GTLC_ALLOWWAKEREQ; | |
2277 | val |= s->gtlc_wake_ctrl & ~VLV_GTLC_ALLOWWAKEREQ; | |
2278 | I915_WRITE(VLV_GTLC_WAKE_CTRL, val); | |
2279 | ||
2280 | val = I915_READ(VLV_GTLC_SURVIVABILITY_REG); | |
2281 | val &= VLV_GFX_CLK_FORCE_ON_BIT; | |
2282 | val |= s->gtlc_survive & ~VLV_GFX_CLK_FORCE_ON_BIT; | |
2283 | I915_WRITE(VLV_GTLC_SURVIVABILITY_REG, val); | |
2284 | ||
2285 | I915_WRITE(VLV_PMWGICZ, s->pmwgicz); | |
2286 | ||
2287 | /* Gunit-Display CZ domain, 0x182028-0x1821CF */ | |
2288 | I915_WRITE(VLV_GU_CTL0, s->gu_ctl0); | |
2289 | I915_WRITE(VLV_GU_CTL1, s->gu_ctl1); | |
9c25210f | 2290 | I915_WRITE(VLV_PCBR, s->pcbr); |
ddeea5b0 ID |
2291 | I915_WRITE(VLV_GUNIT_CLOCK_GATE2, s->clock_gate_dis2); |
2292 | } | |
2293 | ||
3dd14c04 CW |
2294 | static int vlv_wait_for_pw_status(struct drm_i915_private *dev_priv, |
2295 | u32 mask, u32 val) | |
2296 | { | |
2297 | /* The HW does not like us polling for PW_STATUS frequently, so | |
2298 | * use the sleeping loop rather than risk the busy spin within | |
2299 | * intel_wait_for_register(). | |
2300 | * | |
2301 | * Transitioning between RC6 states should be at most 2ms (see | |
2302 | * valleyview_enable_rps) so use a 3ms timeout. | |
2303 | */ | |
2304 | return wait_for((I915_READ_NOTRACE(VLV_GTLC_PW_STATUS) & mask) == val, | |
2305 | 3); | |
2306 | } | |
2307 | ||
650ad970 ID |
2308 | int vlv_force_gfx_clock(struct drm_i915_private *dev_priv, bool force_on) |
2309 | { | |
2310 | u32 val; | |
2311 | int err; | |
2312 | ||
650ad970 ID |
2313 | val = I915_READ(VLV_GTLC_SURVIVABILITY_REG); |
2314 | val &= ~VLV_GFX_CLK_FORCE_ON_BIT; | |
2315 | if (force_on) | |
2316 | val |= VLV_GFX_CLK_FORCE_ON_BIT; | |
2317 | I915_WRITE(VLV_GTLC_SURVIVABILITY_REG, val); | |
2318 | ||
2319 | if (!force_on) | |
2320 | return 0; | |
2321 | ||
c6ddc5f3 CW |
2322 | err = intel_wait_for_register(dev_priv, |
2323 | VLV_GTLC_SURVIVABILITY_REG, | |
2324 | VLV_GFX_CLK_STATUS_BIT, | |
2325 | VLV_GFX_CLK_STATUS_BIT, | |
2326 | 20); | |
650ad970 ID |
2327 | if (err) |
2328 | DRM_ERROR("timeout waiting for GFX clock force-on (%08x)\n", | |
2329 | I915_READ(VLV_GTLC_SURVIVABILITY_REG)); | |
2330 | ||
2331 | return err; | |
650ad970 ID |
2332 | } |
2333 | ||
ddeea5b0 ID |
2334 | static int vlv_allow_gt_wake(struct drm_i915_private *dev_priv, bool allow) |
2335 | { | |
3dd14c04 | 2336 | u32 mask; |
ddeea5b0 | 2337 | u32 val; |
3dd14c04 | 2338 | int err; |
ddeea5b0 ID |
2339 | |
2340 | val = I915_READ(VLV_GTLC_WAKE_CTRL); | |
2341 | val &= ~VLV_GTLC_ALLOWWAKEREQ; | |
2342 | if (allow) | |
2343 | val |= VLV_GTLC_ALLOWWAKEREQ; | |
2344 | I915_WRITE(VLV_GTLC_WAKE_CTRL, val); | |
2345 | POSTING_READ(VLV_GTLC_WAKE_CTRL); | |
2346 | ||
3dd14c04 CW |
2347 | mask = VLV_GTLC_ALLOWWAKEACK; |
2348 | val = allow ? mask : 0; | |
2349 | ||
2350 | err = vlv_wait_for_pw_status(dev_priv, mask, val); | |
ddeea5b0 ID |
2351 | if (err) |
2352 | DRM_ERROR("timeout disabling GT waking\n"); | |
b2736695 | 2353 | |
ddeea5b0 | 2354 | return err; |
ddeea5b0 ID |
2355 | } |
2356 | ||
3dd14c04 CW |
2357 | static void vlv_wait_for_gt_wells(struct drm_i915_private *dev_priv, |
2358 | bool wait_for_on) | |
ddeea5b0 ID |
2359 | { |
2360 | u32 mask; | |
2361 | u32 val; | |
ddeea5b0 ID |
2362 | |
2363 | mask = VLV_GTLC_PW_MEDIA_STATUS_MASK | VLV_GTLC_PW_RENDER_STATUS_MASK; | |
2364 | val = wait_for_on ? mask : 0; | |
ddeea5b0 ID |
2365 | |
2366 | /* | |
2367 | * RC6 transitioning can be delayed up to 2 msec (see | |
2368 | * valleyview_enable_rps), use 3 msec for safety. | |
2369 | */ | |
3dd14c04 | 2370 | if (vlv_wait_for_pw_status(dev_priv, mask, val)) |
ddeea5b0 | 2371 | DRM_ERROR("timeout waiting for GT wells to go %s\n", |
87ad3212 | 2372 | onoff(wait_for_on)); |
ddeea5b0 ID |
2373 | } |
2374 | ||
2375 | static void vlv_check_no_gt_access(struct drm_i915_private *dev_priv) | |
2376 | { | |
2377 | if (!(I915_READ(VLV_GTLC_PW_STATUS) & VLV_GTLC_ALLOWWAKEERR)) | |
2378 | return; | |
2379 | ||
6fa283b0 | 2380 | DRM_DEBUG_DRIVER("GT register access while GT waking disabled\n"); |
ddeea5b0 ID |
2381 | I915_WRITE(VLV_GTLC_PW_STATUS, VLV_GTLC_ALLOWWAKEERR); |
2382 | } | |
2383 | ||
ebc32824 | 2384 | static int vlv_suspend_complete(struct drm_i915_private *dev_priv) |
ddeea5b0 ID |
2385 | { |
2386 | u32 mask; | |
2387 | int err; | |
2388 | ||
2389 | /* | |
2390 | * Bspec defines the following GT well on flags as debug only, so | |
2391 | * don't treat them as hard failures. | |
2392 | */ | |
3dd14c04 | 2393 | vlv_wait_for_gt_wells(dev_priv, false); |
ddeea5b0 ID |
2394 | |
2395 | mask = VLV_GTLC_RENDER_CTX_EXISTS | VLV_GTLC_MEDIA_CTX_EXISTS; | |
2396 | WARN_ON((I915_READ(VLV_GTLC_WAKE_CTRL) & mask) != mask); | |
2397 | ||
2398 | vlv_check_no_gt_access(dev_priv); | |
2399 | ||
2400 | err = vlv_force_gfx_clock(dev_priv, true); | |
2401 | if (err) | |
2402 | goto err1; | |
2403 | ||
2404 | err = vlv_allow_gt_wake(dev_priv, false); | |
2405 | if (err) | |
2406 | goto err2; | |
98711167 | 2407 | |
2d1fe073 | 2408 | if (!IS_CHERRYVIEW(dev_priv)) |
98711167 | 2409 | vlv_save_gunit_s0ix_state(dev_priv); |
ddeea5b0 ID |
2410 | |
2411 | err = vlv_force_gfx_clock(dev_priv, false); | |
2412 | if (err) | |
2413 | goto err2; | |
2414 | ||
2415 | return 0; | |
2416 | ||
2417 | err2: | |
2418 | /* For safety always re-enable waking and disable gfx clock forcing */ | |
2419 | vlv_allow_gt_wake(dev_priv, true); | |
2420 | err1: | |
2421 | vlv_force_gfx_clock(dev_priv, false); | |
2422 | ||
2423 | return err; | |
2424 | } | |
2425 | ||
016970be SK |
2426 | static int vlv_resume_prepare(struct drm_i915_private *dev_priv, |
2427 | bool rpm_resume) | |
ddeea5b0 | 2428 | { |
ddeea5b0 ID |
2429 | int err; |
2430 | int ret; | |
2431 | ||
2432 | /* | |
2433 | * If any of the steps fail just try to continue, that's the best we | |
2434 | * can do at this point. Return the first error code (which will also | |
2435 | * leave RPM permanently disabled). | |
2436 | */ | |
2437 | ret = vlv_force_gfx_clock(dev_priv, true); | |
2438 | ||
2d1fe073 | 2439 | if (!IS_CHERRYVIEW(dev_priv)) |
98711167 | 2440 | vlv_restore_gunit_s0ix_state(dev_priv); |
ddeea5b0 ID |
2441 | |
2442 | err = vlv_allow_gt_wake(dev_priv, true); | |
2443 | if (!ret) | |
2444 | ret = err; | |
2445 | ||
2446 | err = vlv_force_gfx_clock(dev_priv, false); | |
2447 | if (!ret) | |
2448 | ret = err; | |
2449 | ||
2450 | vlv_check_no_gt_access(dev_priv); | |
2451 | ||
7c108fd8 | 2452 | if (rpm_resume) |
46f16e63 | 2453 | intel_init_clock_gating(dev_priv); |
ddeea5b0 ID |
2454 | |
2455 | return ret; | |
2456 | } | |
2457 | ||
c49d13ee | 2458 | static int intel_runtime_suspend(struct device *kdev) |
8a187455 | 2459 | { |
c49d13ee | 2460 | struct pci_dev *pdev = to_pci_dev(kdev); |
8a187455 | 2461 | struct drm_device *dev = pci_get_drvdata(pdev); |
fac5e23e | 2462 | struct drm_i915_private *dev_priv = to_i915(dev); |
0ab9cfeb | 2463 | int ret; |
8a187455 | 2464 | |
dc97997a | 2465 | if (WARN_ON_ONCE(!(dev_priv->rps.enabled && intel_enable_rc6()))) |
c6df39b5 ID |
2466 | return -ENODEV; |
2467 | ||
6772ffe0 | 2468 | if (WARN_ON_ONCE(!HAS_RUNTIME_PM(dev_priv))) |
604effb7 ID |
2469 | return -ENODEV; |
2470 | ||
8a187455 PZ |
2471 | DRM_DEBUG_KMS("Suspending device\n"); |
2472 | ||
1f814dac ID |
2473 | disable_rpm_wakeref_asserts(dev_priv); |
2474 | ||
d6102977 ID |
2475 | /* |
2476 | * We are safe here against re-faults, since the fault handler takes | |
2477 | * an RPM reference. | |
2478 | */ | |
7c108fd8 | 2479 | i915_gem_runtime_suspend(dev_priv); |
d6102977 | 2480 | |
bf9e8429 | 2481 | intel_guc_suspend(dev_priv); |
a1c41994 | 2482 | |
2eb5252e | 2483 | intel_runtime_pm_disable_interrupts(dev_priv); |
b5478bcd | 2484 | |
507e126e | 2485 | ret = 0; |
b9fd799e | 2486 | if (IS_GEN9_LP(dev_priv)) { |
507e126e ID |
2487 | bxt_display_core_uninit(dev_priv); |
2488 | bxt_enable_dc9(dev_priv); | |
2489 | } else if (IS_HASWELL(dev_priv) || IS_BROADWELL(dev_priv)) { | |
2490 | hsw_enable_pc8(dev_priv); | |
2491 | } else if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) { | |
2492 | ret = vlv_suspend_complete(dev_priv); | |
2493 | } | |
2494 | ||
0ab9cfeb ID |
2495 | if (ret) { |
2496 | DRM_ERROR("Runtime suspend failed, disabling it (%d)\n", ret); | |
b963291c | 2497 | intel_runtime_pm_enable_interrupts(dev_priv); |
0ab9cfeb | 2498 | |
1f814dac ID |
2499 | enable_rpm_wakeref_asserts(dev_priv); |
2500 | ||
0ab9cfeb ID |
2501 | return ret; |
2502 | } | |
a8a8bd54 | 2503 | |
68f60946 | 2504 | intel_uncore_suspend(dev_priv); |
1f814dac ID |
2505 | |
2506 | enable_rpm_wakeref_asserts(dev_priv); | |
2507 | WARN_ON_ONCE(atomic_read(&dev_priv->pm.wakeref_count)); | |
55ec45c2 | 2508 | |
bc3b9346 | 2509 | if (intel_uncore_arm_unclaimed_mmio_detection(dev_priv)) |
55ec45c2 MK |
2510 | DRM_ERROR("Unclaimed access detected prior to suspending\n"); |
2511 | ||
8a187455 | 2512 | dev_priv->pm.suspended = true; |
1fb2362b KCA |
2513 | |
2514 | /* | |
c8a0bd42 PZ |
2515 | * FIXME: We really should find a document that references the arguments |
2516 | * used below! | |
1fb2362b | 2517 | */ |
6f9f4b7a | 2518 | if (IS_BROADWELL(dev_priv)) { |
d37ae19a PZ |
2519 | /* |
2520 | * On Broadwell, if we use PCI_D1 the PCH DDI ports will stop | |
2521 | * being detected, and the call we do at intel_runtime_resume() | |
2522 | * won't be able to restore them. Since PCI_D3hot matches the | |
2523 | * actual specification and appears to be working, use it. | |
2524 | */ | |
6f9f4b7a | 2525 | intel_opregion_notify_adapter(dev_priv, PCI_D3hot); |
d37ae19a | 2526 | } else { |
c8a0bd42 PZ |
2527 | /* |
2528 | * current versions of firmware which depend on this opregion | |
2529 | * notification have repurposed the D1 definition to mean | |
2530 | * "runtime suspended" vs. what you would normally expect (D3) | |
2531 | * to distinguish it from notifications that might be sent via | |
2532 | * the suspend path. | |
2533 | */ | |
6f9f4b7a | 2534 | intel_opregion_notify_adapter(dev_priv, PCI_D1); |
c8a0bd42 | 2535 | } |
8a187455 | 2536 | |
59bad947 | 2537 | assert_forcewakes_inactive(dev_priv); |
dc9fb09c | 2538 | |
21d6e0bd | 2539 | if (!IS_VALLEYVIEW(dev_priv) && !IS_CHERRYVIEW(dev_priv)) |
19625e85 L |
2540 | intel_hpd_poll_init(dev_priv); |
2541 | ||
a8a8bd54 | 2542 | DRM_DEBUG_KMS("Device suspended\n"); |
8a187455 PZ |
2543 | return 0; |
2544 | } | |
2545 | ||
c49d13ee | 2546 | static int intel_runtime_resume(struct device *kdev) |
8a187455 | 2547 | { |
c49d13ee | 2548 | struct pci_dev *pdev = to_pci_dev(kdev); |
8a187455 | 2549 | struct drm_device *dev = pci_get_drvdata(pdev); |
fac5e23e | 2550 | struct drm_i915_private *dev_priv = to_i915(dev); |
1a5df187 | 2551 | int ret = 0; |
8a187455 | 2552 | |
6772ffe0 | 2553 | if (WARN_ON_ONCE(!HAS_RUNTIME_PM(dev_priv))) |
604effb7 | 2554 | return -ENODEV; |
8a187455 PZ |
2555 | |
2556 | DRM_DEBUG_KMS("Resuming device\n"); | |
2557 | ||
1f814dac ID |
2558 | WARN_ON_ONCE(atomic_read(&dev_priv->pm.wakeref_count)); |
2559 | disable_rpm_wakeref_asserts(dev_priv); | |
2560 | ||
6f9f4b7a | 2561 | intel_opregion_notify_adapter(dev_priv, PCI_D0); |
8a187455 | 2562 | dev_priv->pm.suspended = false; |
55ec45c2 MK |
2563 | if (intel_uncore_unclaimed_mmio(dev_priv)) |
2564 | DRM_DEBUG_DRIVER("Unclaimed access during suspend, bios?\n"); | |
8a187455 | 2565 | |
bf9e8429 | 2566 | intel_guc_resume(dev_priv); |
a1c41994 | 2567 | |
b9fd799e | 2568 | if (IS_GEN9_LP(dev_priv)) { |
507e126e ID |
2569 | bxt_disable_dc9(dev_priv); |
2570 | bxt_display_core_init(dev_priv, true); | |
f62c79b3 ID |
2571 | if (dev_priv->csr.dmc_payload && |
2572 | (dev_priv->csr.allowed_dc_mask & DC_STATE_EN_UPTO_DC5)) | |
2573 | gen9_enable_dc5(dev_priv); | |
507e126e | 2574 | } else if (IS_HASWELL(dev_priv) || IS_BROADWELL(dev_priv)) { |
1a5df187 | 2575 | hsw_disable_pc8(dev_priv); |
507e126e | 2576 | } else if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) { |
1a5df187 | 2577 | ret = vlv_resume_prepare(dev_priv, true); |
507e126e | 2578 | } |
1a5df187 | 2579 | |
0ab9cfeb ID |
2580 | /* |
2581 | * No point of rolling back things in case of an error, as the best | |
2582 | * we can do is to hope that things will still work (and disable RPM). | |
2583 | */ | |
c6be607a | 2584 | i915_gem_init_swizzling(dev_priv); |
83bf6d55 | 2585 | i915_gem_restore_fences(dev_priv); |
92b806d3 | 2586 | |
b963291c | 2587 | intel_runtime_pm_enable_interrupts(dev_priv); |
08d8a232 VS |
2588 | |
2589 | /* | |
2590 | * On VLV/CHV display interrupts are part of the display | |
2591 | * power well, so hpd is reinitialized from there. For | |
2592 | * everyone else do it here. | |
2593 | */ | |
666a4537 | 2594 | if (!IS_VALLEYVIEW(dev_priv) && !IS_CHERRYVIEW(dev_priv)) |
08d8a232 VS |
2595 | intel_hpd_init(dev_priv); |
2596 | ||
1f814dac ID |
2597 | enable_rpm_wakeref_asserts(dev_priv); |
2598 | ||
0ab9cfeb ID |
2599 | if (ret) |
2600 | DRM_ERROR("Runtime resume failed, disabling it (%d)\n", ret); | |
2601 | else | |
2602 | DRM_DEBUG_KMS("Device resumed\n"); | |
2603 | ||
2604 | return ret; | |
8a187455 PZ |
2605 | } |
2606 | ||
42f5551d | 2607 | const struct dev_pm_ops i915_pm_ops = { |
5545dbbf ID |
2608 | /* |
2609 | * S0ix (via system suspend) and S3 event handlers [PMSG_SUSPEND, | |
2610 | * PMSG_RESUME] | |
2611 | */ | |
0206e353 | 2612 | .suspend = i915_pm_suspend, |
76c4b250 ID |
2613 | .suspend_late = i915_pm_suspend_late, |
2614 | .resume_early = i915_pm_resume_early, | |
0206e353 | 2615 | .resume = i915_pm_resume, |
5545dbbf ID |
2616 | |
2617 | /* | |
2618 | * S4 event handlers | |
2619 | * @freeze, @freeze_late : called (1) before creating the | |
2620 | * hibernation image [PMSG_FREEZE] and | |
2621 | * (2) after rebooting, before restoring | |
2622 | * the image [PMSG_QUIESCE] | |
2623 | * @thaw, @thaw_early : called (1) after creating the hibernation | |
2624 | * image, before writing it [PMSG_THAW] | |
2625 | * and (2) after failing to create or | |
2626 | * restore the image [PMSG_RECOVER] | |
2627 | * @poweroff, @poweroff_late: called after writing the hibernation | |
2628 | * image, before rebooting [PMSG_HIBERNATE] | |
2629 | * @restore, @restore_early : called after rebooting and restoring the | |
2630 | * hibernation image [PMSG_RESTORE] | |
2631 | */ | |
1f19ac2a CW |
2632 | .freeze = i915_pm_freeze, |
2633 | .freeze_late = i915_pm_freeze_late, | |
2634 | .thaw_early = i915_pm_thaw_early, | |
2635 | .thaw = i915_pm_thaw, | |
36d61e67 | 2636 | .poweroff = i915_pm_suspend, |
ab3be73f | 2637 | .poweroff_late = i915_pm_poweroff_late, |
1f19ac2a CW |
2638 | .restore_early = i915_pm_restore_early, |
2639 | .restore = i915_pm_restore, | |
5545dbbf ID |
2640 | |
2641 | /* S0ix (via runtime suspend) event handlers */ | |
97bea207 PZ |
2642 | .runtime_suspend = intel_runtime_suspend, |
2643 | .runtime_resume = intel_runtime_resume, | |
cbda12d7 ZW |
2644 | }; |
2645 | ||
78b68556 | 2646 | static const struct vm_operations_struct i915_gem_vm_ops = { |
de151cf6 | 2647 | .fault = i915_gem_fault, |
ab00b3e5 JB |
2648 | .open = drm_gem_vm_open, |
2649 | .close = drm_gem_vm_close, | |
de151cf6 JB |
2650 | }; |
2651 | ||
e08e96de AV |
2652 | static const struct file_operations i915_driver_fops = { |
2653 | .owner = THIS_MODULE, | |
2654 | .open = drm_open, | |
2655 | .release = drm_release, | |
2656 | .unlocked_ioctl = drm_ioctl, | |
2657 | .mmap = drm_gem_mmap, | |
2658 | .poll = drm_poll, | |
e08e96de | 2659 | .read = drm_read, |
e08e96de | 2660 | .compat_ioctl = i915_compat_ioctl, |
e08e96de AV |
2661 | .llseek = noop_llseek, |
2662 | }; | |
2663 | ||
0673ad47 CW |
2664 | static int |
2665 | i915_gem_reject_pin_ioctl(struct drm_device *dev, void *data, | |
2666 | struct drm_file *file) | |
2667 | { | |
2668 | return -ENODEV; | |
2669 | } | |
2670 | ||
2671 | static const struct drm_ioctl_desc i915_ioctls[] = { | |
2672 | DRM_IOCTL_DEF_DRV(I915_INIT, drm_noop, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY), | |
2673 | DRM_IOCTL_DEF_DRV(I915_FLUSH, drm_noop, DRM_AUTH), | |
2674 | DRM_IOCTL_DEF_DRV(I915_FLIP, drm_noop, DRM_AUTH), | |
2675 | DRM_IOCTL_DEF_DRV(I915_BATCHBUFFER, drm_noop, DRM_AUTH), | |
2676 | DRM_IOCTL_DEF_DRV(I915_IRQ_EMIT, drm_noop, DRM_AUTH), | |
2677 | DRM_IOCTL_DEF_DRV(I915_IRQ_WAIT, drm_noop, DRM_AUTH), | |
2678 | DRM_IOCTL_DEF_DRV(I915_GETPARAM, i915_getparam, DRM_AUTH|DRM_RENDER_ALLOW), | |
2679 | DRM_IOCTL_DEF_DRV(I915_SETPARAM, drm_noop, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY), | |
2680 | DRM_IOCTL_DEF_DRV(I915_ALLOC, drm_noop, DRM_AUTH), | |
2681 | DRM_IOCTL_DEF_DRV(I915_FREE, drm_noop, DRM_AUTH), | |
2682 | DRM_IOCTL_DEF_DRV(I915_INIT_HEAP, drm_noop, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY), | |
2683 | DRM_IOCTL_DEF_DRV(I915_CMDBUFFER, drm_noop, DRM_AUTH), | |
2684 | DRM_IOCTL_DEF_DRV(I915_DESTROY_HEAP, drm_noop, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY), | |
2685 | DRM_IOCTL_DEF_DRV(I915_SET_VBLANK_PIPE, drm_noop, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY), | |
2686 | DRM_IOCTL_DEF_DRV(I915_GET_VBLANK_PIPE, drm_noop, DRM_AUTH), | |
2687 | DRM_IOCTL_DEF_DRV(I915_VBLANK_SWAP, drm_noop, DRM_AUTH), | |
2688 | DRM_IOCTL_DEF_DRV(I915_HWS_ADDR, drm_noop, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY), | |
2689 | DRM_IOCTL_DEF_DRV(I915_GEM_INIT, drm_noop, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY), | |
2690 | DRM_IOCTL_DEF_DRV(I915_GEM_EXECBUFFER, i915_gem_execbuffer, DRM_AUTH), | |
fec0445c | 2691 | DRM_IOCTL_DEF_DRV(I915_GEM_EXECBUFFER2_WR, i915_gem_execbuffer2, DRM_AUTH|DRM_RENDER_ALLOW), |
0673ad47 CW |
2692 | DRM_IOCTL_DEF_DRV(I915_GEM_PIN, i915_gem_reject_pin_ioctl, DRM_AUTH|DRM_ROOT_ONLY), |
2693 | DRM_IOCTL_DEF_DRV(I915_GEM_UNPIN, i915_gem_reject_pin_ioctl, DRM_AUTH|DRM_ROOT_ONLY), | |
2694 | DRM_IOCTL_DEF_DRV(I915_GEM_BUSY, i915_gem_busy_ioctl, DRM_AUTH|DRM_RENDER_ALLOW), | |
2695 | DRM_IOCTL_DEF_DRV(I915_GEM_SET_CACHING, i915_gem_set_caching_ioctl, DRM_RENDER_ALLOW), | |
2696 | DRM_IOCTL_DEF_DRV(I915_GEM_GET_CACHING, i915_gem_get_caching_ioctl, DRM_RENDER_ALLOW), | |
2697 | DRM_IOCTL_DEF_DRV(I915_GEM_THROTTLE, i915_gem_throttle_ioctl, DRM_AUTH|DRM_RENDER_ALLOW), | |
2698 | DRM_IOCTL_DEF_DRV(I915_GEM_ENTERVT, drm_noop, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY), | |
2699 | DRM_IOCTL_DEF_DRV(I915_GEM_LEAVEVT, drm_noop, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY), | |
2700 | DRM_IOCTL_DEF_DRV(I915_GEM_CREATE, i915_gem_create_ioctl, DRM_RENDER_ALLOW), | |
2701 | DRM_IOCTL_DEF_DRV(I915_GEM_PREAD, i915_gem_pread_ioctl, DRM_RENDER_ALLOW), | |
2702 | DRM_IOCTL_DEF_DRV(I915_GEM_PWRITE, i915_gem_pwrite_ioctl, DRM_RENDER_ALLOW), | |
2703 | DRM_IOCTL_DEF_DRV(I915_GEM_MMAP, i915_gem_mmap_ioctl, DRM_RENDER_ALLOW), | |
2704 | DRM_IOCTL_DEF_DRV(I915_GEM_MMAP_GTT, i915_gem_mmap_gtt_ioctl, DRM_RENDER_ALLOW), | |
2705 | DRM_IOCTL_DEF_DRV(I915_GEM_SET_DOMAIN, i915_gem_set_domain_ioctl, DRM_RENDER_ALLOW), | |
2706 | DRM_IOCTL_DEF_DRV(I915_GEM_SW_FINISH, i915_gem_sw_finish_ioctl, DRM_RENDER_ALLOW), | |
111dbcab CW |
2707 | DRM_IOCTL_DEF_DRV(I915_GEM_SET_TILING, i915_gem_set_tiling_ioctl, DRM_RENDER_ALLOW), |
2708 | DRM_IOCTL_DEF_DRV(I915_GEM_GET_TILING, i915_gem_get_tiling_ioctl, DRM_RENDER_ALLOW), | |
0673ad47 CW |
2709 | DRM_IOCTL_DEF_DRV(I915_GEM_GET_APERTURE, i915_gem_get_aperture_ioctl, DRM_RENDER_ALLOW), |
2710 | DRM_IOCTL_DEF_DRV(I915_GET_PIPE_FROM_CRTC_ID, intel_get_pipe_from_crtc_id, 0), | |
2711 | DRM_IOCTL_DEF_DRV(I915_GEM_MADVISE, i915_gem_madvise_ioctl, DRM_RENDER_ALLOW), | |
2712 | DRM_IOCTL_DEF_DRV(I915_OVERLAY_PUT_IMAGE, intel_overlay_put_image_ioctl, DRM_MASTER|DRM_CONTROL_ALLOW), | |
2713 | DRM_IOCTL_DEF_DRV(I915_OVERLAY_ATTRS, intel_overlay_attrs_ioctl, DRM_MASTER|DRM_CONTROL_ALLOW), | |
2714 | DRM_IOCTL_DEF_DRV(I915_SET_SPRITE_COLORKEY, intel_sprite_set_colorkey, DRM_MASTER|DRM_CONTROL_ALLOW), | |
2715 | DRM_IOCTL_DEF_DRV(I915_GET_SPRITE_COLORKEY, drm_noop, DRM_MASTER|DRM_CONTROL_ALLOW), | |
2716 | DRM_IOCTL_DEF_DRV(I915_GEM_WAIT, i915_gem_wait_ioctl, DRM_AUTH|DRM_RENDER_ALLOW), | |
2717 | DRM_IOCTL_DEF_DRV(I915_GEM_CONTEXT_CREATE, i915_gem_context_create_ioctl, DRM_RENDER_ALLOW), | |
2718 | DRM_IOCTL_DEF_DRV(I915_GEM_CONTEXT_DESTROY, i915_gem_context_destroy_ioctl, DRM_RENDER_ALLOW), | |
2719 | DRM_IOCTL_DEF_DRV(I915_REG_READ, i915_reg_read_ioctl, DRM_RENDER_ALLOW), | |
2720 | DRM_IOCTL_DEF_DRV(I915_GET_RESET_STATS, i915_gem_context_reset_stats_ioctl, DRM_RENDER_ALLOW), | |
2721 | DRM_IOCTL_DEF_DRV(I915_GEM_USERPTR, i915_gem_userptr_ioctl, DRM_RENDER_ALLOW), | |
2722 | DRM_IOCTL_DEF_DRV(I915_GEM_CONTEXT_GETPARAM, i915_gem_context_getparam_ioctl, DRM_RENDER_ALLOW), | |
2723 | DRM_IOCTL_DEF_DRV(I915_GEM_CONTEXT_SETPARAM, i915_gem_context_setparam_ioctl, DRM_RENDER_ALLOW), | |
eec688e1 | 2724 | DRM_IOCTL_DEF_DRV(I915_PERF_OPEN, i915_perf_open_ioctl, DRM_RENDER_ALLOW), |
0673ad47 CW |
2725 | }; |
2726 | ||
1da177e4 | 2727 | static struct drm_driver driver = { |
0c54781b MW |
2728 | /* Don't use MTRRs here; the Xserver or userspace app should |
2729 | * deal with them for Intel hardware. | |
792d2b9a | 2730 | */ |
673a394b | 2731 | .driver_features = |
10ba5012 | 2732 | DRIVER_HAVE_IRQ | DRIVER_IRQ_SHARED | DRIVER_GEM | DRIVER_PRIME | |
8d2b47dd | 2733 | DRIVER_RENDER | DRIVER_MODESET | DRIVER_ATOMIC, |
cad3688f | 2734 | .release = i915_driver_release, |
673a394b | 2735 | .open = i915_driver_open, |
22eae947 | 2736 | .lastclose = i915_driver_lastclose, |
673a394b | 2737 | .postclose = i915_driver_postclose, |
915b4d11 | 2738 | .set_busid = drm_pci_set_busid, |
d8e29209 | 2739 | |
b1f788c6 | 2740 | .gem_close_object = i915_gem_close_object, |
f0cd5182 | 2741 | .gem_free_object_unlocked = i915_gem_free_object, |
de151cf6 | 2742 | .gem_vm_ops = &i915_gem_vm_ops, |
1286ff73 DV |
2743 | |
2744 | .prime_handle_to_fd = drm_gem_prime_handle_to_fd, | |
2745 | .prime_fd_to_handle = drm_gem_prime_fd_to_handle, | |
2746 | .gem_prime_export = i915_gem_prime_export, | |
2747 | .gem_prime_import = i915_gem_prime_import, | |
2748 | ||
ff72145b | 2749 | .dumb_create = i915_gem_dumb_create, |
da6b51d0 | 2750 | .dumb_map_offset = i915_gem_mmap_gtt, |
43387b37 | 2751 | .dumb_destroy = drm_gem_dumb_destroy, |
1da177e4 | 2752 | .ioctls = i915_ioctls, |
0673ad47 | 2753 | .num_ioctls = ARRAY_SIZE(i915_ioctls), |
e08e96de | 2754 | .fops = &i915_driver_fops, |
22eae947 DA |
2755 | .name = DRIVER_NAME, |
2756 | .desc = DRIVER_DESC, | |
2757 | .date = DRIVER_DATE, | |
2758 | .major = DRIVER_MAJOR, | |
2759 | .minor = DRIVER_MINOR, | |
2760 | .patchlevel = DRIVER_PATCHLEVEL, | |
1da177e4 | 2761 | }; |
66d9cb5d CW |
2762 | |
2763 | #if IS_ENABLED(CONFIG_DRM_I915_SELFTEST) | |
2764 | #include "selftests/mock_drm.c" | |
2765 | #endif |