]>
Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* i915_drv.c -- i830,i845,i855,i865,i915 driver -*- linux-c -*- |
2 | */ | |
0d6aa60b | 3 | /* |
bc54fd1a | 4 | * |
1da177e4 LT |
5 | * Copyright 2003 Tungsten Graphics, Inc., Cedar Park, Texas. |
6 | * All Rights Reserved. | |
bc54fd1a DA |
7 | * |
8 | * Permission is hereby granted, free of charge, to any person obtaining a | |
9 | * copy of this software and associated documentation files (the | |
10 | * "Software"), to deal in the Software without restriction, including | |
11 | * without limitation the rights to use, copy, modify, merge, publish, | |
12 | * distribute, sub license, and/or sell copies of the Software, and to | |
13 | * permit persons to whom the Software is furnished to do so, subject to | |
14 | * the following conditions: | |
15 | * | |
16 | * The above copyright notice and this permission notice (including the | |
17 | * next paragraph) shall be included in all copies or substantial portions | |
18 | * of the Software. | |
19 | * | |
20 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS | |
21 | * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF | |
22 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. | |
23 | * IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR | |
24 | * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, | |
25 | * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE | |
26 | * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE. | |
27 | * | |
0d6aa60b | 28 | */ |
1da177e4 | 29 | |
5669fcac | 30 | #include <linux/device.h> |
760285e7 DH |
31 | #include <drm/drmP.h> |
32 | #include <drm/i915_drm.h> | |
1da177e4 | 33 | #include "i915_drv.h" |
990bbdad | 34 | #include "i915_trace.h" |
f49f0586 | 35 | #include "intel_drv.h" |
1da177e4 | 36 | |
79e53945 | 37 | #include <linux/console.h> |
e0cd3608 | 38 | #include <linux/module.h> |
760285e7 | 39 | #include <drm/drm_crtc_helper.h> |
79e53945 | 40 | |
a35d9d3c | 41 | static int i915_modeset __read_mostly = -1; |
79e53945 | 42 | module_param_named(modeset, i915_modeset, int, 0400); |
6e96e775 BW |
43 | MODULE_PARM_DESC(modeset, |
44 | "Use kernel modesetting [KMS] (0=DRM_I915_KMS from .config, " | |
45 | "1=on, -1=force vga console preference [default])"); | |
79e53945 | 46 | |
a35d9d3c | 47 | unsigned int i915_fbpercrtc __always_unused = 0; |
79e53945 | 48 | module_param_named(fbpercrtc, i915_fbpercrtc, int, 0400); |
1da177e4 | 49 | |
a726915c | 50 | int i915_panel_ignore_lid __read_mostly = 1; |
fca87409 | 51 | module_param_named(panel_ignore_lid, i915_panel_ignore_lid, int, 0600); |
6e96e775 | 52 | MODULE_PARM_DESC(panel_ignore_lid, |
a726915c DV |
53 | "Override lid status (0=autodetect, 1=autodetect disabled [default], " |
54 | "-1=force lid closed, -2=force lid open)"); | |
fca87409 | 55 | |
a35d9d3c | 56 | unsigned int i915_powersave __read_mostly = 1; |
0aa99277 | 57 | module_param_named(powersave, i915_powersave, int, 0600); |
6e96e775 BW |
58 | MODULE_PARM_DESC(powersave, |
59 | "Enable powersavings, fbc, downclocking, etc. (default: true)"); | |
652c393a | 60 | |
f45b5557 | 61 | int i915_semaphores __read_mostly = -1; |
a1656b90 | 62 | module_param_named(semaphores, i915_semaphores, int, 0600); |
6e96e775 | 63 | MODULE_PARM_DESC(semaphores, |
f45b5557 | 64 | "Use semaphores for inter-ring sync (default: -1 (use per-chip defaults))"); |
a1656b90 | 65 | |
c0f372b3 | 66 | int i915_enable_rc6 __read_mostly = -1; |
f57f9c16 | 67 | module_param_named(i915_enable_rc6, i915_enable_rc6, int, 0400); |
6e96e775 | 68 | MODULE_PARM_DESC(i915_enable_rc6, |
83b7f9ac ED |
69 | "Enable power-saving render C-state 6. " |
70 | "Different stages can be selected via bitmask values " | |
71 | "(0 = disable; 1 = enable rc6; 2 = enable deep rc6; 4 = enable deepest rc6). " | |
72 | "For example, 3 would enable rc6 and deep rc6, and 7 would enable everything. " | |
73 | "default: -1 (use per-chip default)"); | |
ac668088 | 74 | |
4415e63b | 75 | int i915_enable_fbc __read_mostly = -1; |
c1a9f047 | 76 | module_param_named(i915_enable_fbc, i915_enable_fbc, int, 0600); |
6e96e775 BW |
77 | MODULE_PARM_DESC(i915_enable_fbc, |
78 | "Enable frame buffer compression for power savings " | |
cd0de039 | 79 | "(default: -1 (use per-chip default))"); |
c1a9f047 | 80 | |
a35d9d3c | 81 | unsigned int i915_lvds_downclock __read_mostly = 0; |
33814341 | 82 | module_param_named(lvds_downclock, i915_lvds_downclock, int, 0400); |
6e96e775 BW |
83 | MODULE_PARM_DESC(lvds_downclock, |
84 | "Use panel (LVDS/eDP) downclocking for power savings " | |
85 | "(default: false)"); | |
33814341 | 86 | |
121d527a TI |
87 | int i915_lvds_channel_mode __read_mostly; |
88 | module_param_named(lvds_channel_mode, i915_lvds_channel_mode, int, 0600); | |
89 | MODULE_PARM_DESC(lvds_channel_mode, | |
90 | "Specify LVDS channel mode " | |
91 | "(0=probe BIOS [default], 1=single-channel, 2=dual-channel)"); | |
92 | ||
4415e63b | 93 | int i915_panel_use_ssc __read_mostly = -1; |
a7615030 | 94 | module_param_named(lvds_use_ssc, i915_panel_use_ssc, int, 0600); |
6e96e775 BW |
95 | MODULE_PARM_DESC(lvds_use_ssc, |
96 | "Use Spread Spectrum Clock with panels [LVDS/eDP] " | |
72bbe58c | 97 | "(default: auto from VBT)"); |
a7615030 | 98 | |
a35d9d3c | 99 | int i915_vbt_sdvo_panel_type __read_mostly = -1; |
5a1e5b6c | 100 | module_param_named(vbt_sdvo_panel_type, i915_vbt_sdvo_panel_type, int, 0600); |
6e96e775 | 101 | MODULE_PARM_DESC(vbt_sdvo_panel_type, |
c10e408a MF |
102 | "Override/Ignore selection of SDVO panel mode in the VBT " |
103 | "(-2=ignore, -1=auto [default], index in VBT BIOS table)"); | |
5a1e5b6c | 104 | |
a35d9d3c | 105 | static bool i915_try_reset __read_mostly = true; |
d78cb50b | 106 | module_param_named(reset, i915_try_reset, bool, 0600); |
6e96e775 | 107 | MODULE_PARM_DESC(reset, "Attempt GPU resets (default: true)"); |
d78cb50b | 108 | |
a35d9d3c | 109 | bool i915_enable_hangcheck __read_mostly = true; |
3e0dc6b0 | 110 | module_param_named(enable_hangcheck, i915_enable_hangcheck, bool, 0644); |
6e96e775 BW |
111 | MODULE_PARM_DESC(enable_hangcheck, |
112 | "Periodically check GPU activity for detecting hangs. " | |
113 | "WARNING: Disabling this can cause system wide hangs. " | |
114 | "(default: true)"); | |
3e0dc6b0 | 115 | |
650dc07e DV |
116 | int i915_enable_ppgtt __read_mostly = -1; |
117 | module_param_named(i915_enable_ppgtt, i915_enable_ppgtt, int, 0600); | |
e21af88d DV |
118 | MODULE_PARM_DESC(i915_enable_ppgtt, |
119 | "Enable PPGTT (default: true)"); | |
120 | ||
0a3af268 RV |
121 | unsigned int i915_preliminary_hw_support __read_mostly = 0; |
122 | module_param_named(preliminary_hw_support, i915_preliminary_hw_support, int, 0600); | |
123 | MODULE_PARM_DESC(preliminary_hw_support, | |
c4aaf350 | 124 | "Enable preliminary hardware support. (default: false)"); |
0a3af268 | 125 | |
2124b72e PZ |
126 | int i915_disable_power_well __read_mostly = 0; |
127 | module_param_named(disable_power_well, i915_disable_power_well, int, 0600); | |
128 | MODULE_PARM_DESC(disable_power_well, | |
129 | "Disable the power well when possible (default: false)"); | |
130 | ||
3c4ca58c PZ |
131 | int i915_enable_ips __read_mostly = 1; |
132 | module_param_named(enable_ips, i915_enable_ips, int, 0600); | |
133 | MODULE_PARM_DESC(enable_ips, "Enable IPS (default: true)"); | |
134 | ||
112b715e | 135 | static struct drm_driver driver; |
1f7a6e37 | 136 | extern int intel_agp_enabled; |
112b715e | 137 | |
cfdf1fa2 | 138 | #define INTEL_VGA_DEVICE(id, info) { \ |
80a2901d | 139 | .class = PCI_BASE_CLASS_DISPLAY << 16, \ |
934f992c | 140 | .class_mask = 0xff0000, \ |
49ae35f2 KH |
141 | .vendor = 0x8086, \ |
142 | .device = id, \ | |
143 | .subvendor = PCI_ANY_ID, \ | |
144 | .subdevice = PCI_ANY_ID, \ | |
cfdf1fa2 KH |
145 | .driver_data = (unsigned long) info } |
146 | ||
999bcdea BW |
147 | #define INTEL_QUANTA_VGA_DEVICE(info) { \ |
148 | .class = PCI_BASE_CLASS_DISPLAY << 16, \ | |
149 | .class_mask = 0xff0000, \ | |
150 | .vendor = 0x8086, \ | |
151 | .device = 0x16a, \ | |
152 | .subvendor = 0x152d, \ | |
153 | .subdevice = 0x8990, \ | |
154 | .driver_data = (unsigned long) info } | |
155 | ||
156 | ||
9a7e8492 | 157 | static const struct intel_device_info intel_i830_info = { |
7eb552ae | 158 | .gen = 2, .is_mobile = 1, .cursor_needs_physical = 1, .num_pipes = 2, |
31578148 | 159 | .has_overlay = 1, .overlay_needs_physical = 1, |
cfdf1fa2 KH |
160 | }; |
161 | ||
9a7e8492 | 162 | static const struct intel_device_info intel_845g_info = { |
7eb552ae | 163 | .gen = 2, .num_pipes = 1, |
31578148 | 164 | .has_overlay = 1, .overlay_needs_physical = 1, |
cfdf1fa2 KH |
165 | }; |
166 | ||
9a7e8492 | 167 | static const struct intel_device_info intel_i85x_info = { |
7eb552ae | 168 | .gen = 2, .is_i85x = 1, .is_mobile = 1, .num_pipes = 2, |
5ce8ba7c | 169 | .cursor_needs_physical = 1, |
31578148 | 170 | .has_overlay = 1, .overlay_needs_physical = 1, |
cfdf1fa2 KH |
171 | }; |
172 | ||
9a7e8492 | 173 | static const struct intel_device_info intel_i865g_info = { |
7eb552ae | 174 | .gen = 2, .num_pipes = 1, |
31578148 | 175 | .has_overlay = 1, .overlay_needs_physical = 1, |
cfdf1fa2 KH |
176 | }; |
177 | ||
9a7e8492 | 178 | static const struct intel_device_info intel_i915g_info = { |
7eb552ae | 179 | .gen = 3, .is_i915g = 1, .cursor_needs_physical = 1, .num_pipes = 2, |
31578148 | 180 | .has_overlay = 1, .overlay_needs_physical = 1, |
cfdf1fa2 | 181 | }; |
9a7e8492 | 182 | static const struct intel_device_info intel_i915gm_info = { |
7eb552ae | 183 | .gen = 3, .is_mobile = 1, .num_pipes = 2, |
b295d1b6 | 184 | .cursor_needs_physical = 1, |
31578148 | 185 | .has_overlay = 1, .overlay_needs_physical = 1, |
a6c45cf0 | 186 | .supports_tv = 1, |
cfdf1fa2 | 187 | }; |
9a7e8492 | 188 | static const struct intel_device_info intel_i945g_info = { |
7eb552ae | 189 | .gen = 3, .has_hotplug = 1, .cursor_needs_physical = 1, .num_pipes = 2, |
31578148 | 190 | .has_overlay = 1, .overlay_needs_physical = 1, |
cfdf1fa2 | 191 | }; |
9a7e8492 | 192 | static const struct intel_device_info intel_i945gm_info = { |
7eb552ae | 193 | .gen = 3, .is_i945gm = 1, .is_mobile = 1, .num_pipes = 2, |
b295d1b6 | 194 | .has_hotplug = 1, .cursor_needs_physical = 1, |
31578148 | 195 | .has_overlay = 1, .overlay_needs_physical = 1, |
a6c45cf0 | 196 | .supports_tv = 1, |
cfdf1fa2 KH |
197 | }; |
198 | ||
9a7e8492 | 199 | static const struct intel_device_info intel_i965g_info = { |
7eb552ae | 200 | .gen = 4, .is_broadwater = 1, .num_pipes = 2, |
c96c3a8c | 201 | .has_hotplug = 1, |
31578148 | 202 | .has_overlay = 1, |
cfdf1fa2 KH |
203 | }; |
204 | ||
9a7e8492 | 205 | static const struct intel_device_info intel_i965gm_info = { |
7eb552ae | 206 | .gen = 4, .is_crestline = 1, .num_pipes = 2, |
e3c4e5dd | 207 | .is_mobile = 1, .has_fbc = 1, .has_hotplug = 1, |
31578148 | 208 | .has_overlay = 1, |
a6c45cf0 | 209 | .supports_tv = 1, |
cfdf1fa2 KH |
210 | }; |
211 | ||
9a7e8492 | 212 | static const struct intel_device_info intel_g33_info = { |
7eb552ae | 213 | .gen = 3, .is_g33 = 1, .num_pipes = 2, |
c96c3a8c | 214 | .need_gfx_hws = 1, .has_hotplug = 1, |
31578148 | 215 | .has_overlay = 1, |
cfdf1fa2 KH |
216 | }; |
217 | ||
9a7e8492 | 218 | static const struct intel_device_info intel_g45_info = { |
7eb552ae | 219 | .gen = 4, .is_g4x = 1, .need_gfx_hws = 1, .num_pipes = 2, |
c96c3a8c | 220 | .has_pipe_cxsr = 1, .has_hotplug = 1, |
92f49d9c | 221 | .has_bsd_ring = 1, |
cfdf1fa2 KH |
222 | }; |
223 | ||
9a7e8492 | 224 | static const struct intel_device_info intel_gm45_info = { |
7eb552ae | 225 | .gen = 4, .is_g4x = 1, .num_pipes = 2, |
e3c4e5dd | 226 | .is_mobile = 1, .need_gfx_hws = 1, .has_fbc = 1, |
c96c3a8c | 227 | .has_pipe_cxsr = 1, .has_hotplug = 1, |
a6c45cf0 | 228 | .supports_tv = 1, |
92f49d9c | 229 | .has_bsd_ring = 1, |
cfdf1fa2 KH |
230 | }; |
231 | ||
9a7e8492 | 232 | static const struct intel_device_info intel_pineview_info = { |
7eb552ae | 233 | .gen = 3, .is_g33 = 1, .is_pineview = 1, .is_mobile = 1, .num_pipes = 2, |
c96c3a8c | 234 | .need_gfx_hws = 1, .has_hotplug = 1, |
31578148 | 235 | .has_overlay = 1, |
cfdf1fa2 KH |
236 | }; |
237 | ||
9a7e8492 | 238 | static const struct intel_device_info intel_ironlake_d_info = { |
7eb552ae | 239 | .gen = 5, .num_pipes = 2, |
5a117db7 | 240 | .need_gfx_hws = 1, .has_hotplug = 1, |
92f49d9c | 241 | .has_bsd_ring = 1, |
cfdf1fa2 KH |
242 | }; |
243 | ||
9a7e8492 | 244 | static const struct intel_device_info intel_ironlake_m_info = { |
7eb552ae | 245 | .gen = 5, .is_mobile = 1, .num_pipes = 2, |
e3c4e5dd | 246 | .need_gfx_hws = 1, .has_hotplug = 1, |
c1a9f047 | 247 | .has_fbc = 1, |
92f49d9c | 248 | .has_bsd_ring = 1, |
cfdf1fa2 KH |
249 | }; |
250 | ||
9a7e8492 | 251 | static const struct intel_device_info intel_sandybridge_d_info = { |
7eb552ae | 252 | .gen = 6, .num_pipes = 2, |
c96c3a8c | 253 | .need_gfx_hws = 1, .has_hotplug = 1, |
881f47b6 | 254 | .has_bsd_ring = 1, |
549f7365 | 255 | .has_blt_ring = 1, |
3d29b842 | 256 | .has_llc = 1, |
b7884eb4 | 257 | .has_force_wake = 1, |
f6e450a6 EA |
258 | }; |
259 | ||
9a7e8492 | 260 | static const struct intel_device_info intel_sandybridge_m_info = { |
7eb552ae | 261 | .gen = 6, .is_mobile = 1, .num_pipes = 2, |
c96c3a8c | 262 | .need_gfx_hws = 1, .has_hotplug = 1, |
9c04f015 | 263 | .has_fbc = 1, |
881f47b6 | 264 | .has_bsd_ring = 1, |
549f7365 | 265 | .has_blt_ring = 1, |
3d29b842 | 266 | .has_llc = 1, |
b7884eb4 | 267 | .has_force_wake = 1, |
a13e4093 EA |
268 | }; |
269 | ||
219f4fdb BW |
270 | #define GEN7_FEATURES \ |
271 | .gen = 7, .num_pipes = 3, \ | |
272 | .need_gfx_hws = 1, .has_hotplug = 1, \ | |
273 | .has_bsd_ring = 1, \ | |
274 | .has_blt_ring = 1, \ | |
275 | .has_llc = 1, \ | |
276 | .has_force_wake = 1 | |
277 | ||
c76b615c | 278 | static const struct intel_device_info intel_ivybridge_d_info = { |
219f4fdb BW |
279 | GEN7_FEATURES, |
280 | .is_ivybridge = 1, | |
c76b615c JB |
281 | }; |
282 | ||
283 | static const struct intel_device_info intel_ivybridge_m_info = { | |
219f4fdb BW |
284 | GEN7_FEATURES, |
285 | .is_ivybridge = 1, | |
286 | .is_mobile = 1, | |
abe959c7 | 287 | .has_fbc = 1, |
c76b615c JB |
288 | }; |
289 | ||
999bcdea BW |
290 | static const struct intel_device_info intel_ivybridge_q_info = { |
291 | GEN7_FEATURES, | |
292 | .is_ivybridge = 1, | |
293 | .num_pipes = 0, /* legal, last one wins */ | |
294 | }; | |
295 | ||
70a3eb7a | 296 | static const struct intel_device_info intel_valleyview_m_info = { |
219f4fdb BW |
297 | GEN7_FEATURES, |
298 | .is_mobile = 1, | |
299 | .num_pipes = 2, | |
70a3eb7a | 300 | .is_valleyview = 1, |
fba5d532 | 301 | .display_mmio_offset = VLV_DISPLAY_BASE, |
30ccd964 | 302 | .has_llc = 0, /* legal, last one wins */ |
70a3eb7a JB |
303 | }; |
304 | ||
305 | static const struct intel_device_info intel_valleyview_d_info = { | |
219f4fdb BW |
306 | GEN7_FEATURES, |
307 | .num_pipes = 2, | |
70a3eb7a | 308 | .is_valleyview = 1, |
fba5d532 | 309 | .display_mmio_offset = VLV_DISPLAY_BASE, |
30ccd964 | 310 | .has_llc = 0, /* legal, last one wins */ |
70a3eb7a JB |
311 | }; |
312 | ||
4cae9ae0 | 313 | static const struct intel_device_info intel_haswell_d_info = { |
219f4fdb BW |
314 | GEN7_FEATURES, |
315 | .is_haswell = 1, | |
dd93be58 | 316 | .has_ddi = 1, |
30568c45 | 317 | .has_fpga_dbg = 1, |
f72a1183 | 318 | .has_vebox_ring = 1, |
4cae9ae0 ED |
319 | }; |
320 | ||
321 | static const struct intel_device_info intel_haswell_m_info = { | |
219f4fdb BW |
322 | GEN7_FEATURES, |
323 | .is_haswell = 1, | |
324 | .is_mobile = 1, | |
dd93be58 | 325 | .has_ddi = 1, |
30568c45 | 326 | .has_fpga_dbg = 1, |
891348b2 | 327 | .has_fbc = 1, |
f72a1183 | 328 | .has_vebox_ring = 1, |
c76b615c JB |
329 | }; |
330 | ||
6103da0d CW |
331 | static const struct pci_device_id pciidlist[] = { /* aka */ |
332 | INTEL_VGA_DEVICE(0x3577, &intel_i830_info), /* I830_M */ | |
333 | INTEL_VGA_DEVICE(0x2562, &intel_845g_info), /* 845_G */ | |
334 | INTEL_VGA_DEVICE(0x3582, &intel_i85x_info), /* I855_GM */ | |
5ce8ba7c | 335 | INTEL_VGA_DEVICE(0x358e, &intel_i85x_info), |
6103da0d CW |
336 | INTEL_VGA_DEVICE(0x2572, &intel_i865g_info), /* I865_G */ |
337 | INTEL_VGA_DEVICE(0x2582, &intel_i915g_info), /* I915_G */ | |
338 | INTEL_VGA_DEVICE(0x258a, &intel_i915g_info), /* E7221_G */ | |
339 | INTEL_VGA_DEVICE(0x2592, &intel_i915gm_info), /* I915_GM */ | |
340 | INTEL_VGA_DEVICE(0x2772, &intel_i945g_info), /* I945_G */ | |
341 | INTEL_VGA_DEVICE(0x27a2, &intel_i945gm_info), /* I945_GM */ | |
342 | INTEL_VGA_DEVICE(0x27ae, &intel_i945gm_info), /* I945_GME */ | |
343 | INTEL_VGA_DEVICE(0x2972, &intel_i965g_info), /* I946_GZ */ | |
344 | INTEL_VGA_DEVICE(0x2982, &intel_i965g_info), /* G35_G */ | |
345 | INTEL_VGA_DEVICE(0x2992, &intel_i965g_info), /* I965_Q */ | |
346 | INTEL_VGA_DEVICE(0x29a2, &intel_i965g_info), /* I965_G */ | |
347 | INTEL_VGA_DEVICE(0x29b2, &intel_g33_info), /* Q35_G */ | |
348 | INTEL_VGA_DEVICE(0x29c2, &intel_g33_info), /* G33_G */ | |
349 | INTEL_VGA_DEVICE(0x29d2, &intel_g33_info), /* Q33_G */ | |
350 | INTEL_VGA_DEVICE(0x2a02, &intel_i965gm_info), /* I965_GM */ | |
351 | INTEL_VGA_DEVICE(0x2a12, &intel_i965gm_info), /* I965_GME */ | |
352 | INTEL_VGA_DEVICE(0x2a42, &intel_gm45_info), /* GM45_G */ | |
353 | INTEL_VGA_DEVICE(0x2e02, &intel_g45_info), /* IGD_E_G */ | |
354 | INTEL_VGA_DEVICE(0x2e12, &intel_g45_info), /* Q45_G */ | |
355 | INTEL_VGA_DEVICE(0x2e22, &intel_g45_info), /* G45_G */ | |
356 | INTEL_VGA_DEVICE(0x2e32, &intel_g45_info), /* G41_G */ | |
357 | INTEL_VGA_DEVICE(0x2e42, &intel_g45_info), /* B43_G */ | |
41a51428 | 358 | INTEL_VGA_DEVICE(0x2e92, &intel_g45_info), /* B43_G.1 */ |
cfdf1fa2 KH |
359 | INTEL_VGA_DEVICE(0xa001, &intel_pineview_info), |
360 | INTEL_VGA_DEVICE(0xa011, &intel_pineview_info), | |
361 | INTEL_VGA_DEVICE(0x0042, &intel_ironlake_d_info), | |
362 | INTEL_VGA_DEVICE(0x0046, &intel_ironlake_m_info), | |
f6e450a6 | 363 | INTEL_VGA_DEVICE(0x0102, &intel_sandybridge_d_info), |
85540480 ZW |
364 | INTEL_VGA_DEVICE(0x0112, &intel_sandybridge_d_info), |
365 | INTEL_VGA_DEVICE(0x0122, &intel_sandybridge_d_info), | |
a13e4093 | 366 | INTEL_VGA_DEVICE(0x0106, &intel_sandybridge_m_info), |
85540480 | 367 | INTEL_VGA_DEVICE(0x0116, &intel_sandybridge_m_info), |
4fefe435 | 368 | INTEL_VGA_DEVICE(0x0126, &intel_sandybridge_m_info), |
85540480 | 369 | INTEL_VGA_DEVICE(0x010A, &intel_sandybridge_d_info), |
c76b615c JB |
370 | INTEL_VGA_DEVICE(0x0156, &intel_ivybridge_m_info), /* GT1 mobile */ |
371 | INTEL_VGA_DEVICE(0x0166, &intel_ivybridge_m_info), /* GT2 mobile */ | |
372 | INTEL_VGA_DEVICE(0x0152, &intel_ivybridge_d_info), /* GT1 desktop */ | |
373 | INTEL_VGA_DEVICE(0x0162, &intel_ivybridge_d_info), /* GT2 desktop */ | |
374 | INTEL_VGA_DEVICE(0x015a, &intel_ivybridge_d_info), /* GT1 server */ | |
999bcdea | 375 | INTEL_QUANTA_VGA_DEVICE(&intel_ivybridge_q_info), /* Quanta transcode */ |
cc22a938 | 376 | INTEL_VGA_DEVICE(0x016a, &intel_ivybridge_d_info), /* GT2 server */ |
c14f5286 ED |
377 | INTEL_VGA_DEVICE(0x0402, &intel_haswell_d_info), /* GT1 desktop */ |
378 | INTEL_VGA_DEVICE(0x0412, &intel_haswell_d_info), /* GT2 desktop */ | |
da612d88 | 379 | INTEL_VGA_DEVICE(0x0422, &intel_haswell_d_info), /* GT2 desktop */ |
c14f5286 ED |
380 | INTEL_VGA_DEVICE(0x040a, &intel_haswell_d_info), /* GT1 server */ |
381 | INTEL_VGA_DEVICE(0x041a, &intel_haswell_d_info), /* GT2 server */ | |
da612d88 | 382 | INTEL_VGA_DEVICE(0x042a, &intel_haswell_d_info), /* GT2 server */ |
c14f5286 ED |
383 | INTEL_VGA_DEVICE(0x0406, &intel_haswell_m_info), /* GT1 mobile */ |
384 | INTEL_VGA_DEVICE(0x0416, &intel_haswell_m_info), /* GT2 mobile */ | |
da612d88 PZ |
385 | INTEL_VGA_DEVICE(0x0426, &intel_haswell_m_info), /* GT2 mobile */ |
386 | INTEL_VGA_DEVICE(0x0C02, &intel_haswell_d_info), /* SDV GT1 desktop */ | |
387 | INTEL_VGA_DEVICE(0x0C12, &intel_haswell_d_info), /* SDV GT2 desktop */ | |
388 | INTEL_VGA_DEVICE(0x0C22, &intel_haswell_d_info), /* SDV GT2 desktop */ | |
389 | INTEL_VGA_DEVICE(0x0C0A, &intel_haswell_d_info), /* SDV GT1 server */ | |
390 | INTEL_VGA_DEVICE(0x0C1A, &intel_haswell_d_info), /* SDV GT2 server */ | |
391 | INTEL_VGA_DEVICE(0x0C2A, &intel_haswell_d_info), /* SDV GT2 server */ | |
392 | INTEL_VGA_DEVICE(0x0C06, &intel_haswell_m_info), /* SDV GT1 mobile */ | |
393 | INTEL_VGA_DEVICE(0x0C16, &intel_haswell_m_info), /* SDV GT2 mobile */ | |
394 | INTEL_VGA_DEVICE(0x0C26, &intel_haswell_m_info), /* SDV GT2 mobile */ | |
395 | INTEL_VGA_DEVICE(0x0A02, &intel_haswell_d_info), /* ULT GT1 desktop */ | |
396 | INTEL_VGA_DEVICE(0x0A12, &intel_haswell_d_info), /* ULT GT2 desktop */ | |
397 | INTEL_VGA_DEVICE(0x0A22, &intel_haswell_d_info), /* ULT GT2 desktop */ | |
398 | INTEL_VGA_DEVICE(0x0A0A, &intel_haswell_d_info), /* ULT GT1 server */ | |
399 | INTEL_VGA_DEVICE(0x0A1A, &intel_haswell_d_info), /* ULT GT2 server */ | |
400 | INTEL_VGA_DEVICE(0x0A2A, &intel_haswell_d_info), /* ULT GT2 server */ | |
401 | INTEL_VGA_DEVICE(0x0A06, &intel_haswell_m_info), /* ULT GT1 mobile */ | |
402 | INTEL_VGA_DEVICE(0x0A16, &intel_haswell_m_info), /* ULT GT2 mobile */ | |
403 | INTEL_VGA_DEVICE(0x0A26, &intel_haswell_m_info), /* ULT GT2 mobile */ | |
86c268ed KG |
404 | INTEL_VGA_DEVICE(0x0D02, &intel_haswell_d_info), /* CRW GT1 desktop */ |
405 | INTEL_VGA_DEVICE(0x0D12, &intel_haswell_d_info), /* CRW GT2 desktop */ | |
da612d88 | 406 | INTEL_VGA_DEVICE(0x0D22, &intel_haswell_d_info), /* CRW GT2 desktop */ |
86c268ed KG |
407 | INTEL_VGA_DEVICE(0x0D0A, &intel_haswell_d_info), /* CRW GT1 server */ |
408 | INTEL_VGA_DEVICE(0x0D1A, &intel_haswell_d_info), /* CRW GT2 server */ | |
da612d88 | 409 | INTEL_VGA_DEVICE(0x0D2A, &intel_haswell_d_info), /* CRW GT2 server */ |
86c268ed KG |
410 | INTEL_VGA_DEVICE(0x0D06, &intel_haswell_m_info), /* CRW GT1 mobile */ |
411 | INTEL_VGA_DEVICE(0x0D16, &intel_haswell_m_info), /* CRW GT2 mobile */ | |
da612d88 | 412 | INTEL_VGA_DEVICE(0x0D26, &intel_haswell_m_info), /* CRW GT2 mobile */ |
ff049b6c | 413 | INTEL_VGA_DEVICE(0x0f30, &intel_valleyview_m_info), |
d7fee5f6 JB |
414 | INTEL_VGA_DEVICE(0x0f31, &intel_valleyview_m_info), |
415 | INTEL_VGA_DEVICE(0x0f32, &intel_valleyview_m_info), | |
416 | INTEL_VGA_DEVICE(0x0f33, &intel_valleyview_m_info), | |
ff049b6c JB |
417 | INTEL_VGA_DEVICE(0x0157, &intel_valleyview_m_info), |
418 | INTEL_VGA_DEVICE(0x0155, &intel_valleyview_d_info), | |
49ae35f2 | 419 | {0, 0, 0} |
1da177e4 LT |
420 | }; |
421 | ||
79e53945 JB |
422 | #if defined(CONFIG_DRM_I915_KMS) |
423 | MODULE_DEVICE_TABLE(pci, pciidlist); | |
424 | #endif | |
425 | ||
0206e353 | 426 | void intel_detect_pch(struct drm_device *dev) |
3bad0781 ZW |
427 | { |
428 | struct drm_i915_private *dev_priv = dev->dev_private; | |
429 | struct pci_dev *pch; | |
430 | ||
ce1bb329 BW |
431 | /* In all current cases, num_pipes is equivalent to the PCH_NOP setting |
432 | * (which really amounts to a PCH but no South Display). | |
433 | */ | |
434 | if (INTEL_INFO(dev)->num_pipes == 0) { | |
435 | dev_priv->pch_type = PCH_NOP; | |
436 | dev_priv->num_pch_pll = 0; | |
437 | return; | |
438 | } | |
439 | ||
3bad0781 ZW |
440 | /* |
441 | * The reason to probe ISA bridge instead of Dev31:Fun0 is to | |
442 | * make graphics device passthrough work easy for VMM, that only | |
443 | * need to expose ISA bridge to let driver know the real hardware | |
444 | * underneath. This is a requirement from virtualization team. | |
445 | */ | |
446 | pch = pci_get_class(PCI_CLASS_BRIDGE_ISA << 8, NULL); | |
447 | if (pch) { | |
448 | if (pch->vendor == PCI_VENDOR_ID_INTEL) { | |
17a303ec | 449 | unsigned short id; |
3bad0781 | 450 | id = pch->device & INTEL_PCH_DEVICE_ID_MASK; |
17a303ec | 451 | dev_priv->pch_id = id; |
3bad0781 | 452 | |
90711d50 JB |
453 | if (id == INTEL_PCH_IBX_DEVICE_ID_TYPE) { |
454 | dev_priv->pch_type = PCH_IBX; | |
ee7b9f93 | 455 | dev_priv->num_pch_pll = 2; |
90711d50 | 456 | DRM_DEBUG_KMS("Found Ibex Peak PCH\n"); |
7fcb83cd | 457 | WARN_ON(!IS_GEN5(dev)); |
90711d50 | 458 | } else if (id == INTEL_PCH_CPT_DEVICE_ID_TYPE) { |
3bad0781 | 459 | dev_priv->pch_type = PCH_CPT; |
ee7b9f93 | 460 | dev_priv->num_pch_pll = 2; |
3bad0781 | 461 | DRM_DEBUG_KMS("Found CougarPoint PCH\n"); |
7fcb83cd | 462 | WARN_ON(!(IS_GEN6(dev) || IS_IVYBRIDGE(dev))); |
c792513b JB |
463 | } else if (id == INTEL_PCH_PPT_DEVICE_ID_TYPE) { |
464 | /* PantherPoint is CPT compatible */ | |
465 | dev_priv->pch_type = PCH_CPT; | |
ee7b9f93 | 466 | dev_priv->num_pch_pll = 2; |
c792513b | 467 | DRM_DEBUG_KMS("Found PatherPoint PCH\n"); |
7fcb83cd | 468 | WARN_ON(!(IS_GEN6(dev) || IS_IVYBRIDGE(dev))); |
eb877ebf ED |
469 | } else if (id == INTEL_PCH_LPT_DEVICE_ID_TYPE) { |
470 | dev_priv->pch_type = PCH_LPT; | |
ee7b9f93 | 471 | dev_priv->num_pch_pll = 0; |
eb877ebf | 472 | DRM_DEBUG_KMS("Found LynxPoint PCH\n"); |
7fcb83cd | 473 | WARN_ON(!IS_HASWELL(dev)); |
08e1413d | 474 | WARN_ON(IS_ULT(dev)); |
ae6935dd WSC |
475 | } else if (id == INTEL_PCH_LPT_LP_DEVICE_ID_TYPE) { |
476 | dev_priv->pch_type = PCH_LPT; | |
477 | dev_priv->num_pch_pll = 0; | |
478 | DRM_DEBUG_KMS("Found LynxPoint LP PCH\n"); | |
479 | WARN_ON(!IS_HASWELL(dev)); | |
08e1413d | 480 | WARN_ON(!IS_ULT(dev)); |
3bad0781 | 481 | } |
ee7b9f93 | 482 | BUG_ON(dev_priv->num_pch_pll > I915_NUM_PLLS); |
3bad0781 ZW |
483 | } |
484 | pci_dev_put(pch); | |
485 | } | |
486 | } | |
487 | ||
2911a35b BW |
488 | bool i915_semaphore_is_enabled(struct drm_device *dev) |
489 | { | |
490 | if (INTEL_INFO(dev)->gen < 6) | |
491 | return 0; | |
492 | ||
493 | if (i915_semaphores >= 0) | |
494 | return i915_semaphores; | |
495 | ||
59de3295 | 496 | #ifdef CONFIG_INTEL_IOMMU |
2911a35b | 497 | /* Enable semaphores on SNB when IO remapping is off */ |
59de3295 DV |
498 | if (INTEL_INFO(dev)->gen == 6 && intel_iommu_gfx_mapped) |
499 | return false; | |
500 | #endif | |
2911a35b BW |
501 | |
502 | return 1; | |
503 | } | |
504 | ||
84b79f8d | 505 | static int i915_drm_freeze(struct drm_device *dev) |
ba8bbcf6 | 506 | { |
61caf87c | 507 | struct drm_i915_private *dev_priv = dev->dev_private; |
24576d23 | 508 | struct drm_crtc *crtc; |
61caf87c | 509 | |
b8efb17b ZR |
510 | /* ignore lid events during suspend */ |
511 | mutex_lock(&dev_priv->modeset_restore_lock); | |
512 | dev_priv->modeset_restore = MODESET_SUSPENDED; | |
513 | mutex_unlock(&dev_priv->modeset_restore_lock); | |
514 | ||
cb10799c PZ |
515 | intel_set_power_well(dev, true); |
516 | ||
5bcf719b DA |
517 | drm_kms_helper_poll_disable(dev); |
518 | ||
ba8bbcf6 | 519 | pci_save_state(dev->pdev); |
ba8bbcf6 | 520 | |
5669fcac | 521 | /* If KMS is active, we do the leavevt stuff here */ |
226485e9 | 522 | if (drm_core_check_feature(dev, DRIVER_MODESET)) { |
84b79f8d RW |
523 | int error = i915_gem_idle(dev); |
524 | if (error) { | |
226485e9 | 525 | dev_err(&dev->pdev->dev, |
84b79f8d RW |
526 | "GEM idle failed, resume might fail\n"); |
527 | return error; | |
528 | } | |
a261b246 | 529 | |
1a01ab3b JB |
530 | cancel_delayed_work_sync(&dev_priv->rps.delayed_resume_work); |
531 | ||
226485e9 | 532 | drm_irq_uninstall(dev); |
15239099 | 533 | dev_priv->enable_hotplug_processing = false; |
24576d23 JB |
534 | /* |
535 | * Disable CRTCs directly since we want to preserve sw state | |
536 | * for _thaw. | |
537 | */ | |
538 | list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) | |
539 | dev_priv->display.crtc_disable(crtc); | |
7d708ee4 ID |
540 | |
541 | intel_modeset_suspend_hw(dev); | |
5669fcac JB |
542 | } |
543 | ||
9e06dd39 JB |
544 | i915_save_state(dev); |
545 | ||
44834a67 | 546 | intel_opregion_fini(dev); |
8ee1c3db | 547 | |
3fa016a0 DA |
548 | console_lock(); |
549 | intel_fbdev_set_suspend(dev, 1); | |
550 | console_unlock(); | |
551 | ||
61caf87c | 552 | return 0; |
84b79f8d RW |
553 | } |
554 | ||
6a9ee8af | 555 | int i915_suspend(struct drm_device *dev, pm_message_t state) |
84b79f8d RW |
556 | { |
557 | int error; | |
558 | ||
559 | if (!dev || !dev->dev_private) { | |
560 | DRM_ERROR("dev: %p\n", dev); | |
561 | DRM_ERROR("DRM not initialized, aborting suspend.\n"); | |
562 | return -ENODEV; | |
563 | } | |
564 | ||
565 | if (state.event == PM_EVENT_PRETHAW) | |
566 | return 0; | |
567 | ||
5bcf719b DA |
568 | |
569 | if (dev->switch_power_state == DRM_SWITCH_POWER_OFF) | |
570 | return 0; | |
6eecba33 | 571 | |
84b79f8d RW |
572 | error = i915_drm_freeze(dev); |
573 | if (error) | |
574 | return error; | |
575 | ||
b932ccb5 DA |
576 | if (state.event == PM_EVENT_SUSPEND) { |
577 | /* Shut down the device */ | |
578 | pci_disable_device(dev->pdev); | |
579 | pci_set_power_state(dev->pdev, PCI_D3hot); | |
580 | } | |
ba8bbcf6 JB |
581 | |
582 | return 0; | |
583 | } | |
584 | ||
073f34d9 JB |
585 | void intel_console_resume(struct work_struct *work) |
586 | { | |
587 | struct drm_i915_private *dev_priv = | |
588 | container_of(work, struct drm_i915_private, | |
589 | console_resume_work); | |
590 | struct drm_device *dev = dev_priv->dev; | |
591 | ||
592 | console_lock(); | |
593 | intel_fbdev_set_suspend(dev, 0); | |
594 | console_unlock(); | |
595 | } | |
596 | ||
bb60b969 JB |
597 | static void intel_resume_hotplug(struct drm_device *dev) |
598 | { | |
599 | struct drm_mode_config *mode_config = &dev->mode_config; | |
600 | struct intel_encoder *encoder; | |
601 | ||
602 | mutex_lock(&mode_config->mutex); | |
603 | DRM_DEBUG_KMS("running encoder hotplug functions\n"); | |
604 | ||
605 | list_for_each_entry(encoder, &mode_config->encoder_list, base.head) | |
606 | if (encoder->hot_plug) | |
607 | encoder->hot_plug(encoder); | |
608 | ||
609 | mutex_unlock(&mode_config->mutex); | |
610 | ||
611 | /* Just fire off a uevent and let userspace tell us what to do */ | |
612 | drm_helper_hpd_irq_event(dev); | |
613 | } | |
614 | ||
1abd02e2 | 615 | static int __i915_drm_thaw(struct drm_device *dev) |
ba8bbcf6 | 616 | { |
5669fcac | 617 | struct drm_i915_private *dev_priv = dev->dev_private; |
84b79f8d | 618 | int error = 0; |
8ee1c3db | 619 | |
61caf87c | 620 | i915_restore_state(dev); |
44834a67 | 621 | intel_opregion_setup(dev); |
61caf87c | 622 | |
5669fcac JB |
623 | /* KMS EnterVT equivalent */ |
624 | if (drm_core_check_feature(dev, DRIVER_MODESET)) { | |
dde86e2d | 625 | intel_init_pch_refclk(dev); |
1833b134 | 626 | |
5669fcac JB |
627 | mutex_lock(&dev->struct_mutex); |
628 | dev_priv->mm.suspended = 0; | |
629 | ||
f691e2f4 | 630 | error = i915_gem_init_hw(dev); |
5669fcac | 631 | mutex_unlock(&dev->struct_mutex); |
226485e9 | 632 | |
15239099 DV |
633 | /* We need working interrupts for modeset enabling ... */ |
634 | drm_irq_install(dev); | |
635 | ||
1833b134 | 636 | intel_modeset_init_hw(dev); |
24576d23 JB |
637 | |
638 | drm_modeset_lock_all(dev); | |
639 | intel_modeset_setup_hw_state(dev, true); | |
640 | drm_modeset_unlock_all(dev); | |
15239099 DV |
641 | |
642 | /* | |
643 | * ... but also need to make sure that hotplug processing | |
644 | * doesn't cause havoc. Like in the driver load code we don't | |
645 | * bother with the tiny race here where we might loose hotplug | |
646 | * notifications. | |
647 | * */ | |
20afbda2 | 648 | intel_hpd_init(dev); |
15239099 | 649 | dev_priv->enable_hotplug_processing = true; |
bb60b969 JB |
650 | /* Config may have changed between suspend and resume */ |
651 | intel_resume_hotplug(dev); | |
d5bb081b | 652 | } |
1daed3fb | 653 | |
44834a67 CW |
654 | intel_opregion_init(dev); |
655 | ||
073f34d9 JB |
656 | /* |
657 | * The console lock can be pretty contented on resume due | |
658 | * to all the printk activity. Try to keep it out of the hot | |
659 | * path of resume if possible. | |
660 | */ | |
661 | if (console_trylock()) { | |
662 | intel_fbdev_set_suspend(dev, 0); | |
663 | console_unlock(); | |
664 | } else { | |
665 | schedule_work(&dev_priv->console_resume_work); | |
666 | } | |
667 | ||
b8efb17b ZR |
668 | mutex_lock(&dev_priv->modeset_restore_lock); |
669 | dev_priv->modeset_restore = MODESET_DONE; | |
670 | mutex_unlock(&dev_priv->modeset_restore_lock); | |
84b79f8d RW |
671 | return error; |
672 | } | |
673 | ||
1abd02e2 JB |
674 | static int i915_drm_thaw(struct drm_device *dev) |
675 | { | |
676 | int error = 0; | |
677 | ||
678 | intel_gt_reset(dev); | |
679 | ||
680 | if (drm_core_check_feature(dev, DRIVER_MODESET)) { | |
681 | mutex_lock(&dev->struct_mutex); | |
682 | i915_gem_restore_gtt_mappings(dev); | |
683 | mutex_unlock(&dev->struct_mutex); | |
684 | } | |
685 | ||
686 | __i915_drm_thaw(dev); | |
687 | ||
84b79f8d RW |
688 | return error; |
689 | } | |
690 | ||
6a9ee8af | 691 | int i915_resume(struct drm_device *dev) |
84b79f8d | 692 | { |
1abd02e2 | 693 | struct drm_i915_private *dev_priv = dev->dev_private; |
6eecba33 CW |
694 | int ret; |
695 | ||
5bcf719b DA |
696 | if (dev->switch_power_state == DRM_SWITCH_POWER_OFF) |
697 | return 0; | |
698 | ||
84b79f8d RW |
699 | if (pci_enable_device(dev->pdev)) |
700 | return -EIO; | |
701 | ||
702 | pci_set_master(dev->pdev); | |
703 | ||
1abd02e2 JB |
704 | intel_gt_reset(dev); |
705 | ||
706 | /* | |
707 | * Platforms with opregion should have sane BIOS, older ones (gen3 and | |
708 | * earlier) need this since the BIOS might clear all our scratch PTEs. | |
709 | */ | |
710 | if (drm_core_check_feature(dev, DRIVER_MODESET) && | |
711 | !dev_priv->opregion.header) { | |
712 | mutex_lock(&dev->struct_mutex); | |
713 | i915_gem_restore_gtt_mappings(dev); | |
714 | mutex_unlock(&dev->struct_mutex); | |
715 | } | |
716 | ||
717 | ret = __i915_drm_thaw(dev); | |
6eecba33 CW |
718 | if (ret) |
719 | return ret; | |
720 | ||
721 | drm_kms_helper_poll_enable(dev); | |
722 | return 0; | |
ba8bbcf6 JB |
723 | } |
724 | ||
d4b8bb2a | 725 | static int i8xx_do_reset(struct drm_device *dev) |
dc96e9b8 CW |
726 | { |
727 | struct drm_i915_private *dev_priv = dev->dev_private; | |
728 | ||
729 | if (IS_I85X(dev)) | |
730 | return -ENODEV; | |
731 | ||
732 | I915_WRITE(D_STATE, I915_READ(D_STATE) | DSTATE_GFX_RESET_I830); | |
733 | POSTING_READ(D_STATE); | |
734 | ||
735 | if (IS_I830(dev) || IS_845G(dev)) { | |
736 | I915_WRITE(DEBUG_RESET_I830, | |
737 | DEBUG_RESET_DISPLAY | | |
738 | DEBUG_RESET_RENDER | | |
739 | DEBUG_RESET_FULL); | |
740 | POSTING_READ(DEBUG_RESET_I830); | |
741 | msleep(1); | |
742 | ||
743 | I915_WRITE(DEBUG_RESET_I830, 0); | |
744 | POSTING_READ(DEBUG_RESET_I830); | |
745 | } | |
746 | ||
747 | msleep(1); | |
748 | ||
749 | I915_WRITE(D_STATE, I915_READ(D_STATE) & ~DSTATE_GFX_RESET_I830); | |
750 | POSTING_READ(D_STATE); | |
751 | ||
752 | return 0; | |
753 | } | |
754 | ||
f49f0586 KG |
755 | static int i965_reset_complete(struct drm_device *dev) |
756 | { | |
757 | u8 gdrst; | |
eeccdcac | 758 | pci_read_config_byte(dev->pdev, I965_GDRST, &gdrst); |
5fe9fe8c | 759 | return (gdrst & GRDOM_RESET_ENABLE) == 0; |
f49f0586 KG |
760 | } |
761 | ||
d4b8bb2a | 762 | static int i965_do_reset(struct drm_device *dev) |
0573ed4a | 763 | { |
5ccce180 | 764 | int ret; |
0573ed4a KG |
765 | u8 gdrst; |
766 | ||
ae681d96 CW |
767 | /* |
768 | * Set the domains we want to reset (GRDOM/bits 2 and 3) as | |
769 | * well as the reset bit (GR/bit 0). Setting the GR bit | |
770 | * triggers the reset; when done, the hardware will clear it. | |
771 | */ | |
0573ed4a | 772 | pci_read_config_byte(dev->pdev, I965_GDRST, &gdrst); |
d4b8bb2a | 773 | pci_write_config_byte(dev->pdev, I965_GDRST, |
5ccce180 DV |
774 | gdrst | GRDOM_RENDER | |
775 | GRDOM_RESET_ENABLE); | |
776 | ret = wait_for(i965_reset_complete(dev), 500); | |
777 | if (ret) | |
778 | return ret; | |
779 | ||
780 | /* We can't reset render&media without also resetting display ... */ | |
781 | pci_read_config_byte(dev->pdev, I965_GDRST, &gdrst); | |
782 | pci_write_config_byte(dev->pdev, I965_GDRST, | |
783 | gdrst | GRDOM_MEDIA | | |
784 | GRDOM_RESET_ENABLE); | |
0573ed4a KG |
785 | |
786 | return wait_for(i965_reset_complete(dev), 500); | |
787 | } | |
788 | ||
d4b8bb2a | 789 | static int ironlake_do_reset(struct drm_device *dev) |
0573ed4a KG |
790 | { |
791 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5ccce180 DV |
792 | u32 gdrst; |
793 | int ret; | |
794 | ||
795 | gdrst = I915_READ(MCHBAR_MIRROR_BASE + ILK_GDSR); | |
8a5c2ae7 | 796 | gdrst &= ~GRDOM_MASK; |
5ccce180 DV |
797 | I915_WRITE(MCHBAR_MIRROR_BASE + ILK_GDSR, |
798 | gdrst | GRDOM_RENDER | GRDOM_RESET_ENABLE); | |
799 | ret = wait_for(I915_READ(MCHBAR_MIRROR_BASE + ILK_GDSR) & 0x1, 500); | |
800 | if (ret) | |
801 | return ret; | |
802 | ||
803 | /* We can't reset render&media without also resetting display ... */ | |
804 | gdrst = I915_READ(MCHBAR_MIRROR_BASE + ILK_GDSR); | |
8a5c2ae7 | 805 | gdrst &= ~GRDOM_MASK; |
d4b8bb2a | 806 | I915_WRITE(MCHBAR_MIRROR_BASE + ILK_GDSR, |
5ccce180 | 807 | gdrst | GRDOM_MEDIA | GRDOM_RESET_ENABLE); |
0573ed4a | 808 | return wait_for(I915_READ(MCHBAR_MIRROR_BASE + ILK_GDSR) & 0x1, 500); |
ba8bbcf6 JB |
809 | } |
810 | ||
d4b8bb2a | 811 | static int gen6_do_reset(struct drm_device *dev) |
cff458c2 EA |
812 | { |
813 | struct drm_i915_private *dev_priv = dev->dev_private; | |
b6e45f86 KP |
814 | int ret; |
815 | unsigned long irqflags; | |
cff458c2 | 816 | |
286fed41 KP |
817 | /* Hold gt_lock across reset to prevent any register access |
818 | * with forcewake not set correctly | |
819 | */ | |
b6e45f86 | 820 | spin_lock_irqsave(&dev_priv->gt_lock, irqflags); |
286fed41 KP |
821 | |
822 | /* Reset the chip */ | |
823 | ||
824 | /* GEN6_GDRST is not in the gt power well, no need to check | |
825 | * for fifo space for the write or forcewake the chip for | |
826 | * the read | |
827 | */ | |
828 | I915_WRITE_NOTRACE(GEN6_GDRST, GEN6_GRDOM_FULL); | |
829 | ||
830 | /* Spin waiting for the device to ack the reset request */ | |
831 | ret = wait_for((I915_READ_NOTRACE(GEN6_GDRST) & GEN6_GRDOM_FULL) == 0, 500); | |
832 | ||
833 | /* If reset with a user forcewake, try to restore, otherwise turn it off */ | |
b6e45f86 | 834 | if (dev_priv->forcewake_count) |
990bbdad | 835 | dev_priv->gt.force_wake_get(dev_priv); |
286fed41 | 836 | else |
990bbdad | 837 | dev_priv->gt.force_wake_put(dev_priv); |
286fed41 KP |
838 | |
839 | /* Restore fifo count */ | |
840 | dev_priv->gt_fifo_count = I915_READ_NOTRACE(GT_FIFO_FREE_ENTRIES); | |
841 | ||
b6e45f86 KP |
842 | spin_unlock_irqrestore(&dev_priv->gt_lock, irqflags); |
843 | return ret; | |
cff458c2 EA |
844 | } |
845 | ||
8e96d9c4 | 846 | int intel_gpu_reset(struct drm_device *dev) |
350d2706 | 847 | { |
350d2706 DV |
848 | switch (INTEL_INFO(dev)->gen) { |
849 | case 7: | |
2e7c8ee7 CW |
850 | case 6: return gen6_do_reset(dev); |
851 | case 5: return ironlake_do_reset(dev); | |
852 | case 4: return i965_do_reset(dev); | |
853 | case 2: return i8xx_do_reset(dev); | |
854 | default: return -ENODEV; | |
2b9dc9a2 | 855 | } |
350d2706 DV |
856 | } |
857 | ||
11ed50ec | 858 | /** |
f3953dcb | 859 | * i915_reset - reset chip after a hang |
11ed50ec | 860 | * @dev: drm device to reset |
11ed50ec BG |
861 | * |
862 | * Reset the chip. Useful if a hang is detected. Returns zero on successful | |
863 | * reset or otherwise an error code. | |
864 | * | |
865 | * Procedure is fairly simple: | |
866 | * - reset the chip using the reset reg | |
867 | * - re-init context state | |
868 | * - re-init hardware status page | |
869 | * - re-init ring buffer | |
870 | * - re-init interrupt state | |
871 | * - re-init display | |
872 | */ | |
d4b8bb2a | 873 | int i915_reset(struct drm_device *dev) |
11ed50ec BG |
874 | { |
875 | drm_i915_private_t *dev_priv = dev->dev_private; | |
2e7c8ee7 | 876 | bool simulated; |
0573ed4a | 877 | int ret; |
11ed50ec | 878 | |
d78cb50b CW |
879 | if (!i915_try_reset) |
880 | return 0; | |
881 | ||
d54a02c0 | 882 | mutex_lock(&dev->struct_mutex); |
11ed50ec | 883 | |
069efc1d | 884 | i915_gem_reset(dev); |
77f01230 | 885 | |
2e7c8ee7 CW |
886 | simulated = dev_priv->gpu_error.stop_rings != 0; |
887 | ||
888 | if (!simulated && get_seconds() - dev_priv->gpu_error.last_reset < 5) { | |
ae681d96 | 889 | DRM_ERROR("GPU hanging too fast, declaring wedged!\n"); |
2e7c8ee7 CW |
890 | ret = -ENODEV; |
891 | } else { | |
d4b8bb2a | 892 | ret = intel_gpu_reset(dev); |
350d2706 | 893 | |
2e7c8ee7 CW |
894 | /* Also reset the gpu hangman. */ |
895 | if (simulated) { | |
896 | DRM_INFO("Simulated gpu hang, resetting stop_rings\n"); | |
897 | dev_priv->gpu_error.stop_rings = 0; | |
898 | if (ret == -ENODEV) { | |
899 | DRM_ERROR("Reset not implemented, but ignoring " | |
900 | "error for simulated gpu hangs\n"); | |
901 | ret = 0; | |
902 | } | |
903 | } else | |
904 | dev_priv->gpu_error.last_reset = get_seconds(); | |
905 | } | |
0573ed4a | 906 | if (ret) { |
f803aa55 | 907 | DRM_ERROR("Failed to reset chip.\n"); |
f953c935 | 908 | mutex_unlock(&dev->struct_mutex); |
f803aa55 | 909 | return ret; |
11ed50ec BG |
910 | } |
911 | ||
912 | /* Ok, now get things going again... */ | |
913 | ||
914 | /* | |
915 | * Everything depends on having the GTT running, so we need to start | |
916 | * there. Fortunately we don't need to do this unless we reset the | |
917 | * chip at a PCI level. | |
918 | * | |
919 | * Next we need to restore the context, but we don't use those | |
920 | * yet either... | |
921 | * | |
922 | * Ring buffer needs to be re-initialized in the KMS case, or if X | |
923 | * was running at the time of the reset (i.e. we weren't VT | |
924 | * switched away). | |
925 | */ | |
926 | if (drm_core_check_feature(dev, DRIVER_MODESET) || | |
8187a2b7 | 927 | !dev_priv->mm.suspended) { |
b4519513 CW |
928 | struct intel_ring_buffer *ring; |
929 | int i; | |
930 | ||
11ed50ec | 931 | dev_priv->mm.suspended = 0; |
75a6898f | 932 | |
f691e2f4 DV |
933 | i915_gem_init_swizzling(dev); |
934 | ||
b4519513 CW |
935 | for_each_ring(ring, dev_priv, i) |
936 | ring->init(ring); | |
75a6898f | 937 | |
254f965c | 938 | i915_gem_context_init(dev); |
b7c36d25 BW |
939 | if (dev_priv->mm.aliasing_ppgtt) { |
940 | ret = dev_priv->mm.aliasing_ppgtt->enable(dev); | |
941 | if (ret) | |
942 | i915_gem_cleanup_aliasing_ppgtt(dev); | |
943 | } | |
e21af88d | 944 | |
8e88a2bd DV |
945 | /* |
946 | * It would make sense to re-init all the other hw state, at | |
947 | * least the rps/rc6/emon init done within modeset_init_hw. For | |
948 | * some unknown reason, this blows up my ilk, so don't. | |
949 | */ | |
f817586c | 950 | |
8e88a2bd | 951 | mutex_unlock(&dev->struct_mutex); |
f817586c | 952 | |
11ed50ec BG |
953 | drm_irq_uninstall(dev); |
954 | drm_irq_install(dev); | |
20afbda2 | 955 | intel_hpd_init(dev); |
bcbc324a DV |
956 | } else { |
957 | mutex_unlock(&dev->struct_mutex); | |
11ed50ec BG |
958 | } |
959 | ||
11ed50ec BG |
960 | return 0; |
961 | } | |
962 | ||
56550d94 | 963 | static int i915_pci_probe(struct pci_dev *pdev, const struct pci_device_id *ent) |
112b715e | 964 | { |
01a06850 DV |
965 | struct intel_device_info *intel_info = |
966 | (struct intel_device_info *) ent->driver_data; | |
967 | ||
5fe49d86 CW |
968 | /* Only bind to function 0 of the device. Early generations |
969 | * used function 1 as a placeholder for multi-head. This causes | |
970 | * us confusion instead, especially on the systems where both | |
971 | * functions have the same PCI-ID! | |
972 | */ | |
973 | if (PCI_FUNC(pdev->devfn)) | |
974 | return -ENODEV; | |
975 | ||
01a06850 DV |
976 | /* We've managed to ship a kms-enabled ddx that shipped with an XvMC |
977 | * implementation for gen3 (and only gen3) that used legacy drm maps | |
978 | * (gasp!) to share buffers between X and the client. Hence we need to | |
979 | * keep around the fake agp stuff for gen3, even when kms is enabled. */ | |
980 | if (intel_info->gen != 3) { | |
981 | driver.driver_features &= | |
982 | ~(DRIVER_USE_AGP | DRIVER_REQUIRE_AGP); | |
983 | } else if (!intel_agp_enabled) { | |
984 | DRM_ERROR("drm/i915 can't work without intel_agp module!\n"); | |
985 | return -ENODEV; | |
986 | } | |
987 | ||
dcdb1674 | 988 | return drm_get_pci_dev(pdev, ent, &driver); |
112b715e KH |
989 | } |
990 | ||
991 | static void | |
992 | i915_pci_remove(struct pci_dev *pdev) | |
993 | { | |
994 | struct drm_device *dev = pci_get_drvdata(pdev); | |
995 | ||
996 | drm_put_dev(dev); | |
997 | } | |
998 | ||
84b79f8d | 999 | static int i915_pm_suspend(struct device *dev) |
112b715e | 1000 | { |
84b79f8d RW |
1001 | struct pci_dev *pdev = to_pci_dev(dev); |
1002 | struct drm_device *drm_dev = pci_get_drvdata(pdev); | |
1003 | int error; | |
112b715e | 1004 | |
84b79f8d RW |
1005 | if (!drm_dev || !drm_dev->dev_private) { |
1006 | dev_err(dev, "DRM not initialized, aborting suspend.\n"); | |
1007 | return -ENODEV; | |
1008 | } | |
112b715e | 1009 | |
5bcf719b DA |
1010 | if (drm_dev->switch_power_state == DRM_SWITCH_POWER_OFF) |
1011 | return 0; | |
1012 | ||
84b79f8d RW |
1013 | error = i915_drm_freeze(drm_dev); |
1014 | if (error) | |
1015 | return error; | |
112b715e | 1016 | |
84b79f8d RW |
1017 | pci_disable_device(pdev); |
1018 | pci_set_power_state(pdev, PCI_D3hot); | |
cbda12d7 | 1019 | |
84b79f8d | 1020 | return 0; |
cbda12d7 ZW |
1021 | } |
1022 | ||
84b79f8d | 1023 | static int i915_pm_resume(struct device *dev) |
cbda12d7 | 1024 | { |
84b79f8d RW |
1025 | struct pci_dev *pdev = to_pci_dev(dev); |
1026 | struct drm_device *drm_dev = pci_get_drvdata(pdev); | |
1027 | ||
1028 | return i915_resume(drm_dev); | |
cbda12d7 ZW |
1029 | } |
1030 | ||
84b79f8d | 1031 | static int i915_pm_freeze(struct device *dev) |
cbda12d7 | 1032 | { |
84b79f8d RW |
1033 | struct pci_dev *pdev = to_pci_dev(dev); |
1034 | struct drm_device *drm_dev = pci_get_drvdata(pdev); | |
1035 | ||
1036 | if (!drm_dev || !drm_dev->dev_private) { | |
1037 | dev_err(dev, "DRM not initialized, aborting suspend.\n"); | |
1038 | return -ENODEV; | |
1039 | } | |
1040 | ||
1041 | return i915_drm_freeze(drm_dev); | |
cbda12d7 ZW |
1042 | } |
1043 | ||
84b79f8d | 1044 | static int i915_pm_thaw(struct device *dev) |
cbda12d7 | 1045 | { |
84b79f8d RW |
1046 | struct pci_dev *pdev = to_pci_dev(dev); |
1047 | struct drm_device *drm_dev = pci_get_drvdata(pdev); | |
1048 | ||
1049 | return i915_drm_thaw(drm_dev); | |
cbda12d7 ZW |
1050 | } |
1051 | ||
84b79f8d | 1052 | static int i915_pm_poweroff(struct device *dev) |
cbda12d7 | 1053 | { |
84b79f8d RW |
1054 | struct pci_dev *pdev = to_pci_dev(dev); |
1055 | struct drm_device *drm_dev = pci_get_drvdata(pdev); | |
84b79f8d | 1056 | |
61caf87c | 1057 | return i915_drm_freeze(drm_dev); |
cbda12d7 ZW |
1058 | } |
1059 | ||
b4b78d12 | 1060 | static const struct dev_pm_ops i915_pm_ops = { |
0206e353 AJ |
1061 | .suspend = i915_pm_suspend, |
1062 | .resume = i915_pm_resume, | |
1063 | .freeze = i915_pm_freeze, | |
1064 | .thaw = i915_pm_thaw, | |
1065 | .poweroff = i915_pm_poweroff, | |
1066 | .restore = i915_pm_resume, | |
cbda12d7 ZW |
1067 | }; |
1068 | ||
78b68556 | 1069 | static const struct vm_operations_struct i915_gem_vm_ops = { |
de151cf6 | 1070 | .fault = i915_gem_fault, |
ab00b3e5 JB |
1071 | .open = drm_gem_vm_open, |
1072 | .close = drm_gem_vm_close, | |
de151cf6 JB |
1073 | }; |
1074 | ||
e08e96de AV |
1075 | static const struct file_operations i915_driver_fops = { |
1076 | .owner = THIS_MODULE, | |
1077 | .open = drm_open, | |
1078 | .release = drm_release, | |
1079 | .unlocked_ioctl = drm_ioctl, | |
1080 | .mmap = drm_gem_mmap, | |
1081 | .poll = drm_poll, | |
1082 | .fasync = drm_fasync, | |
1083 | .read = drm_read, | |
1084 | #ifdef CONFIG_COMPAT | |
1085 | .compat_ioctl = i915_compat_ioctl, | |
1086 | #endif | |
1087 | .llseek = noop_llseek, | |
1088 | }; | |
1089 | ||
1da177e4 | 1090 | static struct drm_driver driver = { |
0c54781b MW |
1091 | /* Don't use MTRRs here; the Xserver or userspace app should |
1092 | * deal with them for Intel hardware. | |
792d2b9a | 1093 | */ |
673a394b EA |
1094 | .driver_features = |
1095 | DRIVER_USE_AGP | DRIVER_REQUIRE_AGP | /* DRIVER_USE_MTRR |*/ | |
1286ff73 | 1096 | DRIVER_HAVE_IRQ | DRIVER_IRQ_SHARED | DRIVER_GEM | DRIVER_PRIME, |
22eae947 | 1097 | .load = i915_driver_load, |
ba8bbcf6 | 1098 | .unload = i915_driver_unload, |
673a394b | 1099 | .open = i915_driver_open, |
22eae947 DA |
1100 | .lastclose = i915_driver_lastclose, |
1101 | .preclose = i915_driver_preclose, | |
673a394b | 1102 | .postclose = i915_driver_postclose, |
d8e29209 RW |
1103 | |
1104 | /* Used in place of i915_pm_ops for non-DRIVER_MODESET */ | |
1105 | .suspend = i915_suspend, | |
1106 | .resume = i915_resume, | |
1107 | ||
cda17380 | 1108 | .device_is_agp = i915_driver_device_is_agp, |
7c1c2871 DA |
1109 | .master_create = i915_master_create, |
1110 | .master_destroy = i915_master_destroy, | |
955b12de | 1111 | #if defined(CONFIG_DEBUG_FS) |
27c202ad BG |
1112 | .debugfs_init = i915_debugfs_init, |
1113 | .debugfs_cleanup = i915_debugfs_cleanup, | |
955b12de | 1114 | #endif |
673a394b EA |
1115 | .gem_init_object = i915_gem_init_object, |
1116 | .gem_free_object = i915_gem_free_object, | |
de151cf6 | 1117 | .gem_vm_ops = &i915_gem_vm_ops, |
1286ff73 DV |
1118 | |
1119 | .prime_handle_to_fd = drm_gem_prime_handle_to_fd, | |
1120 | .prime_fd_to_handle = drm_gem_prime_fd_to_handle, | |
1121 | .gem_prime_export = i915_gem_prime_export, | |
1122 | .gem_prime_import = i915_gem_prime_import, | |
1123 | ||
ff72145b DA |
1124 | .dumb_create = i915_gem_dumb_create, |
1125 | .dumb_map_offset = i915_gem_mmap_gtt, | |
1126 | .dumb_destroy = i915_gem_dumb_destroy, | |
1da177e4 | 1127 | .ioctls = i915_ioctls, |
e08e96de | 1128 | .fops = &i915_driver_fops, |
22eae947 DA |
1129 | .name = DRIVER_NAME, |
1130 | .desc = DRIVER_DESC, | |
1131 | .date = DRIVER_DATE, | |
1132 | .major = DRIVER_MAJOR, | |
1133 | .minor = DRIVER_MINOR, | |
1134 | .patchlevel = DRIVER_PATCHLEVEL, | |
1da177e4 LT |
1135 | }; |
1136 | ||
8410ea3b DA |
1137 | static struct pci_driver i915_pci_driver = { |
1138 | .name = DRIVER_NAME, | |
1139 | .id_table = pciidlist, | |
1140 | .probe = i915_pci_probe, | |
1141 | .remove = i915_pci_remove, | |
1142 | .driver.pm = &i915_pm_ops, | |
1143 | }; | |
1144 | ||
1da177e4 LT |
1145 | static int __init i915_init(void) |
1146 | { | |
1147 | driver.num_ioctls = i915_max_ioctl; | |
79e53945 JB |
1148 | |
1149 | /* | |
1150 | * If CONFIG_DRM_I915_KMS is set, default to KMS unless | |
1151 | * explicitly disabled with the module pararmeter. | |
1152 | * | |
1153 | * Otherwise, just follow the parameter (defaulting to off). | |
1154 | * | |
1155 | * Allow optional vga_text_mode_force boot option to override | |
1156 | * the default behavior. | |
1157 | */ | |
1158 | #if defined(CONFIG_DRM_I915_KMS) | |
1159 | if (i915_modeset != 0) | |
1160 | driver.driver_features |= DRIVER_MODESET; | |
1161 | #endif | |
1162 | if (i915_modeset == 1) | |
1163 | driver.driver_features |= DRIVER_MODESET; | |
1164 | ||
1165 | #ifdef CONFIG_VGA_CONSOLE | |
1166 | if (vgacon_text_force() && i915_modeset == -1) | |
1167 | driver.driver_features &= ~DRIVER_MODESET; | |
1168 | #endif | |
1169 | ||
3885c6bb CW |
1170 | if (!(driver.driver_features & DRIVER_MODESET)) |
1171 | driver.get_vblank_timestamp = NULL; | |
1172 | ||
8410ea3b | 1173 | return drm_pci_init(&driver, &i915_pci_driver); |
1da177e4 LT |
1174 | } |
1175 | ||
1176 | static void __exit i915_exit(void) | |
1177 | { | |
8410ea3b | 1178 | drm_pci_exit(&driver, &i915_pci_driver); |
1da177e4 LT |
1179 | } |
1180 | ||
1181 | module_init(i915_init); | |
1182 | module_exit(i915_exit); | |
1183 | ||
b5e89ed5 DA |
1184 | MODULE_AUTHOR(DRIVER_AUTHOR); |
1185 | MODULE_DESCRIPTION(DRIVER_DESC); | |
1da177e4 | 1186 | MODULE_LICENSE("GPL and additional rights"); |
f7000883 | 1187 | |
b7d84096 JB |
1188 | /* We give fast paths for the really cool registers */ |
1189 | #define NEEDS_FORCE_WAKE(dev_priv, reg) \ | |
b7884eb4 DV |
1190 | ((HAS_FORCE_WAKE((dev_priv)->dev)) && \ |
1191 | ((reg) < 0x40000) && \ | |
1192 | ((reg) != FORCEWAKE)) | |
a8b1397d DV |
1193 | static void |
1194 | ilk_dummy_write(struct drm_i915_private *dev_priv) | |
1195 | { | |
ecdb4eb7 DL |
1196 | /* WaIssueDummyWriteToWakeupFromRC6:ilk Issue a dummy write to wake up |
1197 | * the chip from rc6 before touching it for real. MI_MODE is masked, | |
1198 | * hence harmless to write 0 into. */ | |
a8b1397d DV |
1199 | I915_WRITE_NOTRACE(MI_MODE, 0); |
1200 | } | |
1201 | ||
115bc2de PZ |
1202 | static void |
1203 | hsw_unclaimed_reg_clear(struct drm_i915_private *dev_priv, u32 reg) | |
1204 | { | |
e76ebff8 | 1205 | if (HAS_FPGA_DBG_UNCLAIMED(dev_priv->dev) && |
3f1e109a | 1206 | (I915_READ_NOTRACE(FPGA_DBG) & FPGA_DBG_RM_NOCLAIM)) { |
115bc2de PZ |
1207 | DRM_ERROR("Unknown unclaimed register before writing to %x\n", |
1208 | reg); | |
3f1e109a | 1209 | I915_WRITE_NOTRACE(FPGA_DBG, FPGA_DBG_RM_NOCLAIM); |
115bc2de PZ |
1210 | } |
1211 | } | |
1212 | ||
1213 | static void | |
1214 | hsw_unclaimed_reg_check(struct drm_i915_private *dev_priv, u32 reg) | |
1215 | { | |
e76ebff8 | 1216 | if (HAS_FPGA_DBG_UNCLAIMED(dev_priv->dev) && |
3f1e109a | 1217 | (I915_READ_NOTRACE(FPGA_DBG) & FPGA_DBG_RM_NOCLAIM)) { |
115bc2de | 1218 | DRM_ERROR("Unclaimed write to %x\n", reg); |
3f1e109a | 1219 | I915_WRITE_NOTRACE(FPGA_DBG, FPGA_DBG_RM_NOCLAIM); |
115bc2de PZ |
1220 | } |
1221 | } | |
1222 | ||
f7000883 AK |
1223 | #define __i915_read(x, y) \ |
1224 | u##x i915_read##x(struct drm_i915_private *dev_priv, u32 reg) { \ | |
1225 | u##x val = 0; \ | |
a8b1397d DV |
1226 | if (IS_GEN5(dev_priv->dev)) \ |
1227 | ilk_dummy_write(dev_priv); \ | |
f7000883 | 1228 | if (NEEDS_FORCE_WAKE((dev_priv), (reg))) { \ |
c937504e KP |
1229 | unsigned long irqflags; \ |
1230 | spin_lock_irqsave(&dev_priv->gt_lock, irqflags); \ | |
1231 | if (dev_priv->forcewake_count == 0) \ | |
990bbdad | 1232 | dev_priv->gt.force_wake_get(dev_priv); \ |
f7000883 | 1233 | val = read##y(dev_priv->regs + reg); \ |
c937504e | 1234 | if (dev_priv->forcewake_count == 0) \ |
990bbdad | 1235 | dev_priv->gt.force_wake_put(dev_priv); \ |
c937504e | 1236 | spin_unlock_irqrestore(&dev_priv->gt_lock, irqflags); \ |
f7000883 AK |
1237 | } else { \ |
1238 | val = read##y(dev_priv->regs + reg); \ | |
1239 | } \ | |
1240 | trace_i915_reg_rw(false, reg, val, sizeof(val)); \ | |
1241 | return val; \ | |
1242 | } | |
1243 | ||
1244 | __i915_read(8, b) | |
1245 | __i915_read(16, w) | |
1246 | __i915_read(32, l) | |
1247 | __i915_read(64, q) | |
1248 | #undef __i915_read | |
1249 | ||
1250 | #define __i915_write(x, y) \ | |
1251 | void i915_write##x(struct drm_i915_private *dev_priv, u32 reg, u##x val) { \ | |
67a3744f | 1252 | u32 __fifo_ret = 0; \ |
f7000883 AK |
1253 | trace_i915_reg_rw(true, reg, val, sizeof(val)); \ |
1254 | if (NEEDS_FORCE_WAKE((dev_priv), (reg))) { \ | |
67a3744f | 1255 | __fifo_ret = __gen6_gt_wait_for_fifo(dev_priv); \ |
f7000883 | 1256 | } \ |
a8b1397d DV |
1257 | if (IS_GEN5(dev_priv->dev)) \ |
1258 | ilk_dummy_write(dev_priv); \ | |
115bc2de | 1259 | hsw_unclaimed_reg_clear(dev_priv, reg); \ |
fe31b574 | 1260 | write##y(val, dev_priv->regs + reg); \ |
67a3744f BW |
1261 | if (unlikely(__fifo_ret)) { \ |
1262 | gen6_gt_check_fifodbg(dev_priv); \ | |
1263 | } \ | |
115bc2de | 1264 | hsw_unclaimed_reg_check(dev_priv, reg); \ |
f7000883 AK |
1265 | } |
1266 | __i915_write(8, b) | |
1267 | __i915_write(16, w) | |
1268 | __i915_write(32, l) | |
1269 | __i915_write(64, q) | |
1270 | #undef __i915_write | |
c0c7babc BW |
1271 | |
1272 | static const struct register_whitelist { | |
1273 | uint64_t offset; | |
1274 | uint32_t size; | |
1275 | uint32_t gen_bitmask; /* support gens, 0x10 for 4, 0x30 for 4 and 5, etc. */ | |
1276 | } whitelist[] = { | |
1277 | { RING_TIMESTAMP(RENDER_RING_BASE), 8, 0xF0 }, | |
1278 | }; | |
1279 | ||
1280 | int i915_reg_read_ioctl(struct drm_device *dev, | |
1281 | void *data, struct drm_file *file) | |
1282 | { | |
1283 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1284 | struct drm_i915_reg_read *reg = data; | |
1285 | struct register_whitelist const *entry = whitelist; | |
1286 | int i; | |
1287 | ||
1288 | for (i = 0; i < ARRAY_SIZE(whitelist); i++, entry++) { | |
1289 | if (entry->offset == reg->offset && | |
1290 | (1 << INTEL_INFO(dev)->gen & entry->gen_bitmask)) | |
1291 | break; | |
1292 | } | |
1293 | ||
1294 | if (i == ARRAY_SIZE(whitelist)) | |
1295 | return -EINVAL; | |
1296 | ||
1297 | switch (entry->size) { | |
1298 | case 8: | |
1299 | reg->val = I915_READ64(reg->offset); | |
1300 | break; | |
1301 | case 4: | |
1302 | reg->val = I915_READ(reg->offset); | |
1303 | break; | |
1304 | case 2: | |
1305 | reg->val = I915_READ16(reg->offset); | |
1306 | break; | |
1307 | case 1: | |
1308 | reg->val = I915_READ8(reg->offset); | |
1309 | break; | |
1310 | default: | |
1311 | WARN_ON(1); | |
1312 | return -EINVAL; | |
1313 | } | |
1314 | ||
1315 | return 0; | |
1316 | } |