]>
Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* i915_drv.h -- Private header for the I915 driver -*- linux-c -*- |
2 | */ | |
0d6aa60b | 3 | /* |
bc54fd1a | 4 | * |
1da177e4 LT |
5 | * Copyright 2003 Tungsten Graphics, Inc., Cedar Park, Texas. |
6 | * All Rights Reserved. | |
bc54fd1a DA |
7 | * |
8 | * Permission is hereby granted, free of charge, to any person obtaining a | |
9 | * copy of this software and associated documentation files (the | |
10 | * "Software"), to deal in the Software without restriction, including | |
11 | * without limitation the rights to use, copy, modify, merge, publish, | |
12 | * distribute, sub license, and/or sell copies of the Software, and to | |
13 | * permit persons to whom the Software is furnished to do so, subject to | |
14 | * the following conditions: | |
15 | * | |
16 | * The above copyright notice and this permission notice (including the | |
17 | * next paragraph) shall be included in all copies or substantial portions | |
18 | * of the Software. | |
19 | * | |
20 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS | |
21 | * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF | |
22 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. | |
23 | * IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR | |
24 | * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, | |
25 | * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE | |
26 | * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE. | |
27 | * | |
0d6aa60b | 28 | */ |
1da177e4 LT |
29 | |
30 | #ifndef _I915_DRV_H_ | |
31 | #define _I915_DRV_H_ | |
32 | ||
585fb111 | 33 | #include "i915_reg.h" |
79e53945 | 34 | #include "intel_bios.h" |
8187a2b7 | 35 | #include "intel_ringbuffer.h" |
0839ccb8 | 36 | #include <linux/io-mapping.h> |
f899fc64 | 37 | #include <linux/i2c.h> |
c167a6fc | 38 | #include <linux/i2c-algo-bit.h> |
0ade6386 | 39 | #include <drm/intel-gtt.h> |
aaa6fd2a | 40 | #include <linux/backlight.h> |
585fb111 | 41 | |
1da177e4 LT |
42 | /* General customization: |
43 | */ | |
44 | ||
45 | #define DRIVER_AUTHOR "Tungsten Graphics, Inc." | |
46 | ||
47 | #define DRIVER_NAME "i915" | |
48 | #define DRIVER_DESC "Intel Graphics" | |
673a394b | 49 | #define DRIVER_DATE "20080730" |
1da177e4 | 50 | |
317c35d1 JB |
51 | enum pipe { |
52 | PIPE_A = 0, | |
53 | PIPE_B, | |
9db4a9c7 JB |
54 | PIPE_C, |
55 | I915_MAX_PIPES | |
317c35d1 | 56 | }; |
9db4a9c7 | 57 | #define pipe_name(p) ((p) + 'A') |
317c35d1 | 58 | |
80824003 JB |
59 | enum plane { |
60 | PLANE_A = 0, | |
61 | PLANE_B, | |
9db4a9c7 | 62 | PLANE_C, |
80824003 | 63 | }; |
9db4a9c7 | 64 | #define plane_name(p) ((p) + 'A') |
52440211 | 65 | |
62fdfeaf EA |
66 | #define I915_GEM_GPU_DOMAINS (~(I915_GEM_DOMAIN_CPU | I915_GEM_DOMAIN_GTT)) |
67 | ||
9db4a9c7 JB |
68 | #define for_each_pipe(p) for ((p) = 0; (p) < dev_priv->num_pipe; (p)++) |
69 | ||
1da177e4 LT |
70 | /* Interface history: |
71 | * | |
72 | * 1.1: Original. | |
0d6aa60b DA |
73 | * 1.2: Add Power Management |
74 | * 1.3: Add vblank support | |
de227f5f | 75 | * 1.4: Fix cmdbuffer path, add heap destroy |
702880f2 | 76 | * 1.5: Add vblank pipe configuration |
2228ed67 MD |
77 | * 1.6: - New ioctl for scheduling buffer swaps on vertical blank |
78 | * - Support vertical blank on secondary display pipe | |
1da177e4 LT |
79 | */ |
80 | #define DRIVER_MAJOR 1 | |
2228ed67 | 81 | #define DRIVER_MINOR 6 |
1da177e4 LT |
82 | #define DRIVER_PATCHLEVEL 0 |
83 | ||
673a394b | 84 | #define WATCH_COHERENCY 0 |
23bc5982 | 85 | #define WATCH_LISTS 0 |
673a394b | 86 | |
71acb5eb DA |
87 | #define I915_GEM_PHYS_CURSOR_0 1 |
88 | #define I915_GEM_PHYS_CURSOR_1 2 | |
89 | #define I915_GEM_PHYS_OVERLAY_REGS 3 | |
90 | #define I915_MAX_PHYS_OBJECT (I915_GEM_PHYS_OVERLAY_REGS) | |
91 | ||
92 | struct drm_i915_gem_phys_object { | |
93 | int id; | |
94 | struct page **page_list; | |
95 | drm_dma_handle_t *handle; | |
05394f39 | 96 | struct drm_i915_gem_object *cur_obj; |
71acb5eb DA |
97 | }; |
98 | ||
1da177e4 LT |
99 | struct mem_block { |
100 | struct mem_block *next; | |
101 | struct mem_block *prev; | |
102 | int start; | |
103 | int size; | |
6c340eac | 104 | struct drm_file *file_priv; /* NULL: free, -1: heap, other: real files */ |
1da177e4 LT |
105 | }; |
106 | ||
0a3e67a4 JB |
107 | struct opregion_header; |
108 | struct opregion_acpi; | |
109 | struct opregion_swsci; | |
110 | struct opregion_asle; | |
8d715f00 | 111 | struct drm_i915_private; |
0a3e67a4 | 112 | |
8ee1c3db MG |
113 | struct intel_opregion { |
114 | struct opregion_header *header; | |
115 | struct opregion_acpi *acpi; | |
116 | struct opregion_swsci *swsci; | |
117 | struct opregion_asle *asle; | |
44834a67 | 118 | void *vbt; |
01fe9dbd | 119 | u32 __iomem *lid_state; |
8ee1c3db | 120 | }; |
44834a67 | 121 | #define OPREGION_SIZE (8*1024) |
8ee1c3db | 122 | |
6ef3d427 CW |
123 | struct intel_overlay; |
124 | struct intel_overlay_error_state; | |
125 | ||
7c1c2871 DA |
126 | struct drm_i915_master_private { |
127 | drm_local_map_t *sarea; | |
128 | struct _drm_i915_sarea *sarea_priv; | |
129 | }; | |
de151cf6 | 130 | #define I915_FENCE_REG_NONE -1 |
4b9de737 DV |
131 | #define I915_MAX_NUM_FENCES 16 |
132 | /* 16 fences + sign bit for FENCE_REG_NONE */ | |
133 | #define I915_MAX_NUM_FENCE_BITS 5 | |
de151cf6 JB |
134 | |
135 | struct drm_i915_fence_reg { | |
007cc8ac | 136 | struct list_head lru_list; |
caea7476 | 137 | struct drm_i915_gem_object *obj; |
d9e86c0e | 138 | uint32_t setup_seqno; |
1690e1eb | 139 | int pin_count; |
de151cf6 | 140 | }; |
7c1c2871 | 141 | |
9b9d172d | 142 | struct sdvo_device_mapping { |
e957d772 | 143 | u8 initialized; |
9b9d172d | 144 | u8 dvo_port; |
145 | u8 slave_addr; | |
146 | u8 dvo_wiring; | |
e957d772 | 147 | u8 i2c_pin; |
b1083333 | 148 | u8 ddc_pin; |
9b9d172d | 149 | }; |
150 | ||
c4a1d9e4 CW |
151 | struct intel_display_error_state; |
152 | ||
63eeaf38 JB |
153 | struct drm_i915_error_state { |
154 | u32 eir; | |
155 | u32 pgtbl_er; | |
9db4a9c7 | 156 | u32 pipestat[I915_MAX_PIPES]; |
c1cd90ed DV |
157 | u32 tail[I915_NUM_RINGS]; |
158 | u32 head[I915_NUM_RINGS]; | |
d27b1e0e DV |
159 | u32 ipeir[I915_NUM_RINGS]; |
160 | u32 ipehr[I915_NUM_RINGS]; | |
161 | u32 instdone[I915_NUM_RINGS]; | |
162 | u32 acthd[I915_NUM_RINGS]; | |
7e3b8737 DV |
163 | u32 semaphore_mboxes[I915_NUM_RINGS][I915_NUM_RINGS - 1]; |
164 | /* our own tracking of ring head and tail */ | |
165 | u32 cpu_ring_head[I915_NUM_RINGS]; | |
166 | u32 cpu_ring_tail[I915_NUM_RINGS]; | |
1d8f38f4 | 167 | u32 error; /* gen6+ */ |
c1cd90ed DV |
168 | u32 instpm[I915_NUM_RINGS]; |
169 | u32 instps[I915_NUM_RINGS]; | |
63eeaf38 | 170 | u32 instdone1; |
d27b1e0e | 171 | u32 seqno[I915_NUM_RINGS]; |
9df30794 | 172 | u64 bbaddr; |
33f3f518 DV |
173 | u32 fault_reg[I915_NUM_RINGS]; |
174 | u32 done_reg; | |
c1cd90ed | 175 | u32 faddr[I915_NUM_RINGS]; |
4b9de737 | 176 | u64 fence[I915_MAX_NUM_FENCES]; |
63eeaf38 | 177 | struct timeval time; |
52d39a21 CW |
178 | struct drm_i915_error_ring { |
179 | struct drm_i915_error_object { | |
180 | int page_count; | |
181 | u32 gtt_offset; | |
182 | u32 *pages[0]; | |
183 | } *ringbuffer, *batchbuffer; | |
184 | struct drm_i915_error_request { | |
185 | long jiffies; | |
186 | u32 seqno; | |
ee4f42b1 | 187 | u32 tail; |
52d39a21 CW |
188 | } *requests; |
189 | int num_requests; | |
190 | } ring[I915_NUM_RINGS]; | |
9df30794 | 191 | struct drm_i915_error_buffer { |
a779e5ab | 192 | u32 size; |
9df30794 CW |
193 | u32 name; |
194 | u32 seqno; | |
195 | u32 gtt_offset; | |
196 | u32 read_domains; | |
197 | u32 write_domain; | |
4b9de737 | 198 | s32 fence_reg:I915_MAX_NUM_FENCE_BITS; |
9df30794 CW |
199 | s32 pinned:2; |
200 | u32 tiling:2; | |
201 | u32 dirty:1; | |
202 | u32 purgeable:1; | |
5d1333fc | 203 | s32 ring:4; |
93dfb40c | 204 | u32 cache_level:2; |
c724e8a9 CW |
205 | } *active_bo, *pinned_bo; |
206 | u32 active_bo_count, pinned_bo_count; | |
6ef3d427 | 207 | struct intel_overlay_error_state *overlay; |
c4a1d9e4 | 208 | struct intel_display_error_state *display; |
63eeaf38 JB |
209 | }; |
210 | ||
e70236a8 JB |
211 | struct drm_i915_display_funcs { |
212 | void (*dpms)(struct drm_crtc *crtc, int mode); | |
ee5382ae | 213 | bool (*fbc_enabled)(struct drm_device *dev); |
e70236a8 JB |
214 | void (*enable_fbc)(struct drm_crtc *crtc, unsigned long interval); |
215 | void (*disable_fbc)(struct drm_device *dev); | |
216 | int (*get_display_clock_speed)(struct drm_device *dev); | |
217 | int (*get_fifo_size)(struct drm_device *dev, int plane); | |
d210246a | 218 | void (*update_wm)(struct drm_device *dev); |
b840d907 JB |
219 | void (*update_sprite_wm)(struct drm_device *dev, int pipe, |
220 | uint32_t sprite_width, int pixel_size); | |
f564048e EA |
221 | int (*crtc_mode_set)(struct drm_crtc *crtc, |
222 | struct drm_display_mode *mode, | |
223 | struct drm_display_mode *adjusted_mode, | |
224 | int x, int y, | |
225 | struct drm_framebuffer *old_fb); | |
e0dac65e WF |
226 | void (*write_eld)(struct drm_connector *connector, |
227 | struct drm_crtc *crtc); | |
674cf967 | 228 | void (*fdi_link_train)(struct drm_crtc *crtc); |
6067aaea | 229 | void (*init_clock_gating)(struct drm_device *dev); |
645c62a5 | 230 | void (*init_pch_clock_gating)(struct drm_device *dev); |
8c9f3aaf JB |
231 | int (*queue_flip)(struct drm_device *dev, struct drm_crtc *crtc, |
232 | struct drm_framebuffer *fb, | |
233 | struct drm_i915_gem_object *obj); | |
17638cd6 JB |
234 | int (*update_plane)(struct drm_crtc *crtc, struct drm_framebuffer *fb, |
235 | int x, int y); | |
8d715f00 KP |
236 | void (*force_wake_get)(struct drm_i915_private *dev_priv); |
237 | void (*force_wake_put)(struct drm_i915_private *dev_priv); | |
e70236a8 JB |
238 | /* clock updates for mode set */ |
239 | /* cursor updates */ | |
240 | /* render clock increase/decrease */ | |
241 | /* display clock increase/decrease */ | |
242 | /* pll clock increase/decrease */ | |
e70236a8 JB |
243 | }; |
244 | ||
cfdf1fa2 | 245 | struct intel_device_info { |
c96c3a8c | 246 | u8 gen; |
0206e353 AJ |
247 | u8 is_mobile:1; |
248 | u8 is_i85x:1; | |
249 | u8 is_i915g:1; | |
250 | u8 is_i945gm:1; | |
251 | u8 is_g33:1; | |
252 | u8 need_gfx_hws:1; | |
253 | u8 is_g4x:1; | |
254 | u8 is_pineview:1; | |
255 | u8 is_broadwater:1; | |
256 | u8 is_crestline:1; | |
257 | u8 is_ivybridge:1; | |
258 | u8 has_fbc:1; | |
259 | u8 has_pipe_cxsr:1; | |
260 | u8 has_hotplug:1; | |
261 | u8 cursor_needs_physical:1; | |
262 | u8 has_overlay:1; | |
263 | u8 overlay_needs_physical:1; | |
264 | u8 supports_tv:1; | |
265 | u8 has_bsd_ring:1; | |
266 | u8 has_blt_ring:1; | |
3d29b842 | 267 | u8 has_llc:1; |
cfdf1fa2 KH |
268 | }; |
269 | ||
1d2a314c DV |
270 | #define I915_PPGTT_PD_ENTRIES 512 |
271 | #define I915_PPGTT_PT_ENTRIES 1024 | |
272 | struct i915_hw_ppgtt { | |
273 | unsigned num_pd_entries; | |
274 | struct page **pt_pages; | |
275 | uint32_t pd_offset; | |
276 | dma_addr_t *pt_dma_addr; | |
277 | dma_addr_t scratch_page_dma_addr; | |
278 | }; | |
279 | ||
b5e50c3f | 280 | enum no_fbc_reason { |
bed4a673 | 281 | FBC_NO_OUTPUT, /* no outputs enabled to compress */ |
b5e50c3f JB |
282 | FBC_STOLEN_TOO_SMALL, /* not enough space to hold compressed buffers */ |
283 | FBC_UNSUPPORTED_MODE, /* interlace or doublescanned mode */ | |
284 | FBC_MODE_TOO_LARGE, /* mode too large for compression */ | |
285 | FBC_BAD_PLANE, /* fbc not supported on plane */ | |
286 | FBC_NOT_TILED, /* buffer not tiled */ | |
9c928d16 | 287 | FBC_MULTIPLE_PIPES, /* more than one pipe active */ |
c1a9f047 | 288 | FBC_MODULE_PARAM, |
b5e50c3f JB |
289 | }; |
290 | ||
3bad0781 ZW |
291 | enum intel_pch { |
292 | PCH_IBX, /* Ibexpeak PCH */ | |
293 | PCH_CPT, /* Cougarpoint PCH */ | |
294 | }; | |
295 | ||
b690e96c | 296 | #define QUIRK_PIPEA_FORCE (1<<0) |
435793df | 297 | #define QUIRK_LVDS_SSC_DISABLE (1<<1) |
4dca20ef | 298 | #define QUIRK_INVERT_BRIGHTNESS (1<<2) |
b690e96c | 299 | |
8be48d92 | 300 | struct intel_fbdev; |
1630fe75 | 301 | struct intel_fbc_work; |
38651674 | 302 | |
c2b9152f DV |
303 | struct intel_gmbus { |
304 | struct i2c_adapter adapter; | |
f6f808c8 DV |
305 | bool force_bit; |
306 | bool has_gpio; | |
c2b9152f | 307 | u32 reg0; |
36c785f0 | 308 | u32 gpio_reg; |
c167a6fc | 309 | struct i2c_algo_bit_data bit_algo; |
c2b9152f DV |
310 | struct drm_i915_private *dev_priv; |
311 | }; | |
312 | ||
1da177e4 | 313 | typedef struct drm_i915_private { |
673a394b EA |
314 | struct drm_device *dev; |
315 | ||
cfdf1fa2 KH |
316 | const struct intel_device_info *info; |
317 | ||
ac5c4e76 | 318 | int has_gem; |
72bfa19c | 319 | int relative_constants_mode; |
ac5c4e76 | 320 | |
3043c60c | 321 | void __iomem *regs; |
9f1f46a4 DV |
322 | /** gt_fifo_count and the subsequent register write are synchronized |
323 | * with dev->struct_mutex. */ | |
324 | unsigned gt_fifo_count; | |
325 | /** forcewake_count is protected by gt_lock */ | |
326 | unsigned forcewake_count; | |
327 | /** gt_lock is also taken in irq contexts. */ | |
328 | struct spinlock gt_lock; | |
1da177e4 | 329 | |
c2b9152f | 330 | struct intel_gmbus *gmbus; |
f899fc64 | 331 | |
8a8ed1f5 YS |
332 | /** gmbus_mutex protects against concurrent usage of the single hw gmbus |
333 | * controller on different i2c buses. */ | |
334 | struct mutex gmbus_mutex; | |
335 | ||
110447fc DV |
336 | /** |
337 | * Base address of the gmbus and gpio block. | |
338 | */ | |
339 | uint32_t gpio_mmio_base; | |
340 | ||
ec2a4c3f | 341 | struct pci_dev *bridge_dev; |
1ec14ad3 | 342 | struct intel_ring_buffer ring[I915_NUM_RINGS]; |
6f392d54 | 343 | uint32_t next_seqno; |
1da177e4 | 344 | |
9c8da5eb | 345 | drm_dma_handle_t *status_page_dmah; |
0a3e67a4 | 346 | uint32_t counter; |
dc7a9319 | 347 | drm_local_map_t hws_map; |
05394f39 CW |
348 | struct drm_i915_gem_object *pwrctx; |
349 | struct drm_i915_gem_object *renderctx; | |
1da177e4 | 350 | |
d7658989 JB |
351 | struct resource mch_res; |
352 | ||
a6b54f3f | 353 | unsigned int cpp; |
1da177e4 LT |
354 | int back_offset; |
355 | int front_offset; | |
356 | int current_page; | |
357 | int page_flipping; | |
1da177e4 | 358 | |
1da177e4 | 359 | atomic_t irq_received; |
1ec14ad3 CW |
360 | |
361 | /* protects the irq masks */ | |
362 | spinlock_t irq_lock; | |
ed4cb414 | 363 | /** Cached value of IMR to avoid reads in updating the bitfield */ |
7c463586 | 364 | u32 pipestat[2]; |
1ec14ad3 CW |
365 | u32 irq_mask; |
366 | u32 gt_irq_mask; | |
367 | u32 pch_irq_mask; | |
1da177e4 | 368 | |
5ca58282 JB |
369 | u32 hotplug_supported_mask; |
370 | struct work_struct hotplug_work; | |
371 | ||
1da177e4 LT |
372 | int tex_lru_log_granularity; |
373 | int allow_batchbuffer; | |
0d6aa60b | 374 | unsigned int sr01, adpa, ppcr, dvob, dvoc, lvds; |
702880f2 | 375 | int vblank_pipe; |
a3524f1b | 376 | int num_pipe; |
a6b54f3f | 377 | |
f65d9421 | 378 | /* For hangcheck timer */ |
576ae4b8 | 379 | #define DRM_I915_HANGCHECK_PERIOD 1500 /* in ms */ |
f65d9421 BG |
380 | struct timer_list hangcheck_timer; |
381 | int hangcheck_count; | |
382 | uint32_t last_acthd; | |
097354eb DV |
383 | uint32_t last_acthd_bsd; |
384 | uint32_t last_acthd_blt; | |
cbb465e7 CW |
385 | uint32_t last_instdone; |
386 | uint32_t last_instdone1; | |
f65d9421 | 387 | |
80824003 | 388 | unsigned long cfb_size; |
016b9b61 CW |
389 | unsigned int cfb_fb; |
390 | enum plane cfb_plane; | |
bed4a673 | 391 | int cfb_y; |
1630fe75 | 392 | struct intel_fbc_work *fbc_work; |
80824003 | 393 | |
8ee1c3db MG |
394 | struct intel_opregion opregion; |
395 | ||
02e792fb DV |
396 | /* overlay */ |
397 | struct intel_overlay *overlay; | |
b840d907 | 398 | bool sprite_scaling_enabled; |
02e792fb | 399 | |
79e53945 | 400 | /* LVDS info */ |
a9573556 | 401 | int backlight_level; /* restore backlight to this value */ |
47356eb6 | 402 | bool backlight_enabled; |
88631706 ML |
403 | struct drm_display_mode *lfp_lvds_vbt_mode; /* if any */ |
404 | struct drm_display_mode *sdvo_lvds_vbt_mode; /* if any */ | |
79e53945 JB |
405 | |
406 | /* Feature bits from the VBIOS */ | |
95281e35 HE |
407 | unsigned int int_tv_support:1; |
408 | unsigned int lvds_dither:1; | |
409 | unsigned int lvds_vbt:1; | |
410 | unsigned int int_crt_support:1; | |
43565a06 | 411 | unsigned int lvds_use_ssc:1; |
abd06860 | 412 | unsigned int display_clock_mode:1; |
43565a06 | 413 | int lvds_ssc_freq; |
b0354385 TI |
414 | unsigned int bios_lvds_val; /* initial [PCH_]LVDS reg val in VBIOS */ |
415 | unsigned int lvds_val; /* used for checking LVDS channel mode */ | |
5ceb0f9b | 416 | struct { |
9f0e7ff4 JB |
417 | int rate; |
418 | int lanes; | |
419 | int preemphasis; | |
420 | int vswing; | |
421 | ||
422 | bool initialized; | |
423 | bool support; | |
424 | int bpp; | |
425 | struct edp_power_seq pps; | |
5ceb0f9b | 426 | } edp; |
89667383 | 427 | bool no_aux_handshake; |
79e53945 | 428 | |
c1c7af60 JB |
429 | struct notifier_block lid_notifier; |
430 | ||
f899fc64 | 431 | int crt_ddc_pin; |
4b9de737 | 432 | struct drm_i915_fence_reg fence_regs[I915_MAX_NUM_FENCES]; /* assume 965 */ |
de151cf6 JB |
433 | int fence_reg_start; /* 4 if userland hasn't ioctl'd us yet */ |
434 | int num_fence_regs; /* 8 on pre-965, 16 otherwise */ | |
435 | ||
95534263 | 436 | unsigned int fsb_freq, mem_freq, is_ddr3; |
7662c8bd | 437 | |
63eeaf38 JB |
438 | spinlock_t error_lock; |
439 | struct drm_i915_error_state *first_error; | |
8a905236 | 440 | struct work_struct error_work; |
30dbf0c0 | 441 | struct completion error_completion; |
9c9fe1f8 | 442 | struct workqueue_struct *wq; |
63eeaf38 | 443 | |
e70236a8 JB |
444 | /* Display functions */ |
445 | struct drm_i915_display_funcs display; | |
446 | ||
3bad0781 ZW |
447 | /* PCH chipset type */ |
448 | enum intel_pch pch_type; | |
449 | ||
b690e96c JB |
450 | unsigned long quirks; |
451 | ||
ba8bbcf6 | 452 | /* Register state */ |
c9354c85 | 453 | bool modeset_on_lid; |
ba8bbcf6 JB |
454 | u8 saveLBB; |
455 | u32 saveDSPACNTR; | |
456 | u32 saveDSPBCNTR; | |
e948e994 | 457 | u32 saveDSPARB; |
968b503e | 458 | u32 saveHWS; |
ba8bbcf6 JB |
459 | u32 savePIPEACONF; |
460 | u32 savePIPEBCONF; | |
461 | u32 savePIPEASRC; | |
462 | u32 savePIPEBSRC; | |
463 | u32 saveFPA0; | |
464 | u32 saveFPA1; | |
465 | u32 saveDPLL_A; | |
466 | u32 saveDPLL_A_MD; | |
467 | u32 saveHTOTAL_A; | |
468 | u32 saveHBLANK_A; | |
469 | u32 saveHSYNC_A; | |
470 | u32 saveVTOTAL_A; | |
471 | u32 saveVBLANK_A; | |
472 | u32 saveVSYNC_A; | |
473 | u32 saveBCLRPAT_A; | |
5586c8bc | 474 | u32 saveTRANSACONF; |
42048781 ZW |
475 | u32 saveTRANS_HTOTAL_A; |
476 | u32 saveTRANS_HBLANK_A; | |
477 | u32 saveTRANS_HSYNC_A; | |
478 | u32 saveTRANS_VTOTAL_A; | |
479 | u32 saveTRANS_VBLANK_A; | |
480 | u32 saveTRANS_VSYNC_A; | |
0da3ea12 | 481 | u32 savePIPEASTAT; |
ba8bbcf6 JB |
482 | u32 saveDSPASTRIDE; |
483 | u32 saveDSPASIZE; | |
484 | u32 saveDSPAPOS; | |
585fb111 | 485 | u32 saveDSPAADDR; |
ba8bbcf6 JB |
486 | u32 saveDSPASURF; |
487 | u32 saveDSPATILEOFF; | |
488 | u32 savePFIT_PGM_RATIOS; | |
0eb96d6e | 489 | u32 saveBLC_HIST_CTL; |
ba8bbcf6 JB |
490 | u32 saveBLC_PWM_CTL; |
491 | u32 saveBLC_PWM_CTL2; | |
42048781 ZW |
492 | u32 saveBLC_CPU_PWM_CTL; |
493 | u32 saveBLC_CPU_PWM_CTL2; | |
ba8bbcf6 JB |
494 | u32 saveFPB0; |
495 | u32 saveFPB1; | |
496 | u32 saveDPLL_B; | |
497 | u32 saveDPLL_B_MD; | |
498 | u32 saveHTOTAL_B; | |
499 | u32 saveHBLANK_B; | |
500 | u32 saveHSYNC_B; | |
501 | u32 saveVTOTAL_B; | |
502 | u32 saveVBLANK_B; | |
503 | u32 saveVSYNC_B; | |
504 | u32 saveBCLRPAT_B; | |
5586c8bc | 505 | u32 saveTRANSBCONF; |
42048781 ZW |
506 | u32 saveTRANS_HTOTAL_B; |
507 | u32 saveTRANS_HBLANK_B; | |
508 | u32 saveTRANS_HSYNC_B; | |
509 | u32 saveTRANS_VTOTAL_B; | |
510 | u32 saveTRANS_VBLANK_B; | |
511 | u32 saveTRANS_VSYNC_B; | |
0da3ea12 | 512 | u32 savePIPEBSTAT; |
ba8bbcf6 JB |
513 | u32 saveDSPBSTRIDE; |
514 | u32 saveDSPBSIZE; | |
515 | u32 saveDSPBPOS; | |
585fb111 | 516 | u32 saveDSPBADDR; |
ba8bbcf6 JB |
517 | u32 saveDSPBSURF; |
518 | u32 saveDSPBTILEOFF; | |
585fb111 JB |
519 | u32 saveVGA0; |
520 | u32 saveVGA1; | |
521 | u32 saveVGA_PD; | |
ba8bbcf6 JB |
522 | u32 saveVGACNTRL; |
523 | u32 saveADPA; | |
524 | u32 saveLVDS; | |
585fb111 JB |
525 | u32 savePP_ON_DELAYS; |
526 | u32 savePP_OFF_DELAYS; | |
ba8bbcf6 JB |
527 | u32 saveDVOA; |
528 | u32 saveDVOB; | |
529 | u32 saveDVOC; | |
530 | u32 savePP_ON; | |
531 | u32 savePP_OFF; | |
532 | u32 savePP_CONTROL; | |
585fb111 | 533 | u32 savePP_DIVISOR; |
ba8bbcf6 JB |
534 | u32 savePFIT_CONTROL; |
535 | u32 save_palette_a[256]; | |
536 | u32 save_palette_b[256]; | |
06027f91 | 537 | u32 saveDPFC_CB_BASE; |
ba8bbcf6 JB |
538 | u32 saveFBC_CFB_BASE; |
539 | u32 saveFBC_LL_BASE; | |
540 | u32 saveFBC_CONTROL; | |
541 | u32 saveFBC_CONTROL2; | |
0da3ea12 JB |
542 | u32 saveIER; |
543 | u32 saveIIR; | |
544 | u32 saveIMR; | |
42048781 ZW |
545 | u32 saveDEIER; |
546 | u32 saveDEIMR; | |
547 | u32 saveGTIER; | |
548 | u32 saveGTIMR; | |
549 | u32 saveFDI_RXA_IMR; | |
550 | u32 saveFDI_RXB_IMR; | |
1f84e550 | 551 | u32 saveCACHE_MODE_0; |
1f84e550 | 552 | u32 saveMI_ARB_STATE; |
ba8bbcf6 JB |
553 | u32 saveSWF0[16]; |
554 | u32 saveSWF1[16]; | |
555 | u32 saveSWF2[3]; | |
556 | u8 saveMSR; | |
557 | u8 saveSR[8]; | |
123f794f | 558 | u8 saveGR[25]; |
ba8bbcf6 | 559 | u8 saveAR_INDEX; |
a59e122a | 560 | u8 saveAR[21]; |
ba8bbcf6 | 561 | u8 saveDACMASK; |
a59e122a | 562 | u8 saveCR[37]; |
4b9de737 | 563 | uint64_t saveFENCE[I915_MAX_NUM_FENCES]; |
1fd1c624 EA |
564 | u32 saveCURACNTR; |
565 | u32 saveCURAPOS; | |
566 | u32 saveCURABASE; | |
567 | u32 saveCURBCNTR; | |
568 | u32 saveCURBPOS; | |
569 | u32 saveCURBBASE; | |
570 | u32 saveCURSIZE; | |
a4fc5ed6 KP |
571 | u32 saveDP_B; |
572 | u32 saveDP_C; | |
573 | u32 saveDP_D; | |
574 | u32 savePIPEA_GMCH_DATA_M; | |
575 | u32 savePIPEB_GMCH_DATA_M; | |
576 | u32 savePIPEA_GMCH_DATA_N; | |
577 | u32 savePIPEB_GMCH_DATA_N; | |
578 | u32 savePIPEA_DP_LINK_M; | |
579 | u32 savePIPEB_DP_LINK_M; | |
580 | u32 savePIPEA_DP_LINK_N; | |
581 | u32 savePIPEB_DP_LINK_N; | |
42048781 ZW |
582 | u32 saveFDI_RXA_CTL; |
583 | u32 saveFDI_TXA_CTL; | |
584 | u32 saveFDI_RXB_CTL; | |
585 | u32 saveFDI_TXB_CTL; | |
586 | u32 savePFA_CTL_1; | |
587 | u32 savePFB_CTL_1; | |
588 | u32 savePFA_WIN_SZ; | |
589 | u32 savePFB_WIN_SZ; | |
590 | u32 savePFA_WIN_POS; | |
591 | u32 savePFB_WIN_POS; | |
5586c8bc ZW |
592 | u32 savePCH_DREF_CONTROL; |
593 | u32 saveDISP_ARB_CTL; | |
594 | u32 savePIPEA_DATA_M1; | |
595 | u32 savePIPEA_DATA_N1; | |
596 | u32 savePIPEA_LINK_M1; | |
597 | u32 savePIPEA_LINK_N1; | |
598 | u32 savePIPEB_DATA_M1; | |
599 | u32 savePIPEB_DATA_N1; | |
600 | u32 savePIPEB_LINK_M1; | |
601 | u32 savePIPEB_LINK_N1; | |
b5b72e89 | 602 | u32 saveMCHBAR_RENDER_STANDBY; |
cda2bb78 | 603 | u32 savePCH_PORT_HOTPLUG; |
673a394b EA |
604 | |
605 | struct { | |
19966754 | 606 | /** Bridge to intel-gtt-ko */ |
c64f7ba5 | 607 | const struct intel_gtt *gtt; |
19966754 | 608 | /** Memory allocator for GTT stolen memory */ |
fe669bf8 | 609 | struct drm_mm stolen; |
19966754 | 610 | /** Memory allocator for GTT */ |
673a394b | 611 | struct drm_mm gtt_space; |
93a37f20 DV |
612 | /** List of all objects in gtt_space. Used to restore gtt |
613 | * mappings on resume */ | |
614 | struct list_head gtt_list; | |
bee4a186 CW |
615 | |
616 | /** Usable portion of the GTT for GEM */ | |
617 | unsigned long gtt_start; | |
a6e0aa42 | 618 | unsigned long gtt_mappable_end; |
bee4a186 | 619 | unsigned long gtt_end; |
673a394b | 620 | |
0839ccb8 | 621 | struct io_mapping *gtt_mapping; |
ab657db1 | 622 | int gtt_mtrr; |
0839ccb8 | 623 | |
1d2a314c DV |
624 | /** PPGTT used for aliasing the PPGTT with the GTT */ |
625 | struct i915_hw_ppgtt *aliasing_ppgtt; | |
626 | ||
17250b71 | 627 | struct shrinker inactive_shrinker; |
31169714 | 628 | |
69dc4987 CW |
629 | /** |
630 | * List of objects currently involved in rendering. | |
631 | * | |
632 | * Includes buffers having the contents of their GPU caches | |
633 | * flushed, not necessarily primitives. last_rendering_seqno | |
634 | * represents when the rendering involved will be completed. | |
635 | * | |
636 | * A reference is held on the buffer while on this list. | |
637 | */ | |
638 | struct list_head active_list; | |
639 | ||
673a394b EA |
640 | /** |
641 | * List of objects which are not in the ringbuffer but which | |
642 | * still have a write_domain which needs to be flushed before | |
643 | * unbinding. | |
644 | * | |
ce44b0ea EA |
645 | * last_rendering_seqno is 0 while an object is in this list. |
646 | * | |
673a394b EA |
647 | * A reference is held on the buffer while on this list. |
648 | */ | |
649 | struct list_head flushing_list; | |
650 | ||
651 | /** | |
652 | * LRU list of objects which are not in the ringbuffer and | |
653 | * are ready to unbind, but are still in the GTT. | |
654 | * | |
ce44b0ea EA |
655 | * last_rendering_seqno is 0 while an object is in this list. |
656 | * | |
673a394b EA |
657 | * A reference is not held on the buffer while on this list, |
658 | * as merely being GTT-bound shouldn't prevent its being | |
659 | * freed, and we'll pull it off the list in the free path. | |
660 | */ | |
661 | struct list_head inactive_list; | |
662 | ||
f13d3f73 CW |
663 | /** |
664 | * LRU list of objects which are not in the ringbuffer but | |
665 | * are still pinned in the GTT. | |
666 | */ | |
667 | struct list_head pinned_list; | |
668 | ||
a09ba7fa EA |
669 | /** LRU list of objects with fence regs on them. */ |
670 | struct list_head fence_list; | |
671 | ||
be72615b CW |
672 | /** |
673 | * List of objects currently pending being freed. | |
674 | * | |
675 | * These objects are no longer in use, but due to a signal | |
676 | * we were prevented from freeing them at the appointed time. | |
677 | */ | |
678 | struct list_head deferred_free_list; | |
679 | ||
673a394b EA |
680 | /** |
681 | * We leave the user IRQ off as much as possible, | |
682 | * but this means that requests will finish and never | |
683 | * be retired once the system goes idle. Set a timer to | |
684 | * fire periodically while the ring is running. When it | |
685 | * fires, go retire requests. | |
686 | */ | |
687 | struct delayed_work retire_work; | |
688 | ||
ce453d81 CW |
689 | /** |
690 | * Are we in a non-interruptible section of code like | |
691 | * modesetting? | |
692 | */ | |
693 | bool interruptible; | |
694 | ||
673a394b EA |
695 | /** |
696 | * Flag if the X Server, and thus DRM, is not currently in | |
697 | * control of the device. | |
698 | * | |
699 | * This is set between LeaveVT and EnterVT. It needs to be | |
700 | * replaced with a semaphore. It also needs to be | |
701 | * transitioned away from for kernel modesetting. | |
702 | */ | |
703 | int suspended; | |
704 | ||
705 | /** | |
706 | * Flag if the hardware appears to be wedged. | |
707 | * | |
708 | * This is set when attempts to idle the device timeout. | |
25985edc | 709 | * It prevents command submission from occurring and makes |
673a394b EA |
710 | * every pending request fail |
711 | */ | |
ba1234d1 | 712 | atomic_t wedged; |
673a394b EA |
713 | |
714 | /** Bit 6 swizzling required for X tiling */ | |
715 | uint32_t bit_6_swizzle_x; | |
716 | /** Bit 6 swizzling required for Y tiling */ | |
717 | uint32_t bit_6_swizzle_y; | |
71acb5eb DA |
718 | |
719 | /* storage for physical objects */ | |
720 | struct drm_i915_gem_phys_object *phys_objs[I915_MAX_PHYS_OBJECT]; | |
9220434a | 721 | |
73aa808f | 722 | /* accounting, useful for userland debugging */ |
73aa808f | 723 | size_t gtt_total; |
6299f992 CW |
724 | size_t mappable_gtt_total; |
725 | size_t object_memory; | |
73aa808f | 726 | u32 object_count; |
673a394b | 727 | } mm; |
9b9d172d | 728 | struct sdvo_device_mapping sdvo_mappings[2]; |
a3e17eb8 ZY |
729 | /* indicate whether the LVDS_BORDER should be enabled or not */ |
730 | unsigned int lvds_border_bits; | |
1d8e1c75 CW |
731 | /* Panel fitter placement and size for Ironlake+ */ |
732 | u32 pch_pf_pos, pch_pf_size; | |
652c393a | 733 | |
27f8227b JB |
734 | struct drm_crtc *plane_to_crtc_mapping[3]; |
735 | struct drm_crtc *pipe_to_crtc_mapping[3]; | |
6b95a207 | 736 | wait_queue_head_t pending_flip_queue; |
1afe3e9d | 737 | bool flip_pending_is_done; |
6b95a207 | 738 | |
652c393a JB |
739 | /* Reclocking support */ |
740 | bool render_reclock_avail; | |
741 | bool lvds_downclock_avail; | |
18f9ed12 ZY |
742 | /* indicates the reduced downclock for LVDS*/ |
743 | int lvds_downclock; | |
652c393a JB |
744 | struct work_struct idle_work; |
745 | struct timer_list idle_timer; | |
746 | bool busy; | |
747 | u16 orig_clock; | |
6363ee6f ZY |
748 | int child_dev_num; |
749 | struct child_device_config *child_dev; | |
a2565377 | 750 | struct drm_connector *int_lvds_connector; |
aaa6fd2a | 751 | struct drm_connector *int_edp_connector; |
f97108d1 | 752 | |
c4804411 | 753 | bool mchbar_need_disable; |
f97108d1 | 754 | |
4912d041 BW |
755 | struct work_struct rps_work; |
756 | spinlock_t rps_lock; | |
757 | u32 pm_iir; | |
758 | ||
f97108d1 JB |
759 | u8 cur_delay; |
760 | u8 min_delay; | |
761 | u8 max_delay; | |
7648fa99 JB |
762 | u8 fmax; |
763 | u8 fstart; | |
764 | ||
05394f39 CW |
765 | u64 last_count1; |
766 | unsigned long last_time1; | |
4ed0b577 | 767 | unsigned long chipset_power; |
05394f39 CW |
768 | u64 last_count2; |
769 | struct timespec last_time2; | |
770 | unsigned long gfx_power; | |
771 | int c_m; | |
772 | int r_t; | |
773 | u8 corr; | |
7648fa99 | 774 | spinlock_t *mchdev_lock; |
b5e50c3f JB |
775 | |
776 | enum no_fbc_reason no_fbc_reason; | |
38651674 | 777 | |
20bf377e JB |
778 | struct drm_mm_node *compressed_fb; |
779 | struct drm_mm_node *compressed_llb; | |
34dc4d44 | 780 | |
ae681d96 CW |
781 | unsigned long last_gpu_reset; |
782 | ||
8be48d92 DA |
783 | /* list of fbdev register on this device */ |
784 | struct intel_fbdev *fbdev; | |
e953fd7b | 785 | |
aaa6fd2a MG |
786 | struct backlight_device *backlight; |
787 | ||
e953fd7b | 788 | struct drm_property *broadcast_rgb_property; |
3f43c48d | 789 | struct drm_property *force_audio_property; |
1da177e4 LT |
790 | } drm_i915_private_t; |
791 | ||
b1d7e4b4 WF |
792 | enum hdmi_force_audio { |
793 | HDMI_AUDIO_OFF_DVI = -2, /* no aux data for HDMI-DVI converter */ | |
794 | HDMI_AUDIO_OFF, /* force turn off HDMI audio */ | |
795 | HDMI_AUDIO_AUTO, /* trust EDID */ | |
796 | HDMI_AUDIO_ON, /* force turn on HDMI audio */ | |
797 | }; | |
798 | ||
93dfb40c CW |
799 | enum i915_cache_level { |
800 | I915_CACHE_NONE, | |
801 | I915_CACHE_LLC, | |
802 | I915_CACHE_LLC_MLC, /* gen6+ */ | |
803 | }; | |
804 | ||
673a394b | 805 | struct drm_i915_gem_object { |
c397b908 | 806 | struct drm_gem_object base; |
673a394b EA |
807 | |
808 | /** Current space allocated to this object in the GTT, if any. */ | |
809 | struct drm_mm_node *gtt_space; | |
93a37f20 | 810 | struct list_head gtt_list; |
673a394b EA |
811 | |
812 | /** This object's place on the active/flushing/inactive lists */ | |
69dc4987 CW |
813 | struct list_head ring_list; |
814 | struct list_head mm_list; | |
99fcb766 DV |
815 | /** This object's place on GPU write list */ |
816 | struct list_head gpu_write_list; | |
432e58ed CW |
817 | /** This object's place in the batchbuffer or on the eviction list */ |
818 | struct list_head exec_list; | |
673a394b EA |
819 | |
820 | /** | |
821 | * This is set if the object is on the active or flushing lists | |
822 | * (has pending rendering), and is not set if it's on inactive (ready | |
823 | * to be unbound). | |
824 | */ | |
0206e353 | 825 | unsigned int active:1; |
673a394b EA |
826 | |
827 | /** | |
828 | * This is set if the object has been written to since last bound | |
829 | * to the GTT | |
830 | */ | |
0206e353 | 831 | unsigned int dirty:1; |
778c3544 | 832 | |
87ca9c8a CW |
833 | /** |
834 | * This is set if the object has been written to since the last | |
835 | * GPU flush. | |
836 | */ | |
0206e353 | 837 | unsigned int pending_gpu_write:1; |
87ca9c8a | 838 | |
778c3544 DV |
839 | /** |
840 | * Fence register bits (if any) for this object. Will be set | |
841 | * as needed when mapped into the GTT. | |
842 | * Protected by dev->struct_mutex. | |
778c3544 | 843 | */ |
4b9de737 | 844 | signed int fence_reg:I915_MAX_NUM_FENCE_BITS; |
778c3544 | 845 | |
778c3544 DV |
846 | /** |
847 | * Advice: are the backing pages purgeable? | |
848 | */ | |
0206e353 | 849 | unsigned int madv:2; |
778c3544 | 850 | |
778c3544 DV |
851 | /** |
852 | * Current tiling mode for the object. | |
853 | */ | |
0206e353 AJ |
854 | unsigned int tiling_mode:2; |
855 | unsigned int tiling_changed:1; | |
778c3544 DV |
856 | |
857 | /** How many users have pinned this object in GTT space. The following | |
858 | * users can each hold at most one reference: pwrite/pread, pin_ioctl | |
859 | * (via user_pin_count), execbuffer (objects are not allowed multiple | |
860 | * times for the same batchbuffer), and the framebuffer code. When | |
861 | * switching/pageflipping, the framebuffer code has at most two buffers | |
862 | * pinned per crtc. | |
863 | * | |
864 | * In the worst case this is 1 + 1 + 1 + 2*2 = 7. That would fit into 3 | |
865 | * bits with absolutely no headroom. So use 4 bits. */ | |
0206e353 | 866 | unsigned int pin_count:4; |
778c3544 | 867 | #define DRM_I915_GEM_OBJECT_MAX_PIN_COUNT 0xf |
673a394b | 868 | |
75e9e915 DV |
869 | /** |
870 | * Is the object at the current location in the gtt mappable and | |
871 | * fenceable? Used to avoid costly recalculations. | |
872 | */ | |
0206e353 | 873 | unsigned int map_and_fenceable:1; |
75e9e915 | 874 | |
fb7d516a DV |
875 | /** |
876 | * Whether the current gtt mapping needs to be mappable (and isn't just | |
877 | * mappable by accident). Track pin and fault separate for a more | |
878 | * accurate mappable working set. | |
879 | */ | |
0206e353 AJ |
880 | unsigned int fault_mappable:1; |
881 | unsigned int pin_mappable:1; | |
fb7d516a | 882 | |
caea7476 CW |
883 | /* |
884 | * Is the GPU currently using a fence to access this buffer, | |
885 | */ | |
886 | unsigned int pending_fenced_gpu_access:1; | |
887 | unsigned int fenced_gpu_access:1; | |
888 | ||
93dfb40c CW |
889 | unsigned int cache_level:2; |
890 | ||
7bddb01f | 891 | unsigned int has_aliasing_ppgtt_mapping:1; |
74898d7e | 892 | unsigned int has_global_gtt_mapping:1; |
7bddb01f | 893 | |
856fa198 | 894 | struct page **pages; |
673a394b | 895 | |
185cbcb3 DV |
896 | /** |
897 | * DMAR support | |
898 | */ | |
899 | struct scatterlist *sg_list; | |
900 | int num_sg; | |
901 | ||
67731b87 CW |
902 | /** |
903 | * Used for performing relocations during execbuffer insertion. | |
904 | */ | |
905 | struct hlist_node exec_node; | |
906 | unsigned long exec_handle; | |
6fe4f140 | 907 | struct drm_i915_gem_exec_object2 *exec_entry; |
67731b87 | 908 | |
673a394b EA |
909 | /** |
910 | * Current offset of the object in GTT space. | |
911 | * | |
912 | * This is the same as gtt_space->start | |
913 | */ | |
914 | uint32_t gtt_offset; | |
e67b8ce1 | 915 | |
673a394b EA |
916 | /** Breadcrumb of last rendering to the buffer. */ |
917 | uint32_t last_rendering_seqno; | |
caea7476 CW |
918 | struct intel_ring_buffer *ring; |
919 | ||
920 | /** Breadcrumb of last fenced GPU access to the buffer. */ | |
921 | uint32_t last_fenced_seqno; | |
922 | struct intel_ring_buffer *last_fenced_ring; | |
673a394b | 923 | |
778c3544 | 924 | /** Current tiling stride for the object, if it's tiled. */ |
de151cf6 | 925 | uint32_t stride; |
673a394b | 926 | |
280b713b | 927 | /** Record of address bit 17 of each page at last unbind. */ |
d312ec25 | 928 | unsigned long *bit_17; |
280b713b | 929 | |
ba1eb1d8 | 930 | |
673a394b | 931 | /** |
e47c68e9 EA |
932 | * If present, while GEM_DOMAIN_CPU is in the read domain this array |
933 | * flags which individual pages are valid. | |
673a394b EA |
934 | */ |
935 | uint8_t *page_cpu_valid; | |
79e53945 JB |
936 | |
937 | /** User space pin count and filp owning the pin */ | |
938 | uint32_t user_pin_count; | |
939 | struct drm_file *pin_filp; | |
71acb5eb DA |
940 | |
941 | /** for phy allocated objects */ | |
942 | struct drm_i915_gem_phys_object *phys_obj; | |
b70d11da | 943 | |
6b95a207 KH |
944 | /** |
945 | * Number of crtcs where this object is currently the fb, but | |
946 | * will be page flipped away on the next vblank. When it | |
947 | * reaches 0, dev_priv->pending_flip_queue will be woken up. | |
948 | */ | |
949 | atomic_t pending_flip; | |
673a394b EA |
950 | }; |
951 | ||
62b8b215 | 952 | #define to_intel_bo(x) container_of(x, struct drm_i915_gem_object, base) |
23010e43 | 953 | |
673a394b EA |
954 | /** |
955 | * Request queue structure. | |
956 | * | |
957 | * The request queue allows us to note sequence numbers that have been emitted | |
958 | * and may be associated with active buffers to be retired. | |
959 | * | |
960 | * By keeping this list, we can avoid having to do questionable | |
961 | * sequence-number comparisons on buffer last_rendering_seqnos, and associate | |
962 | * an emission time with seqnos for tracking how far ahead of the GPU we are. | |
963 | */ | |
964 | struct drm_i915_gem_request { | |
852835f3 ZN |
965 | /** On Which ring this request was generated */ |
966 | struct intel_ring_buffer *ring; | |
967 | ||
673a394b EA |
968 | /** GEM sequence number associated with this request. */ |
969 | uint32_t seqno; | |
970 | ||
a71d8d94 CW |
971 | /** Postion in the ringbuffer of the end of the request */ |
972 | u32 tail; | |
973 | ||
673a394b EA |
974 | /** Time at which this request was emitted, in jiffies. */ |
975 | unsigned long emitted_jiffies; | |
976 | ||
b962442e | 977 | /** global list entry for this request */ |
673a394b | 978 | struct list_head list; |
b962442e | 979 | |
f787a5f5 | 980 | struct drm_i915_file_private *file_priv; |
b962442e EA |
981 | /** file_priv list entry for this request */ |
982 | struct list_head client_list; | |
673a394b EA |
983 | }; |
984 | ||
985 | struct drm_i915_file_private { | |
986 | struct { | |
1c25595f | 987 | struct spinlock lock; |
b962442e | 988 | struct list_head request_list; |
673a394b EA |
989 | } mm; |
990 | }; | |
991 | ||
cae5852d ZN |
992 | #define INTEL_INFO(dev) (((struct drm_i915_private *) (dev)->dev_private)->info) |
993 | ||
994 | #define IS_I830(dev) ((dev)->pci_device == 0x3577) | |
995 | #define IS_845G(dev) ((dev)->pci_device == 0x2562) | |
996 | #define IS_I85X(dev) (INTEL_INFO(dev)->is_i85x) | |
997 | #define IS_I865G(dev) ((dev)->pci_device == 0x2572) | |
998 | #define IS_I915G(dev) (INTEL_INFO(dev)->is_i915g) | |
999 | #define IS_I915GM(dev) ((dev)->pci_device == 0x2592) | |
1000 | #define IS_I945G(dev) ((dev)->pci_device == 0x2772) | |
1001 | #define IS_I945GM(dev) (INTEL_INFO(dev)->is_i945gm) | |
1002 | #define IS_BROADWATER(dev) (INTEL_INFO(dev)->is_broadwater) | |
1003 | #define IS_CRESTLINE(dev) (INTEL_INFO(dev)->is_crestline) | |
1004 | #define IS_GM45(dev) ((dev)->pci_device == 0x2A42) | |
1005 | #define IS_G4X(dev) (INTEL_INFO(dev)->is_g4x) | |
1006 | #define IS_PINEVIEW_G(dev) ((dev)->pci_device == 0xa001) | |
1007 | #define IS_PINEVIEW_M(dev) ((dev)->pci_device == 0xa011) | |
1008 | #define IS_PINEVIEW(dev) (INTEL_INFO(dev)->is_pineview) | |
1009 | #define IS_G33(dev) (INTEL_INFO(dev)->is_g33) | |
1010 | #define IS_IRONLAKE_D(dev) ((dev)->pci_device == 0x0042) | |
1011 | #define IS_IRONLAKE_M(dev) ((dev)->pci_device == 0x0046) | |
4b65177b | 1012 | #define IS_IVYBRIDGE(dev) (INTEL_INFO(dev)->is_ivybridge) |
cae5852d ZN |
1013 | #define IS_MOBILE(dev) (INTEL_INFO(dev)->is_mobile) |
1014 | ||
85436696 JB |
1015 | /* |
1016 | * The genX designation typically refers to the render engine, so render | |
1017 | * capability related checks should use IS_GEN, while display and other checks | |
1018 | * have their own (e.g. HAS_PCH_SPLIT for ILK+ display, IS_foo for particular | |
1019 | * chips, etc.). | |
1020 | */ | |
cae5852d ZN |
1021 | #define IS_GEN2(dev) (INTEL_INFO(dev)->gen == 2) |
1022 | #define IS_GEN3(dev) (INTEL_INFO(dev)->gen == 3) | |
1023 | #define IS_GEN4(dev) (INTEL_INFO(dev)->gen == 4) | |
1024 | #define IS_GEN5(dev) (INTEL_INFO(dev)->gen == 5) | |
1025 | #define IS_GEN6(dev) (INTEL_INFO(dev)->gen == 6) | |
85436696 | 1026 | #define IS_GEN7(dev) (INTEL_INFO(dev)->gen == 7) |
cae5852d ZN |
1027 | |
1028 | #define HAS_BSD(dev) (INTEL_INFO(dev)->has_bsd_ring) | |
1029 | #define HAS_BLT(dev) (INTEL_INFO(dev)->has_blt_ring) | |
3d29b842 | 1030 | #define HAS_LLC(dev) (INTEL_INFO(dev)->has_llc) |
cae5852d ZN |
1031 | #define I915_NEED_GFX_HWS(dev) (INTEL_INFO(dev)->need_gfx_hws) |
1032 | ||
1d2a314c DV |
1033 | #define HAS_ALIASING_PPGTT(dev) (INTEL_INFO(dev)->gen >=6) |
1034 | ||
05394f39 | 1035 | #define HAS_OVERLAY(dev) (INTEL_INFO(dev)->has_overlay) |
cae5852d ZN |
1036 | #define OVERLAY_NEEDS_PHYSICAL(dev) (INTEL_INFO(dev)->overlay_needs_physical) |
1037 | ||
1038 | /* With the 945 and later, Y tiling got adjusted so that it was 32 128-byte | |
1039 | * rows, which changed the alignment requirements and fence programming. | |
1040 | */ | |
1041 | #define HAS_128_BYTE_Y_TILING(dev) (!IS_GEN2(dev) && !(IS_I915G(dev) || \ | |
1042 | IS_I915GM(dev))) | |
1043 | #define SUPPORTS_DIGITAL_OUTPUTS(dev) (!IS_GEN2(dev) && !IS_PINEVIEW(dev)) | |
1044 | #define SUPPORTS_INTEGRATED_HDMI(dev) (IS_G4X(dev) || IS_GEN5(dev)) | |
1045 | #define SUPPORTS_INTEGRATED_DP(dev) (IS_G4X(dev) || IS_GEN5(dev)) | |
1046 | #define SUPPORTS_EDP(dev) (IS_IRONLAKE_M(dev)) | |
1047 | #define SUPPORTS_TV(dev) (INTEL_INFO(dev)->supports_tv) | |
1048 | #define I915_HAS_HOTPLUG(dev) (INTEL_INFO(dev)->has_hotplug) | |
1049 | /* dsparb controlled by hw only */ | |
1050 | #define DSPARB_HWCONTROL(dev) (IS_G4X(dev) || IS_IRONLAKE(dev)) | |
1051 | ||
1052 | #define HAS_FW_BLC(dev) (INTEL_INFO(dev)->gen > 2) | |
1053 | #define HAS_PIPE_CXSR(dev) (INTEL_INFO(dev)->has_pipe_cxsr) | |
1054 | #define I915_HAS_FBC(dev) (INTEL_INFO(dev)->has_fbc) | |
cae5852d | 1055 | |
eceae481 JB |
1056 | #define HAS_PCH_SPLIT(dev) (IS_GEN5(dev) || IS_GEN6(dev) || IS_IVYBRIDGE(dev)) |
1057 | #define HAS_PIPE_CONTROL(dev) (INTEL_INFO(dev)->gen >= 5) | |
cae5852d ZN |
1058 | |
1059 | #define INTEL_PCH_TYPE(dev) (((struct drm_i915_private *)(dev)->dev_private)->pch_type) | |
1060 | #define HAS_PCH_CPT(dev) (INTEL_PCH_TYPE(dev) == PCH_CPT) | |
1061 | #define HAS_PCH_IBX(dev) (INTEL_PCH_TYPE(dev) == PCH_IBX) | |
1062 | ||
05394f39 CW |
1063 | #include "i915_trace.h" |
1064 | ||
c153f45f | 1065 | extern struct drm_ioctl_desc i915_ioctls[]; |
b3a83639 | 1066 | extern int i915_max_ioctl; |
a35d9d3c BW |
1067 | extern unsigned int i915_fbpercrtc __always_unused; |
1068 | extern int i915_panel_ignore_lid __read_mostly; | |
1069 | extern unsigned int i915_powersave __read_mostly; | |
f45b5557 | 1070 | extern int i915_semaphores __read_mostly; |
a35d9d3c | 1071 | extern unsigned int i915_lvds_downclock __read_mostly; |
121d527a | 1072 | extern int i915_lvds_channel_mode __read_mostly; |
4415e63b | 1073 | extern int i915_panel_use_ssc __read_mostly; |
a35d9d3c | 1074 | extern int i915_vbt_sdvo_panel_type __read_mostly; |
c0f372b3 | 1075 | extern int i915_enable_rc6 __read_mostly; |
4415e63b | 1076 | extern int i915_enable_fbc __read_mostly; |
a35d9d3c | 1077 | extern bool i915_enable_hangcheck __read_mostly; |
e21af88d | 1078 | extern bool i915_enable_ppgtt __read_mostly; |
b3a83639 | 1079 | |
6a9ee8af DA |
1080 | extern int i915_suspend(struct drm_device *dev, pm_message_t state); |
1081 | extern int i915_resume(struct drm_device *dev); | |
7c1c2871 DA |
1082 | extern int i915_master_create(struct drm_device *dev, struct drm_master *master); |
1083 | extern void i915_master_destroy(struct drm_device *dev, struct drm_master *master); | |
1084 | ||
1da177e4 | 1085 | /* i915_dma.c */ |
84b1fd10 | 1086 | extern void i915_kernel_lost_context(struct drm_device * dev); |
22eae947 | 1087 | extern int i915_driver_load(struct drm_device *, unsigned long flags); |
ba8bbcf6 | 1088 | extern int i915_driver_unload(struct drm_device *); |
673a394b | 1089 | extern int i915_driver_open(struct drm_device *dev, struct drm_file *file_priv); |
84b1fd10 | 1090 | extern void i915_driver_lastclose(struct drm_device * dev); |
6c340eac EA |
1091 | extern void i915_driver_preclose(struct drm_device *dev, |
1092 | struct drm_file *file_priv); | |
673a394b EA |
1093 | extern void i915_driver_postclose(struct drm_device *dev, |
1094 | struct drm_file *file_priv); | |
84b1fd10 | 1095 | extern int i915_driver_device_is_agp(struct drm_device * dev); |
0d6aa60b DA |
1096 | extern long i915_compat_ioctl(struct file *filp, unsigned int cmd, |
1097 | unsigned long arg); | |
673a394b | 1098 | extern int i915_emit_box(struct drm_device *dev, |
c4e7a414 CW |
1099 | struct drm_clip_rect *box, |
1100 | int DR1, int DR4); | |
f803aa55 | 1101 | extern int i915_reset(struct drm_device *dev, u8 flags); |
7648fa99 JB |
1102 | extern unsigned long i915_chipset_val(struct drm_i915_private *dev_priv); |
1103 | extern unsigned long i915_mch_val(struct drm_i915_private *dev_priv); | |
1104 | extern unsigned long i915_gfx_val(struct drm_i915_private *dev_priv); | |
1105 | extern void i915_update_gfx_val(struct drm_i915_private *dev_priv); | |
1106 | ||
af6061af | 1107 | |
1da177e4 | 1108 | /* i915_irq.c */ |
f65d9421 | 1109 | void i915_hangcheck_elapsed(unsigned long data); |
527f9e90 | 1110 | void i915_handle_error(struct drm_device *dev, bool wedged); |
c153f45f EA |
1111 | extern int i915_irq_emit(struct drm_device *dev, void *data, |
1112 | struct drm_file *file_priv); | |
1113 | extern int i915_irq_wait(struct drm_device *dev, void *data, | |
1114 | struct drm_file *file_priv); | |
1da177e4 | 1115 | |
f71d4af4 | 1116 | extern void intel_irq_init(struct drm_device *dev); |
b1f14ad0 | 1117 | |
c153f45f EA |
1118 | extern int i915_vblank_pipe_set(struct drm_device *dev, void *data, |
1119 | struct drm_file *file_priv); | |
1120 | extern int i915_vblank_pipe_get(struct drm_device *dev, void *data, | |
1121 | struct drm_file *file_priv); | |
1122 | extern int i915_vblank_swap(struct drm_device *dev, void *data, | |
1123 | struct drm_file *file_priv); | |
1da177e4 | 1124 | |
7c463586 KP |
1125 | void |
1126 | i915_enable_pipestat(drm_i915_private_t *dev_priv, int pipe, u32 mask); | |
1127 | ||
1128 | void | |
1129 | i915_disable_pipestat(drm_i915_private_t *dev_priv, int pipe, u32 mask); | |
1130 | ||
0206e353 | 1131 | void intel_enable_asle(struct drm_device *dev); |
01c66889 | 1132 | |
3bd3c932 CW |
1133 | #ifdef CONFIG_DEBUG_FS |
1134 | extern void i915_destroy_error_state(struct drm_device *dev); | |
1135 | #else | |
1136 | #define i915_destroy_error_state(x) | |
1137 | #endif | |
1138 | ||
7c463586 | 1139 | |
673a394b EA |
1140 | /* i915_gem.c */ |
1141 | int i915_gem_init_ioctl(struct drm_device *dev, void *data, | |
1142 | struct drm_file *file_priv); | |
1143 | int i915_gem_create_ioctl(struct drm_device *dev, void *data, | |
1144 | struct drm_file *file_priv); | |
1145 | int i915_gem_pread_ioctl(struct drm_device *dev, void *data, | |
1146 | struct drm_file *file_priv); | |
1147 | int i915_gem_pwrite_ioctl(struct drm_device *dev, void *data, | |
1148 | struct drm_file *file_priv); | |
1149 | int i915_gem_mmap_ioctl(struct drm_device *dev, void *data, | |
1150 | struct drm_file *file_priv); | |
de151cf6 JB |
1151 | int i915_gem_mmap_gtt_ioctl(struct drm_device *dev, void *data, |
1152 | struct drm_file *file_priv); | |
673a394b EA |
1153 | int i915_gem_set_domain_ioctl(struct drm_device *dev, void *data, |
1154 | struct drm_file *file_priv); | |
1155 | int i915_gem_sw_finish_ioctl(struct drm_device *dev, void *data, | |
1156 | struct drm_file *file_priv); | |
1157 | int i915_gem_execbuffer(struct drm_device *dev, void *data, | |
1158 | struct drm_file *file_priv); | |
76446cac JB |
1159 | int i915_gem_execbuffer2(struct drm_device *dev, void *data, |
1160 | struct drm_file *file_priv); | |
673a394b EA |
1161 | int i915_gem_pin_ioctl(struct drm_device *dev, void *data, |
1162 | struct drm_file *file_priv); | |
1163 | int i915_gem_unpin_ioctl(struct drm_device *dev, void *data, | |
1164 | struct drm_file *file_priv); | |
1165 | int i915_gem_busy_ioctl(struct drm_device *dev, void *data, | |
1166 | struct drm_file *file_priv); | |
1167 | int i915_gem_throttle_ioctl(struct drm_device *dev, void *data, | |
1168 | struct drm_file *file_priv); | |
3ef94daa CW |
1169 | int i915_gem_madvise_ioctl(struct drm_device *dev, void *data, |
1170 | struct drm_file *file_priv); | |
673a394b EA |
1171 | int i915_gem_entervt_ioctl(struct drm_device *dev, void *data, |
1172 | struct drm_file *file_priv); | |
1173 | int i915_gem_leavevt_ioctl(struct drm_device *dev, void *data, | |
1174 | struct drm_file *file_priv); | |
1175 | int i915_gem_set_tiling(struct drm_device *dev, void *data, | |
1176 | struct drm_file *file_priv); | |
1177 | int i915_gem_get_tiling(struct drm_device *dev, void *data, | |
1178 | struct drm_file *file_priv); | |
5a125c3c EA |
1179 | int i915_gem_get_aperture_ioctl(struct drm_device *dev, void *data, |
1180 | struct drm_file *file_priv); | |
673a394b | 1181 | void i915_gem_load(struct drm_device *dev); |
673a394b | 1182 | int i915_gem_init_object(struct drm_gem_object *obj); |
db53a302 | 1183 | int __must_check i915_gem_flush_ring(struct intel_ring_buffer *ring, |
88241785 CW |
1184 | uint32_t invalidate_domains, |
1185 | uint32_t flush_domains); | |
05394f39 CW |
1186 | struct drm_i915_gem_object *i915_gem_alloc_object(struct drm_device *dev, |
1187 | size_t size); | |
673a394b | 1188 | void i915_gem_free_object(struct drm_gem_object *obj); |
2021746e CW |
1189 | int __must_check i915_gem_object_pin(struct drm_i915_gem_object *obj, |
1190 | uint32_t alignment, | |
1191 | bool map_and_fenceable); | |
05394f39 | 1192 | void i915_gem_object_unpin(struct drm_i915_gem_object *obj); |
2021746e | 1193 | int __must_check i915_gem_object_unbind(struct drm_i915_gem_object *obj); |
05394f39 | 1194 | void i915_gem_release_mmap(struct drm_i915_gem_object *obj); |
673a394b | 1195 | void i915_gem_lastclose(struct drm_device *dev); |
f787a5f5 | 1196 | |
54cf91dc | 1197 | int __must_check i915_mutex_lock_interruptible(struct drm_device *dev); |
ce453d81 | 1198 | int __must_check i915_gem_object_wait_rendering(struct drm_i915_gem_object *obj); |
54cf91dc | 1199 | void i915_gem_object_move_to_active(struct drm_i915_gem_object *obj, |
1ec14ad3 CW |
1200 | struct intel_ring_buffer *ring, |
1201 | u32 seqno); | |
54cf91dc | 1202 | |
ff72145b DA |
1203 | int i915_gem_dumb_create(struct drm_file *file_priv, |
1204 | struct drm_device *dev, | |
1205 | struct drm_mode_create_dumb *args); | |
1206 | int i915_gem_mmap_gtt(struct drm_file *file_priv, struct drm_device *dev, | |
1207 | uint32_t handle, uint64_t *offset); | |
1208 | int i915_gem_dumb_destroy(struct drm_file *file_priv, struct drm_device *dev, | |
0206e353 | 1209 | uint32_t handle); |
f787a5f5 CW |
1210 | /** |
1211 | * Returns true if seq1 is later than seq2. | |
1212 | */ | |
1213 | static inline bool | |
1214 | i915_seqno_passed(uint32_t seq1, uint32_t seq2) | |
1215 | { | |
1216 | return (int32_t)(seq1 - seq2) >= 0; | |
1217 | } | |
1218 | ||
53d227f2 | 1219 | u32 i915_gem_next_request_seqno(struct intel_ring_buffer *ring); |
54cf91dc | 1220 | |
d9e86c0e | 1221 | int __must_check i915_gem_object_get_fence(struct drm_i915_gem_object *obj, |
ce453d81 | 1222 | struct intel_ring_buffer *pipelined); |
d9e86c0e | 1223 | int __must_check i915_gem_object_put_fence(struct drm_i915_gem_object *obj); |
2021746e | 1224 | |
1690e1eb CW |
1225 | static inline void |
1226 | i915_gem_object_pin_fence(struct drm_i915_gem_object *obj) | |
1227 | { | |
1228 | if (obj->fence_reg != I915_FENCE_REG_NONE) { | |
1229 | struct drm_i915_private *dev_priv = obj->base.dev->dev_private; | |
1230 | dev_priv->fence_regs[obj->fence_reg].pin_count++; | |
1231 | } | |
1232 | } | |
1233 | ||
1234 | static inline void | |
1235 | i915_gem_object_unpin_fence(struct drm_i915_gem_object *obj) | |
1236 | { | |
1237 | if (obj->fence_reg != I915_FENCE_REG_NONE) { | |
1238 | struct drm_i915_private *dev_priv = obj->base.dev->dev_private; | |
1239 | dev_priv->fence_regs[obj->fence_reg].pin_count--; | |
1240 | } | |
1241 | } | |
1242 | ||
b09a1fec | 1243 | void i915_gem_retire_requests(struct drm_device *dev); |
a71d8d94 CW |
1244 | void i915_gem_retire_requests_ring(struct intel_ring_buffer *ring); |
1245 | ||
069efc1d | 1246 | void i915_gem_reset(struct drm_device *dev); |
05394f39 | 1247 | void i915_gem_clflush_object(struct drm_i915_gem_object *obj); |
2021746e CW |
1248 | int __must_check i915_gem_object_set_domain(struct drm_i915_gem_object *obj, |
1249 | uint32_t read_domains, | |
1250 | uint32_t write_domain); | |
a8198eea | 1251 | int __must_check i915_gem_object_finish_gpu(struct drm_i915_gem_object *obj); |
f691e2f4 DV |
1252 | int __must_check i915_gem_init_hw(struct drm_device *dev); |
1253 | void i915_gem_init_swizzling(struct drm_device *dev); | |
e21af88d | 1254 | void i915_gem_init_ppgtt(struct drm_device *dev); |
79e53945 | 1255 | void i915_gem_cleanup_ringbuffer(struct drm_device *dev); |
b93f9cf1 | 1256 | int __must_check i915_gpu_idle(struct drm_device *dev, bool do_retire); |
2021746e | 1257 | int __must_check i915_gem_idle(struct drm_device *dev); |
db53a302 CW |
1258 | int __must_check i915_add_request(struct intel_ring_buffer *ring, |
1259 | struct drm_file *file, | |
1260 | struct drm_i915_gem_request *request); | |
1261 | int __must_check i915_wait_request(struct intel_ring_buffer *ring, | |
b93f9cf1 BW |
1262 | uint32_t seqno, |
1263 | bool do_retire); | |
de151cf6 | 1264 | int i915_gem_fault(struct vm_area_struct *vma, struct vm_fault *vmf); |
2021746e CW |
1265 | int __must_check |
1266 | i915_gem_object_set_to_gtt_domain(struct drm_i915_gem_object *obj, | |
1267 | bool write); | |
1268 | int __must_check | |
2da3b9b9 CW |
1269 | i915_gem_object_pin_to_display_plane(struct drm_i915_gem_object *obj, |
1270 | u32 alignment, | |
2021746e | 1271 | struct intel_ring_buffer *pipelined); |
71acb5eb | 1272 | int i915_gem_attach_phys_object(struct drm_device *dev, |
05394f39 | 1273 | struct drm_i915_gem_object *obj, |
6eeefaf3 CW |
1274 | int id, |
1275 | int align); | |
71acb5eb | 1276 | void i915_gem_detach_phys_object(struct drm_device *dev, |
05394f39 | 1277 | struct drm_i915_gem_object *obj); |
71acb5eb | 1278 | void i915_gem_free_all_phys_object(struct drm_device *dev); |
05394f39 | 1279 | void i915_gem_release(struct drm_device *dev, struct drm_file *file); |
673a394b | 1280 | |
467cffba | 1281 | uint32_t |
e28f8711 CW |
1282 | i915_gem_get_unfenced_gtt_alignment(struct drm_device *dev, |
1283 | uint32_t size, | |
1284 | int tiling_mode); | |
467cffba | 1285 | |
e4ffd173 CW |
1286 | int i915_gem_object_set_cache_level(struct drm_i915_gem_object *obj, |
1287 | enum i915_cache_level cache_level); | |
1288 | ||
76aaf220 | 1289 | /* i915_gem_gtt.c */ |
1d2a314c DV |
1290 | int __must_check i915_gem_init_aliasing_ppgtt(struct drm_device *dev); |
1291 | void i915_gem_cleanup_aliasing_ppgtt(struct drm_device *dev); | |
7bddb01f DV |
1292 | void i915_ppgtt_bind_object(struct i915_hw_ppgtt *ppgtt, |
1293 | struct drm_i915_gem_object *obj, | |
1294 | enum i915_cache_level cache_level); | |
1295 | void i915_ppgtt_unbind_object(struct i915_hw_ppgtt *ppgtt, | |
1296 | struct drm_i915_gem_object *obj); | |
1d2a314c | 1297 | |
76aaf220 | 1298 | void i915_gem_restore_gtt_mappings(struct drm_device *dev); |
74163907 DV |
1299 | int __must_check i915_gem_gtt_prepare_object(struct drm_i915_gem_object *obj); |
1300 | void i915_gem_gtt_bind_object(struct drm_i915_gem_object *obj, | |
e4ffd173 | 1301 | enum i915_cache_level cache_level); |
05394f39 | 1302 | void i915_gem_gtt_unbind_object(struct drm_i915_gem_object *obj); |
74163907 | 1303 | void i915_gem_gtt_finish_object(struct drm_i915_gem_object *obj); |
644ec02b DV |
1304 | void i915_gem_init_global_gtt(struct drm_device *dev, |
1305 | unsigned long start, | |
1306 | unsigned long mappable_end, | |
1307 | unsigned long end); | |
76aaf220 | 1308 | |
b47eb4a2 | 1309 | /* i915_gem_evict.c */ |
2021746e CW |
1310 | int __must_check i915_gem_evict_something(struct drm_device *dev, int min_size, |
1311 | unsigned alignment, bool mappable); | |
1312 | int __must_check i915_gem_evict_everything(struct drm_device *dev, | |
1313 | bool purgeable_only); | |
1314 | int __must_check i915_gem_evict_inactive(struct drm_device *dev, | |
1315 | bool purgeable_only); | |
b47eb4a2 | 1316 | |
673a394b EA |
1317 | /* i915_gem_tiling.c */ |
1318 | void i915_gem_detect_bit_6_swizzle(struct drm_device *dev); | |
05394f39 CW |
1319 | void i915_gem_object_do_bit_17_swizzle(struct drm_i915_gem_object *obj); |
1320 | void i915_gem_object_save_bit_17_swizzle(struct drm_i915_gem_object *obj); | |
673a394b EA |
1321 | |
1322 | /* i915_gem_debug.c */ | |
05394f39 | 1323 | void i915_gem_dump_object(struct drm_i915_gem_object *obj, int len, |
673a394b | 1324 | const char *where, uint32_t mark); |
23bc5982 CW |
1325 | #if WATCH_LISTS |
1326 | int i915_verify_lists(struct drm_device *dev); | |
673a394b | 1327 | #else |
23bc5982 | 1328 | #define i915_verify_lists(dev) 0 |
673a394b | 1329 | #endif |
05394f39 CW |
1330 | void i915_gem_object_check_coherency(struct drm_i915_gem_object *obj, |
1331 | int handle); | |
1332 | void i915_gem_dump_object(struct drm_i915_gem_object *obj, int len, | |
673a394b | 1333 | const char *where, uint32_t mark); |
1da177e4 | 1334 | |
2017263e | 1335 | /* i915_debugfs.c */ |
27c202ad BG |
1336 | int i915_debugfs_init(struct drm_minor *minor); |
1337 | void i915_debugfs_cleanup(struct drm_minor *minor); | |
2017263e | 1338 | |
317c35d1 JB |
1339 | /* i915_suspend.c */ |
1340 | extern int i915_save_state(struct drm_device *dev); | |
1341 | extern int i915_restore_state(struct drm_device *dev); | |
0a3e67a4 JB |
1342 | |
1343 | /* i915_suspend.c */ | |
1344 | extern int i915_save_state(struct drm_device *dev); | |
1345 | extern int i915_restore_state(struct drm_device *dev); | |
317c35d1 | 1346 | |
f899fc64 CW |
1347 | /* intel_i2c.c */ |
1348 | extern int intel_setup_gmbus(struct drm_device *dev); | |
1349 | extern void intel_teardown_gmbus(struct drm_device *dev); | |
e957d772 CW |
1350 | extern void intel_gmbus_set_speed(struct i2c_adapter *adapter, int speed); |
1351 | extern void intel_gmbus_force_bit(struct i2c_adapter *adapter, bool force_bit); | |
b8232e90 CW |
1352 | extern inline bool intel_gmbus_is_forced_bit(struct i2c_adapter *adapter) |
1353 | { | |
1354 | return container_of(adapter, struct intel_gmbus, adapter)->force_bit; | |
1355 | } | |
f899fc64 CW |
1356 | extern void intel_i2c_reset(struct drm_device *dev); |
1357 | ||
3b617967 | 1358 | /* intel_opregion.c */ |
44834a67 CW |
1359 | extern int intel_opregion_setup(struct drm_device *dev); |
1360 | #ifdef CONFIG_ACPI | |
1361 | extern void intel_opregion_init(struct drm_device *dev); | |
1362 | extern void intel_opregion_fini(struct drm_device *dev); | |
3b617967 CW |
1363 | extern void intel_opregion_asle_intr(struct drm_device *dev); |
1364 | extern void intel_opregion_gse_intr(struct drm_device *dev); | |
1365 | extern void intel_opregion_enable_asle(struct drm_device *dev); | |
65e082c9 | 1366 | #else |
44834a67 CW |
1367 | static inline void intel_opregion_init(struct drm_device *dev) { return; } |
1368 | static inline void intel_opregion_fini(struct drm_device *dev) { return; } | |
3b617967 CW |
1369 | static inline void intel_opregion_asle_intr(struct drm_device *dev) { return; } |
1370 | static inline void intel_opregion_gse_intr(struct drm_device *dev) { return; } | |
1371 | static inline void intel_opregion_enable_asle(struct drm_device *dev) { return; } | |
65e082c9 | 1372 | #endif |
8ee1c3db | 1373 | |
723bfd70 JB |
1374 | /* intel_acpi.c */ |
1375 | #ifdef CONFIG_ACPI | |
1376 | extern void intel_register_dsm_handler(void); | |
1377 | extern void intel_unregister_dsm_handler(void); | |
1378 | #else | |
1379 | static inline void intel_register_dsm_handler(void) { return; } | |
1380 | static inline void intel_unregister_dsm_handler(void) { return; } | |
1381 | #endif /* CONFIG_ACPI */ | |
1382 | ||
79e53945 JB |
1383 | /* modesetting */ |
1384 | extern void intel_modeset_init(struct drm_device *dev); | |
2c7111db | 1385 | extern void intel_modeset_gem_init(struct drm_device *dev); |
79e53945 | 1386 | extern void intel_modeset_cleanup(struct drm_device *dev); |
28d52043 | 1387 | extern int intel_modeset_vga_set_state(struct drm_device *dev, bool state); |
ee5382ae | 1388 | extern bool intel_fbc_enabled(struct drm_device *dev); |
43a9539f | 1389 | extern void intel_disable_fbc(struct drm_device *dev); |
7648fa99 | 1390 | extern bool ironlake_set_drps(struct drm_device *dev, u8 val); |
9fb526db | 1391 | extern void ironlake_init_pch_refclk(struct drm_device *dev); |
d5bb081b | 1392 | extern void ironlake_enable_rc6(struct drm_device *dev); |
3b8d8d91 | 1393 | extern void gen6_set_rps(struct drm_device *dev, u8 val); |
0206e353 AJ |
1394 | extern void intel_detect_pch(struct drm_device *dev); |
1395 | extern int intel_trans_dp_port_sel(struct drm_crtc *crtc); | |
3bad0781 | 1396 | |
8d715f00 KP |
1397 | extern void __gen6_gt_force_wake_get(struct drm_i915_private *dev_priv); |
1398 | extern void __gen6_gt_force_wake_mt_get(struct drm_i915_private *dev_priv); | |
1399 | extern void __gen6_gt_force_wake_put(struct drm_i915_private *dev_priv); | |
1400 | extern void __gen6_gt_force_wake_mt_put(struct drm_i915_private *dev_priv); | |
1401 | ||
6ef3d427 | 1402 | /* overlay */ |
3bd3c932 | 1403 | #ifdef CONFIG_DEBUG_FS |
6ef3d427 CW |
1404 | extern struct intel_overlay_error_state *intel_overlay_capture_error_state(struct drm_device *dev); |
1405 | extern void intel_overlay_print_error_state(struct seq_file *m, struct intel_overlay_error_state *error); | |
c4a1d9e4 CW |
1406 | |
1407 | extern struct intel_display_error_state *intel_display_capture_error_state(struct drm_device *dev); | |
1408 | extern void intel_display_print_error_state(struct seq_file *m, | |
1409 | struct drm_device *dev, | |
1410 | struct intel_display_error_state *error); | |
3bd3c932 | 1411 | #endif |
6ef3d427 | 1412 | |
1ec14ad3 CW |
1413 | #define LP_RING(d) (&((struct drm_i915_private *)(d))->ring[RCS]) |
1414 | ||
1415 | #define BEGIN_LP_RING(n) \ | |
1416 | intel_ring_begin(LP_RING(dev_priv), (n)) | |
1417 | ||
1418 | #define OUT_RING(x) \ | |
1419 | intel_ring_emit(LP_RING(dev_priv), x) | |
1420 | ||
1421 | #define ADVANCE_LP_RING() \ | |
1422 | intel_ring_advance(LP_RING(dev_priv)) | |
1423 | ||
546b0974 EA |
1424 | /** |
1425 | * Lock test for when it's just for synchronization of ring access. | |
1426 | * | |
1427 | * In that case, we don't need to do it when GEM is initialized as nobody else | |
1428 | * has access to the ring. | |
1429 | */ | |
05394f39 | 1430 | #define RING_LOCK_TEST_WITH_RETURN(dev, file) do { \ |
1ec14ad3 | 1431 | if (LP_RING(dev->dev_private)->obj == NULL) \ |
05394f39 | 1432 | LOCK_TEST_WITH_RETURN(dev, file); \ |
546b0974 EA |
1433 | } while (0) |
1434 | ||
b7287d80 BW |
1435 | /* On SNB platform, before reading ring registers forcewake bit |
1436 | * must be set to prevent GT core from power down and stale values being | |
1437 | * returned. | |
1438 | */ | |
fcca7926 BW |
1439 | void gen6_gt_force_wake_get(struct drm_i915_private *dev_priv); |
1440 | void gen6_gt_force_wake_put(struct drm_i915_private *dev_priv); | |
67a3744f | 1441 | int __gen6_gt_wait_for_fifo(struct drm_i915_private *dev_priv); |
b7287d80 | 1442 | |
5f75377d | 1443 | #define __i915_read(x, y) \ |
f7000883 | 1444 | u##x i915_read##x(struct drm_i915_private *dev_priv, u32 reg); |
fcca7926 | 1445 | |
5f75377d KP |
1446 | __i915_read(8, b) |
1447 | __i915_read(16, w) | |
1448 | __i915_read(32, l) | |
1449 | __i915_read(64, q) | |
1450 | #undef __i915_read | |
1451 | ||
1452 | #define __i915_write(x, y) \ | |
f7000883 AK |
1453 | void i915_write##x(struct drm_i915_private *dev_priv, u32 reg, u##x val); |
1454 | ||
5f75377d KP |
1455 | __i915_write(8, b) |
1456 | __i915_write(16, w) | |
1457 | __i915_write(32, l) | |
1458 | __i915_write(64, q) | |
1459 | #undef __i915_write | |
1460 | ||
1461 | #define I915_READ8(reg) i915_read8(dev_priv, (reg)) | |
1462 | #define I915_WRITE8(reg, val) i915_write8(dev_priv, (reg), (val)) | |
1463 | ||
1464 | #define I915_READ16(reg) i915_read16(dev_priv, (reg)) | |
1465 | #define I915_WRITE16(reg, val) i915_write16(dev_priv, (reg), (val)) | |
1466 | #define I915_READ16_NOTRACE(reg) readw(dev_priv->regs + (reg)) | |
1467 | #define I915_WRITE16_NOTRACE(reg, val) writew(val, dev_priv->regs + (reg)) | |
1468 | ||
1469 | #define I915_READ(reg) i915_read32(dev_priv, (reg)) | |
1470 | #define I915_WRITE(reg, val) i915_write32(dev_priv, (reg), (val)) | |
cae5852d ZN |
1471 | #define I915_READ_NOTRACE(reg) readl(dev_priv->regs + (reg)) |
1472 | #define I915_WRITE_NOTRACE(reg, val) writel(val, dev_priv->regs + (reg)) | |
5f75377d KP |
1473 | |
1474 | #define I915_WRITE64(reg, val) i915_write64(dev_priv, (reg), (val)) | |
1475 | #define I915_READ64(reg) i915_read64(dev_priv, (reg)) | |
cae5852d ZN |
1476 | |
1477 | #define POSTING_READ(reg) (void)I915_READ_NOTRACE(reg) | |
1478 | #define POSTING_READ16(reg) (void)I915_READ16_NOTRACE(reg) | |
1479 | ||
ba4f01a3 | 1480 | |
1da177e4 | 1481 | #endif |