]>
Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* i915_drv.h -- Private header for the I915 driver -*- linux-c -*- |
2 | */ | |
0d6aa60b | 3 | /* |
bc54fd1a | 4 | * |
1da177e4 LT |
5 | * Copyright 2003 Tungsten Graphics, Inc., Cedar Park, Texas. |
6 | * All Rights Reserved. | |
bc54fd1a DA |
7 | * |
8 | * Permission is hereby granted, free of charge, to any person obtaining a | |
9 | * copy of this software and associated documentation files (the | |
10 | * "Software"), to deal in the Software without restriction, including | |
11 | * without limitation the rights to use, copy, modify, merge, publish, | |
12 | * distribute, sub license, and/or sell copies of the Software, and to | |
13 | * permit persons to whom the Software is furnished to do so, subject to | |
14 | * the following conditions: | |
15 | * | |
16 | * The above copyright notice and this permission notice (including the | |
17 | * next paragraph) shall be included in all copies or substantial portions | |
18 | * of the Software. | |
19 | * | |
20 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS | |
21 | * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF | |
22 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. | |
23 | * IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR | |
24 | * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, | |
25 | * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE | |
26 | * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE. | |
27 | * | |
0d6aa60b | 28 | */ |
1da177e4 LT |
29 | |
30 | #ifndef _I915_DRV_H_ | |
31 | #define _I915_DRV_H_ | |
32 | ||
585fb111 | 33 | #include "i915_reg.h" |
79e53945 | 34 | #include "intel_bios.h" |
8187a2b7 | 35 | #include "intel_ringbuffer.h" |
0839ccb8 | 36 | #include <linux/io-mapping.h> |
f899fc64 | 37 | #include <linux/i2c.h> |
b0b544cd | 38 | #include <linux/pm_qos_params.h> |
0ade6386 | 39 | #include <drm/intel-gtt.h> |
585fb111 | 40 | |
1da177e4 LT |
41 | /* General customization: |
42 | */ | |
43 | ||
44 | #define DRIVER_AUTHOR "Tungsten Graphics, Inc." | |
45 | ||
46 | #define DRIVER_NAME "i915" | |
47 | #define DRIVER_DESC "Intel Graphics" | |
673a394b | 48 | #define DRIVER_DATE "20080730" |
1da177e4 | 49 | |
317c35d1 JB |
50 | enum pipe { |
51 | PIPE_A = 0, | |
52 | PIPE_B, | |
9db4a9c7 JB |
53 | PIPE_C, |
54 | I915_MAX_PIPES | |
317c35d1 | 55 | }; |
9db4a9c7 | 56 | #define pipe_name(p) ((p) + 'A') |
317c35d1 | 57 | |
80824003 JB |
58 | enum plane { |
59 | PLANE_A = 0, | |
60 | PLANE_B, | |
9db4a9c7 | 61 | PLANE_C, |
80824003 | 62 | }; |
9db4a9c7 | 63 | #define plane_name(p) ((p) + 'A') |
52440211 | 64 | |
62fdfeaf EA |
65 | #define I915_GEM_GPU_DOMAINS (~(I915_GEM_DOMAIN_CPU | I915_GEM_DOMAIN_GTT)) |
66 | ||
9db4a9c7 JB |
67 | #define for_each_pipe(p) for ((p) = 0; (p) < dev_priv->num_pipe; (p)++) |
68 | ||
1da177e4 LT |
69 | /* Interface history: |
70 | * | |
71 | * 1.1: Original. | |
0d6aa60b DA |
72 | * 1.2: Add Power Management |
73 | * 1.3: Add vblank support | |
de227f5f | 74 | * 1.4: Fix cmdbuffer path, add heap destroy |
702880f2 | 75 | * 1.5: Add vblank pipe configuration |
2228ed67 MD |
76 | * 1.6: - New ioctl for scheduling buffer swaps on vertical blank |
77 | * - Support vertical blank on secondary display pipe | |
1da177e4 LT |
78 | */ |
79 | #define DRIVER_MAJOR 1 | |
2228ed67 | 80 | #define DRIVER_MINOR 6 |
1da177e4 LT |
81 | #define DRIVER_PATCHLEVEL 0 |
82 | ||
673a394b | 83 | #define WATCH_COHERENCY 0 |
23bc5982 | 84 | #define WATCH_LISTS 0 |
673a394b | 85 | |
71acb5eb DA |
86 | #define I915_GEM_PHYS_CURSOR_0 1 |
87 | #define I915_GEM_PHYS_CURSOR_1 2 | |
88 | #define I915_GEM_PHYS_OVERLAY_REGS 3 | |
89 | #define I915_MAX_PHYS_OBJECT (I915_GEM_PHYS_OVERLAY_REGS) | |
90 | ||
91 | struct drm_i915_gem_phys_object { | |
92 | int id; | |
93 | struct page **page_list; | |
94 | drm_dma_handle_t *handle; | |
05394f39 | 95 | struct drm_i915_gem_object *cur_obj; |
71acb5eb DA |
96 | }; |
97 | ||
1da177e4 LT |
98 | struct mem_block { |
99 | struct mem_block *next; | |
100 | struct mem_block *prev; | |
101 | int start; | |
102 | int size; | |
6c340eac | 103 | struct drm_file *file_priv; /* NULL: free, -1: heap, other: real files */ |
1da177e4 LT |
104 | }; |
105 | ||
0a3e67a4 JB |
106 | struct opregion_header; |
107 | struct opregion_acpi; | |
108 | struct opregion_swsci; | |
109 | struct opregion_asle; | |
110 | ||
8ee1c3db MG |
111 | struct intel_opregion { |
112 | struct opregion_header *header; | |
113 | struct opregion_acpi *acpi; | |
114 | struct opregion_swsci *swsci; | |
115 | struct opregion_asle *asle; | |
44834a67 | 116 | void *vbt; |
01fe9dbd | 117 | u32 __iomem *lid_state; |
8ee1c3db | 118 | }; |
44834a67 | 119 | #define OPREGION_SIZE (8*1024) |
8ee1c3db | 120 | |
6ef3d427 CW |
121 | struct intel_overlay; |
122 | struct intel_overlay_error_state; | |
123 | ||
7c1c2871 DA |
124 | struct drm_i915_master_private { |
125 | drm_local_map_t *sarea; | |
126 | struct _drm_i915_sarea *sarea_priv; | |
127 | }; | |
de151cf6 JB |
128 | #define I915_FENCE_REG_NONE -1 |
129 | ||
130 | struct drm_i915_fence_reg { | |
007cc8ac | 131 | struct list_head lru_list; |
caea7476 | 132 | struct drm_i915_gem_object *obj; |
d9e86c0e | 133 | uint32_t setup_seqno; |
de151cf6 | 134 | }; |
7c1c2871 | 135 | |
9b9d172d | 136 | struct sdvo_device_mapping { |
e957d772 | 137 | u8 initialized; |
9b9d172d | 138 | u8 dvo_port; |
139 | u8 slave_addr; | |
140 | u8 dvo_wiring; | |
e957d772 CW |
141 | u8 i2c_pin; |
142 | u8 i2c_speed; | |
b1083333 | 143 | u8 ddc_pin; |
9b9d172d | 144 | }; |
145 | ||
c4a1d9e4 CW |
146 | struct intel_display_error_state; |
147 | ||
63eeaf38 JB |
148 | struct drm_i915_error_state { |
149 | u32 eir; | |
150 | u32 pgtbl_er; | |
9db4a9c7 | 151 | u32 pipestat[I915_MAX_PIPES]; |
63eeaf38 JB |
152 | u32 ipeir; |
153 | u32 ipehr; | |
154 | u32 instdone; | |
155 | u32 acthd; | |
1d8f38f4 CW |
156 | u32 error; /* gen6+ */ |
157 | u32 bcs_acthd; /* gen6+ blt engine */ | |
158 | u32 bcs_ipehr; | |
159 | u32 bcs_ipeir; | |
160 | u32 bcs_instdone; | |
161 | u32 bcs_seqno; | |
add354dd CW |
162 | u32 vcs_acthd; /* gen6+ bsd engine */ |
163 | u32 vcs_ipehr; | |
164 | u32 vcs_ipeir; | |
165 | u32 vcs_instdone; | |
166 | u32 vcs_seqno; | |
63eeaf38 JB |
167 | u32 instpm; |
168 | u32 instps; | |
169 | u32 instdone1; | |
170 | u32 seqno; | |
9df30794 | 171 | u64 bbaddr; |
748ebc60 | 172 | u64 fence[16]; |
63eeaf38 | 173 | struct timeval time; |
9df30794 CW |
174 | struct drm_i915_error_object { |
175 | int page_count; | |
176 | u32 gtt_offset; | |
177 | u32 *pages[0]; | |
e2f973d5 | 178 | } *ringbuffer[I915_NUM_RINGS], *batchbuffer[I915_NUM_RINGS]; |
9df30794 | 179 | struct drm_i915_error_buffer { |
a779e5ab | 180 | u32 size; |
9df30794 CW |
181 | u32 name; |
182 | u32 seqno; | |
183 | u32 gtt_offset; | |
184 | u32 read_domains; | |
185 | u32 write_domain; | |
a779e5ab | 186 | s32 fence_reg:5; |
9df30794 CW |
187 | s32 pinned:2; |
188 | u32 tiling:2; | |
189 | u32 dirty:1; | |
190 | u32 purgeable:1; | |
e5c65260 | 191 | u32 ring:4; |
a779e5ab | 192 | u32 agp_type:1; |
c724e8a9 CW |
193 | } *active_bo, *pinned_bo; |
194 | u32 active_bo_count, pinned_bo_count; | |
6ef3d427 | 195 | struct intel_overlay_error_state *overlay; |
c4a1d9e4 | 196 | struct intel_display_error_state *display; |
63eeaf38 JB |
197 | }; |
198 | ||
e70236a8 JB |
199 | struct drm_i915_display_funcs { |
200 | void (*dpms)(struct drm_crtc *crtc, int mode); | |
ee5382ae | 201 | bool (*fbc_enabled)(struct drm_device *dev); |
e70236a8 JB |
202 | void (*enable_fbc)(struct drm_crtc *crtc, unsigned long interval); |
203 | void (*disable_fbc)(struct drm_device *dev); | |
204 | int (*get_display_clock_speed)(struct drm_device *dev); | |
205 | int (*get_fifo_size)(struct drm_device *dev, int plane); | |
d210246a | 206 | void (*update_wm)(struct drm_device *dev); |
e70236a8 JB |
207 | /* clock updates for mode set */ |
208 | /* cursor updates */ | |
209 | /* render clock increase/decrease */ | |
210 | /* display clock increase/decrease */ | |
211 | /* pll clock increase/decrease */ | |
212 | /* clock gating init */ | |
213 | }; | |
214 | ||
cfdf1fa2 | 215 | struct intel_device_info { |
c96c3a8c | 216 | u8 gen; |
cfdf1fa2 | 217 | u8 is_mobile : 1; |
5ce8ba7c | 218 | u8 is_i85x : 1; |
cfdf1fa2 | 219 | u8 is_i915g : 1; |
cfdf1fa2 | 220 | u8 is_i945gm : 1; |
cfdf1fa2 KH |
221 | u8 is_g33 : 1; |
222 | u8 need_gfx_hws : 1; | |
223 | u8 is_g4x : 1; | |
224 | u8 is_pineview : 1; | |
534843da CW |
225 | u8 is_broadwater : 1; |
226 | u8 is_crestline : 1; | |
cfdf1fa2 | 227 | u8 has_fbc : 1; |
cfdf1fa2 KH |
228 | u8 has_pipe_cxsr : 1; |
229 | u8 has_hotplug : 1; | |
b295d1b6 | 230 | u8 cursor_needs_physical : 1; |
31578148 CW |
231 | u8 has_overlay : 1; |
232 | u8 overlay_needs_physical : 1; | |
a6c45cf0 | 233 | u8 supports_tv : 1; |
92f49d9c | 234 | u8 has_bsd_ring : 1; |
549f7365 | 235 | u8 has_blt_ring : 1; |
cfdf1fa2 KH |
236 | }; |
237 | ||
b5e50c3f | 238 | enum no_fbc_reason { |
bed4a673 | 239 | FBC_NO_OUTPUT, /* no outputs enabled to compress */ |
b5e50c3f JB |
240 | FBC_STOLEN_TOO_SMALL, /* not enough space to hold compressed buffers */ |
241 | FBC_UNSUPPORTED_MODE, /* interlace or doublescanned mode */ | |
242 | FBC_MODE_TOO_LARGE, /* mode too large for compression */ | |
243 | FBC_BAD_PLANE, /* fbc not supported on plane */ | |
244 | FBC_NOT_TILED, /* buffer not tiled */ | |
9c928d16 | 245 | FBC_MULTIPLE_PIPES, /* more than one pipe active */ |
b5e50c3f JB |
246 | }; |
247 | ||
3bad0781 ZW |
248 | enum intel_pch { |
249 | PCH_IBX, /* Ibexpeak PCH */ | |
250 | PCH_CPT, /* Cougarpoint PCH */ | |
251 | }; | |
252 | ||
b690e96c JB |
253 | #define QUIRK_PIPEA_FORCE (1<<0) |
254 | ||
8be48d92 | 255 | struct intel_fbdev; |
38651674 | 256 | |
1da177e4 | 257 | typedef struct drm_i915_private { |
673a394b EA |
258 | struct drm_device *dev; |
259 | ||
cfdf1fa2 KH |
260 | const struct intel_device_info *info; |
261 | ||
ac5c4e76 | 262 | int has_gem; |
72bfa19c | 263 | int relative_constants_mode; |
ac5c4e76 | 264 | |
3043c60c | 265 | void __iomem *regs; |
1da177e4 | 266 | |
f899fc64 CW |
267 | struct intel_gmbus { |
268 | struct i2c_adapter adapter; | |
e957d772 CW |
269 | struct i2c_adapter *force_bit; |
270 | u32 reg0; | |
f899fc64 CW |
271 | } *gmbus; |
272 | ||
ec2a4c3f | 273 | struct pci_dev *bridge_dev; |
1ec14ad3 | 274 | struct intel_ring_buffer ring[I915_NUM_RINGS]; |
6f392d54 | 275 | uint32_t next_seqno; |
1da177e4 | 276 | |
9c8da5eb | 277 | drm_dma_handle_t *status_page_dmah; |
1da177e4 | 278 | dma_addr_t dma_status_page; |
0a3e67a4 | 279 | uint32_t counter; |
dc7a9319 | 280 | drm_local_map_t hws_map; |
05394f39 CW |
281 | struct drm_i915_gem_object *pwrctx; |
282 | struct drm_i915_gem_object *renderctx; | |
1da177e4 | 283 | |
d7658989 JB |
284 | struct resource mch_res; |
285 | ||
a6b54f3f | 286 | unsigned int cpp; |
1da177e4 LT |
287 | int back_offset; |
288 | int front_offset; | |
289 | int current_page; | |
290 | int page_flipping; | |
1da177e4 | 291 | |
1da177e4 | 292 | atomic_t irq_received; |
1ec14ad3 CW |
293 | |
294 | /* protects the irq masks */ | |
295 | spinlock_t irq_lock; | |
ed4cb414 | 296 | /** Cached value of IMR to avoid reads in updating the bitfield */ |
7c463586 | 297 | u32 pipestat[2]; |
1ec14ad3 CW |
298 | u32 irq_mask; |
299 | u32 gt_irq_mask; | |
300 | u32 pch_irq_mask; | |
1da177e4 | 301 | |
5ca58282 JB |
302 | u32 hotplug_supported_mask; |
303 | struct work_struct hotplug_work; | |
304 | ||
1da177e4 LT |
305 | int tex_lru_log_granularity; |
306 | int allow_batchbuffer; | |
307 | struct mem_block *agp_heap; | |
0d6aa60b | 308 | unsigned int sr01, adpa, ppcr, dvob, dvoc, lvds; |
702880f2 | 309 | int vblank_pipe; |
a3524f1b | 310 | int num_pipe; |
a6b54f3f | 311 | |
b0b544cd CW |
312 | atomic_t vblank_enabled; |
313 | struct pm_qos_request_list vblank_pm_qos; | |
314 | struct work_struct vblank_work; | |
315 | ||
f65d9421 | 316 | /* For hangcheck timer */ |
576ae4b8 | 317 | #define DRM_I915_HANGCHECK_PERIOD 1500 /* in ms */ |
f65d9421 BG |
318 | struct timer_list hangcheck_timer; |
319 | int hangcheck_count; | |
320 | uint32_t last_acthd; | |
cbb465e7 CW |
321 | uint32_t last_instdone; |
322 | uint32_t last_instdone1; | |
f65d9421 | 323 | |
80824003 JB |
324 | unsigned long cfb_size; |
325 | unsigned long cfb_pitch; | |
bed4a673 | 326 | unsigned long cfb_offset; |
80824003 JB |
327 | int cfb_fence; |
328 | int cfb_plane; | |
bed4a673 | 329 | int cfb_y; |
80824003 | 330 | |
8ee1c3db MG |
331 | struct intel_opregion opregion; |
332 | ||
02e792fb DV |
333 | /* overlay */ |
334 | struct intel_overlay *overlay; | |
335 | ||
79e53945 | 336 | /* LVDS info */ |
a9573556 | 337 | int backlight_level; /* restore backlight to this value */ |
47356eb6 | 338 | bool backlight_enabled; |
79e53945 | 339 | struct drm_display_mode *panel_fixed_mode; |
88631706 ML |
340 | struct drm_display_mode *lfp_lvds_vbt_mode; /* if any */ |
341 | struct drm_display_mode *sdvo_lvds_vbt_mode; /* if any */ | |
79e53945 JB |
342 | |
343 | /* Feature bits from the VBIOS */ | |
95281e35 HE |
344 | unsigned int int_tv_support:1; |
345 | unsigned int lvds_dither:1; | |
346 | unsigned int lvds_vbt:1; | |
347 | unsigned int int_crt_support:1; | |
43565a06 KH |
348 | unsigned int lvds_use_ssc:1; |
349 | int lvds_ssc_freq; | |
5ceb0f9b | 350 | struct { |
9f0e7ff4 JB |
351 | int rate; |
352 | int lanes; | |
353 | int preemphasis; | |
354 | int vswing; | |
355 | ||
356 | bool initialized; | |
357 | bool support; | |
358 | int bpp; | |
359 | struct edp_power_seq pps; | |
5ceb0f9b | 360 | } edp; |
89667383 | 361 | bool no_aux_handshake; |
79e53945 | 362 | |
c1c7af60 JB |
363 | struct notifier_block lid_notifier; |
364 | ||
f899fc64 | 365 | int crt_ddc_pin; |
de151cf6 JB |
366 | struct drm_i915_fence_reg fence_regs[16]; /* assume 965 */ |
367 | int fence_reg_start; /* 4 if userland hasn't ioctl'd us yet */ | |
368 | int num_fence_regs; /* 8 on pre-965, 16 otherwise */ | |
369 | ||
95534263 | 370 | unsigned int fsb_freq, mem_freq, is_ddr3; |
7662c8bd | 371 | |
63eeaf38 JB |
372 | spinlock_t error_lock; |
373 | struct drm_i915_error_state *first_error; | |
8a905236 | 374 | struct work_struct error_work; |
30dbf0c0 | 375 | struct completion error_completion; |
9c9fe1f8 | 376 | struct workqueue_struct *wq; |
63eeaf38 | 377 | |
e70236a8 JB |
378 | /* Display functions */ |
379 | struct drm_i915_display_funcs display; | |
380 | ||
3bad0781 ZW |
381 | /* PCH chipset type */ |
382 | enum intel_pch pch_type; | |
383 | ||
b690e96c JB |
384 | unsigned long quirks; |
385 | ||
ba8bbcf6 | 386 | /* Register state */ |
c9354c85 | 387 | bool modeset_on_lid; |
ba8bbcf6 JB |
388 | u8 saveLBB; |
389 | u32 saveDSPACNTR; | |
390 | u32 saveDSPBCNTR; | |
e948e994 | 391 | u32 saveDSPARB; |
461cba2d | 392 | u32 saveHWS; |
ba8bbcf6 JB |
393 | u32 savePIPEACONF; |
394 | u32 savePIPEBCONF; | |
395 | u32 savePIPEASRC; | |
396 | u32 savePIPEBSRC; | |
397 | u32 saveFPA0; | |
398 | u32 saveFPA1; | |
399 | u32 saveDPLL_A; | |
400 | u32 saveDPLL_A_MD; | |
401 | u32 saveHTOTAL_A; | |
402 | u32 saveHBLANK_A; | |
403 | u32 saveHSYNC_A; | |
404 | u32 saveVTOTAL_A; | |
405 | u32 saveVBLANK_A; | |
406 | u32 saveVSYNC_A; | |
407 | u32 saveBCLRPAT_A; | |
5586c8bc | 408 | u32 saveTRANSACONF; |
42048781 ZW |
409 | u32 saveTRANS_HTOTAL_A; |
410 | u32 saveTRANS_HBLANK_A; | |
411 | u32 saveTRANS_HSYNC_A; | |
412 | u32 saveTRANS_VTOTAL_A; | |
413 | u32 saveTRANS_VBLANK_A; | |
414 | u32 saveTRANS_VSYNC_A; | |
0da3ea12 | 415 | u32 savePIPEASTAT; |
ba8bbcf6 JB |
416 | u32 saveDSPASTRIDE; |
417 | u32 saveDSPASIZE; | |
418 | u32 saveDSPAPOS; | |
585fb111 | 419 | u32 saveDSPAADDR; |
ba8bbcf6 JB |
420 | u32 saveDSPASURF; |
421 | u32 saveDSPATILEOFF; | |
422 | u32 savePFIT_PGM_RATIOS; | |
0eb96d6e | 423 | u32 saveBLC_HIST_CTL; |
ba8bbcf6 JB |
424 | u32 saveBLC_PWM_CTL; |
425 | u32 saveBLC_PWM_CTL2; | |
42048781 ZW |
426 | u32 saveBLC_CPU_PWM_CTL; |
427 | u32 saveBLC_CPU_PWM_CTL2; | |
ba8bbcf6 JB |
428 | u32 saveFPB0; |
429 | u32 saveFPB1; | |
430 | u32 saveDPLL_B; | |
431 | u32 saveDPLL_B_MD; | |
432 | u32 saveHTOTAL_B; | |
433 | u32 saveHBLANK_B; | |
434 | u32 saveHSYNC_B; | |
435 | u32 saveVTOTAL_B; | |
436 | u32 saveVBLANK_B; | |
437 | u32 saveVSYNC_B; | |
438 | u32 saveBCLRPAT_B; | |
5586c8bc | 439 | u32 saveTRANSBCONF; |
42048781 ZW |
440 | u32 saveTRANS_HTOTAL_B; |
441 | u32 saveTRANS_HBLANK_B; | |
442 | u32 saveTRANS_HSYNC_B; | |
443 | u32 saveTRANS_VTOTAL_B; | |
444 | u32 saveTRANS_VBLANK_B; | |
445 | u32 saveTRANS_VSYNC_B; | |
0da3ea12 | 446 | u32 savePIPEBSTAT; |
ba8bbcf6 JB |
447 | u32 saveDSPBSTRIDE; |
448 | u32 saveDSPBSIZE; | |
449 | u32 saveDSPBPOS; | |
585fb111 | 450 | u32 saveDSPBADDR; |
ba8bbcf6 JB |
451 | u32 saveDSPBSURF; |
452 | u32 saveDSPBTILEOFF; | |
585fb111 JB |
453 | u32 saveVGA0; |
454 | u32 saveVGA1; | |
455 | u32 saveVGA_PD; | |
ba8bbcf6 JB |
456 | u32 saveVGACNTRL; |
457 | u32 saveADPA; | |
458 | u32 saveLVDS; | |
585fb111 JB |
459 | u32 savePP_ON_DELAYS; |
460 | u32 savePP_OFF_DELAYS; | |
ba8bbcf6 JB |
461 | u32 saveDVOA; |
462 | u32 saveDVOB; | |
463 | u32 saveDVOC; | |
464 | u32 savePP_ON; | |
465 | u32 savePP_OFF; | |
466 | u32 savePP_CONTROL; | |
585fb111 | 467 | u32 savePP_DIVISOR; |
ba8bbcf6 JB |
468 | u32 savePFIT_CONTROL; |
469 | u32 save_palette_a[256]; | |
470 | u32 save_palette_b[256]; | |
06027f91 | 471 | u32 saveDPFC_CB_BASE; |
ba8bbcf6 JB |
472 | u32 saveFBC_CFB_BASE; |
473 | u32 saveFBC_LL_BASE; | |
474 | u32 saveFBC_CONTROL; | |
475 | u32 saveFBC_CONTROL2; | |
0da3ea12 JB |
476 | u32 saveIER; |
477 | u32 saveIIR; | |
478 | u32 saveIMR; | |
42048781 ZW |
479 | u32 saveDEIER; |
480 | u32 saveDEIMR; | |
481 | u32 saveGTIER; | |
482 | u32 saveGTIMR; | |
483 | u32 saveFDI_RXA_IMR; | |
484 | u32 saveFDI_RXB_IMR; | |
1f84e550 | 485 | u32 saveCACHE_MODE_0; |
1f84e550 | 486 | u32 saveMI_ARB_STATE; |
ba8bbcf6 JB |
487 | u32 saveSWF0[16]; |
488 | u32 saveSWF1[16]; | |
489 | u32 saveSWF2[3]; | |
490 | u8 saveMSR; | |
491 | u8 saveSR[8]; | |
123f794f | 492 | u8 saveGR[25]; |
ba8bbcf6 | 493 | u8 saveAR_INDEX; |
a59e122a | 494 | u8 saveAR[21]; |
ba8bbcf6 | 495 | u8 saveDACMASK; |
a59e122a | 496 | u8 saveCR[37]; |
79f11c19 | 497 | uint64_t saveFENCE[16]; |
1fd1c624 EA |
498 | u32 saveCURACNTR; |
499 | u32 saveCURAPOS; | |
500 | u32 saveCURABASE; | |
501 | u32 saveCURBCNTR; | |
502 | u32 saveCURBPOS; | |
503 | u32 saveCURBBASE; | |
504 | u32 saveCURSIZE; | |
a4fc5ed6 KP |
505 | u32 saveDP_B; |
506 | u32 saveDP_C; | |
507 | u32 saveDP_D; | |
508 | u32 savePIPEA_GMCH_DATA_M; | |
509 | u32 savePIPEB_GMCH_DATA_M; | |
510 | u32 savePIPEA_GMCH_DATA_N; | |
511 | u32 savePIPEB_GMCH_DATA_N; | |
512 | u32 savePIPEA_DP_LINK_M; | |
513 | u32 savePIPEB_DP_LINK_M; | |
514 | u32 savePIPEA_DP_LINK_N; | |
515 | u32 savePIPEB_DP_LINK_N; | |
42048781 ZW |
516 | u32 saveFDI_RXA_CTL; |
517 | u32 saveFDI_TXA_CTL; | |
518 | u32 saveFDI_RXB_CTL; | |
519 | u32 saveFDI_TXB_CTL; | |
520 | u32 savePFA_CTL_1; | |
521 | u32 savePFB_CTL_1; | |
522 | u32 savePFA_WIN_SZ; | |
523 | u32 savePFB_WIN_SZ; | |
524 | u32 savePFA_WIN_POS; | |
525 | u32 savePFB_WIN_POS; | |
5586c8bc ZW |
526 | u32 savePCH_DREF_CONTROL; |
527 | u32 saveDISP_ARB_CTL; | |
528 | u32 savePIPEA_DATA_M1; | |
529 | u32 savePIPEA_DATA_N1; | |
530 | u32 savePIPEA_LINK_M1; | |
531 | u32 savePIPEA_LINK_N1; | |
532 | u32 savePIPEB_DATA_M1; | |
533 | u32 savePIPEB_DATA_N1; | |
534 | u32 savePIPEB_LINK_M1; | |
535 | u32 savePIPEB_LINK_N1; | |
b5b72e89 | 536 | u32 saveMCHBAR_RENDER_STANDBY; |
673a394b EA |
537 | |
538 | struct { | |
19966754 | 539 | /** Bridge to intel-gtt-ko */ |
c64f7ba5 | 540 | const struct intel_gtt *gtt; |
19966754 | 541 | /** Memory allocator for GTT stolen memory */ |
fe669bf8 | 542 | struct drm_mm stolen; |
19966754 | 543 | /** Memory allocator for GTT */ |
673a394b | 544 | struct drm_mm gtt_space; |
93a37f20 DV |
545 | /** List of all objects in gtt_space. Used to restore gtt |
546 | * mappings on resume */ | |
547 | struct list_head gtt_list; | |
bee4a186 CW |
548 | |
549 | /** Usable portion of the GTT for GEM */ | |
550 | unsigned long gtt_start; | |
a6e0aa42 | 551 | unsigned long gtt_mappable_end; |
bee4a186 | 552 | unsigned long gtt_end; |
673a394b | 553 | |
0839ccb8 | 554 | struct io_mapping *gtt_mapping; |
ab657db1 | 555 | int gtt_mtrr; |
0839ccb8 | 556 | |
17250b71 | 557 | struct shrinker inactive_shrinker; |
31169714 | 558 | |
69dc4987 CW |
559 | /** |
560 | * List of objects currently involved in rendering. | |
561 | * | |
562 | * Includes buffers having the contents of their GPU caches | |
563 | * flushed, not necessarily primitives. last_rendering_seqno | |
564 | * represents when the rendering involved will be completed. | |
565 | * | |
566 | * A reference is held on the buffer while on this list. | |
567 | */ | |
568 | struct list_head active_list; | |
569 | ||
673a394b EA |
570 | /** |
571 | * List of objects which are not in the ringbuffer but which | |
572 | * still have a write_domain which needs to be flushed before | |
573 | * unbinding. | |
574 | * | |
ce44b0ea EA |
575 | * last_rendering_seqno is 0 while an object is in this list. |
576 | * | |
673a394b EA |
577 | * A reference is held on the buffer while on this list. |
578 | */ | |
579 | struct list_head flushing_list; | |
580 | ||
581 | /** | |
582 | * LRU list of objects which are not in the ringbuffer and | |
583 | * are ready to unbind, but are still in the GTT. | |
584 | * | |
ce44b0ea EA |
585 | * last_rendering_seqno is 0 while an object is in this list. |
586 | * | |
673a394b EA |
587 | * A reference is not held on the buffer while on this list, |
588 | * as merely being GTT-bound shouldn't prevent its being | |
589 | * freed, and we'll pull it off the list in the free path. | |
590 | */ | |
591 | struct list_head inactive_list; | |
592 | ||
f13d3f73 CW |
593 | /** |
594 | * LRU list of objects which are not in the ringbuffer but | |
595 | * are still pinned in the GTT. | |
596 | */ | |
597 | struct list_head pinned_list; | |
598 | ||
a09ba7fa EA |
599 | /** LRU list of objects with fence regs on them. */ |
600 | struct list_head fence_list; | |
601 | ||
be72615b CW |
602 | /** |
603 | * List of objects currently pending being freed. | |
604 | * | |
605 | * These objects are no longer in use, but due to a signal | |
606 | * we were prevented from freeing them at the appointed time. | |
607 | */ | |
608 | struct list_head deferred_free_list; | |
609 | ||
673a394b EA |
610 | /** |
611 | * We leave the user IRQ off as much as possible, | |
612 | * but this means that requests will finish and never | |
613 | * be retired once the system goes idle. Set a timer to | |
614 | * fire periodically while the ring is running. When it | |
615 | * fires, go retire requests. | |
616 | */ | |
617 | struct delayed_work retire_work; | |
618 | ||
673a394b EA |
619 | /** |
620 | * Flag if the X Server, and thus DRM, is not currently in | |
621 | * control of the device. | |
622 | * | |
623 | * This is set between LeaveVT and EnterVT. It needs to be | |
624 | * replaced with a semaphore. It also needs to be | |
625 | * transitioned away from for kernel modesetting. | |
626 | */ | |
627 | int suspended; | |
628 | ||
629 | /** | |
630 | * Flag if the hardware appears to be wedged. | |
631 | * | |
632 | * This is set when attempts to idle the device timeout. | |
633 | * It prevents command submission from occuring and makes | |
634 | * every pending request fail | |
635 | */ | |
ba1234d1 | 636 | atomic_t wedged; |
673a394b EA |
637 | |
638 | /** Bit 6 swizzling required for X tiling */ | |
639 | uint32_t bit_6_swizzle_x; | |
640 | /** Bit 6 swizzling required for Y tiling */ | |
641 | uint32_t bit_6_swizzle_y; | |
71acb5eb DA |
642 | |
643 | /* storage for physical objects */ | |
644 | struct drm_i915_gem_phys_object *phys_objs[I915_MAX_PHYS_OBJECT]; | |
9220434a | 645 | |
73aa808f | 646 | /* accounting, useful for userland debugging */ |
73aa808f | 647 | size_t gtt_total; |
6299f992 CW |
648 | size_t mappable_gtt_total; |
649 | size_t object_memory; | |
73aa808f | 650 | u32 object_count; |
673a394b | 651 | } mm; |
9b9d172d | 652 | struct sdvo_device_mapping sdvo_mappings[2]; |
a3e17eb8 ZY |
653 | /* indicate whether the LVDS_BORDER should be enabled or not */ |
654 | unsigned int lvds_border_bits; | |
1d8e1c75 CW |
655 | /* Panel fitter placement and size for Ironlake+ */ |
656 | u32 pch_pf_pos, pch_pf_size; | |
5d613501 | 657 | int panel_t3, panel_t12; |
652c393a | 658 | |
6b95a207 KH |
659 | struct drm_crtc *plane_to_crtc_mapping[2]; |
660 | struct drm_crtc *pipe_to_crtc_mapping[2]; | |
661 | wait_queue_head_t pending_flip_queue; | |
1afe3e9d | 662 | bool flip_pending_is_done; |
6b95a207 | 663 | |
652c393a JB |
664 | /* Reclocking support */ |
665 | bool render_reclock_avail; | |
666 | bool lvds_downclock_avail; | |
18f9ed12 ZY |
667 | /* indicates the reduced downclock for LVDS*/ |
668 | int lvds_downclock; | |
652c393a JB |
669 | struct work_struct idle_work; |
670 | struct timer_list idle_timer; | |
671 | bool busy; | |
672 | u16 orig_clock; | |
6363ee6f ZY |
673 | int child_dev_num; |
674 | struct child_device_config *child_dev; | |
a2565377 | 675 | struct drm_connector *int_lvds_connector; |
f97108d1 | 676 | |
c4804411 | 677 | bool mchbar_need_disable; |
f97108d1 JB |
678 | |
679 | u8 cur_delay; | |
680 | u8 min_delay; | |
681 | u8 max_delay; | |
7648fa99 JB |
682 | u8 fmax; |
683 | u8 fstart; | |
684 | ||
05394f39 CW |
685 | u64 last_count1; |
686 | unsigned long last_time1; | |
687 | u64 last_count2; | |
688 | struct timespec last_time2; | |
689 | unsigned long gfx_power; | |
690 | int c_m; | |
691 | int r_t; | |
692 | u8 corr; | |
7648fa99 | 693 | spinlock_t *mchdev_lock; |
b5e50c3f JB |
694 | |
695 | enum no_fbc_reason no_fbc_reason; | |
38651674 | 696 | |
20bf377e JB |
697 | struct drm_mm_node *compressed_fb; |
698 | struct drm_mm_node *compressed_llb; | |
34dc4d44 | 699 | |
ae681d96 CW |
700 | unsigned long last_gpu_reset; |
701 | ||
8be48d92 DA |
702 | /* list of fbdev register on this device */ |
703 | struct intel_fbdev *fbdev; | |
1da177e4 LT |
704 | } drm_i915_private_t; |
705 | ||
673a394b | 706 | struct drm_i915_gem_object { |
c397b908 | 707 | struct drm_gem_object base; |
673a394b EA |
708 | |
709 | /** Current space allocated to this object in the GTT, if any. */ | |
710 | struct drm_mm_node *gtt_space; | |
93a37f20 | 711 | struct list_head gtt_list; |
673a394b EA |
712 | |
713 | /** This object's place on the active/flushing/inactive lists */ | |
69dc4987 CW |
714 | struct list_head ring_list; |
715 | struct list_head mm_list; | |
99fcb766 DV |
716 | /** This object's place on GPU write list */ |
717 | struct list_head gpu_write_list; | |
432e58ed CW |
718 | /** This object's place in the batchbuffer or on the eviction list */ |
719 | struct list_head exec_list; | |
673a394b EA |
720 | |
721 | /** | |
722 | * This is set if the object is on the active or flushing lists | |
723 | * (has pending rendering), and is not set if it's on inactive (ready | |
724 | * to be unbound). | |
725 | */ | |
778c3544 | 726 | unsigned int active : 1; |
673a394b EA |
727 | |
728 | /** | |
729 | * This is set if the object has been written to since last bound | |
730 | * to the GTT | |
731 | */ | |
778c3544 DV |
732 | unsigned int dirty : 1; |
733 | ||
87ca9c8a CW |
734 | /** |
735 | * This is set if the object has been written to since the last | |
736 | * GPU flush. | |
737 | */ | |
738 | unsigned int pending_gpu_write : 1; | |
739 | ||
778c3544 DV |
740 | /** |
741 | * Fence register bits (if any) for this object. Will be set | |
742 | * as needed when mapped into the GTT. | |
743 | * Protected by dev->struct_mutex. | |
744 | * | |
745 | * Size: 4 bits for 16 fences + sign (for FENCE_REG_NONE) | |
746 | */ | |
11824e8c | 747 | signed int fence_reg : 5; |
778c3544 | 748 | |
778c3544 DV |
749 | /** |
750 | * Advice: are the backing pages purgeable? | |
751 | */ | |
752 | unsigned int madv : 2; | |
753 | ||
778c3544 DV |
754 | /** |
755 | * Current tiling mode for the object. | |
756 | */ | |
757 | unsigned int tiling_mode : 2; | |
d9e86c0e | 758 | unsigned int tiling_changed : 1; |
778c3544 DV |
759 | |
760 | /** How many users have pinned this object in GTT space. The following | |
761 | * users can each hold at most one reference: pwrite/pread, pin_ioctl | |
762 | * (via user_pin_count), execbuffer (objects are not allowed multiple | |
763 | * times for the same batchbuffer), and the framebuffer code. When | |
764 | * switching/pageflipping, the framebuffer code has at most two buffers | |
765 | * pinned per crtc. | |
766 | * | |
767 | * In the worst case this is 1 + 1 + 1 + 2*2 = 7. That would fit into 3 | |
768 | * bits with absolutely no headroom. So use 4 bits. */ | |
11824e8c | 769 | unsigned int pin_count : 4; |
778c3544 | 770 | #define DRM_I915_GEM_OBJECT_MAX_PIN_COUNT 0xf |
673a394b | 771 | |
75e9e915 DV |
772 | /** |
773 | * Is the object at the current location in the gtt mappable and | |
774 | * fenceable? Used to avoid costly recalculations. | |
775 | */ | |
776 | unsigned int map_and_fenceable : 1; | |
777 | ||
fb7d516a DV |
778 | /** |
779 | * Whether the current gtt mapping needs to be mappable (and isn't just | |
780 | * mappable by accident). Track pin and fault separate for a more | |
781 | * accurate mappable working set. | |
782 | */ | |
783 | unsigned int fault_mappable : 1; | |
784 | unsigned int pin_mappable : 1; | |
785 | ||
caea7476 CW |
786 | /* |
787 | * Is the GPU currently using a fence to access this buffer, | |
788 | */ | |
789 | unsigned int pending_fenced_gpu_access:1; | |
790 | unsigned int fenced_gpu_access:1; | |
791 | ||
856fa198 | 792 | struct page **pages; |
673a394b | 793 | |
185cbcb3 DV |
794 | /** |
795 | * DMAR support | |
796 | */ | |
797 | struct scatterlist *sg_list; | |
798 | int num_sg; | |
799 | ||
67731b87 CW |
800 | /** |
801 | * Used for performing relocations during execbuffer insertion. | |
802 | */ | |
803 | struct hlist_node exec_node; | |
804 | unsigned long exec_handle; | |
6fe4f140 | 805 | struct drm_i915_gem_exec_object2 *exec_entry; |
67731b87 | 806 | |
673a394b EA |
807 | /** |
808 | * Current offset of the object in GTT space. | |
809 | * | |
810 | * This is the same as gtt_space->start | |
811 | */ | |
812 | uint32_t gtt_offset; | |
e67b8ce1 | 813 | |
673a394b EA |
814 | /** Breadcrumb of last rendering to the buffer. */ |
815 | uint32_t last_rendering_seqno; | |
caea7476 CW |
816 | struct intel_ring_buffer *ring; |
817 | ||
818 | /** Breadcrumb of last fenced GPU access to the buffer. */ | |
819 | uint32_t last_fenced_seqno; | |
820 | struct intel_ring_buffer *last_fenced_ring; | |
673a394b | 821 | |
778c3544 | 822 | /** Current tiling stride for the object, if it's tiled. */ |
de151cf6 | 823 | uint32_t stride; |
673a394b | 824 | |
280b713b | 825 | /** Record of address bit 17 of each page at last unbind. */ |
d312ec25 | 826 | unsigned long *bit_17; |
280b713b | 827 | |
ba1eb1d8 KP |
828 | /** AGP mapping type (AGP_USER_MEMORY or AGP_USER_CACHED_MEMORY */ |
829 | uint32_t agp_type; | |
830 | ||
673a394b | 831 | /** |
e47c68e9 EA |
832 | * If present, while GEM_DOMAIN_CPU is in the read domain this array |
833 | * flags which individual pages are valid. | |
673a394b EA |
834 | */ |
835 | uint8_t *page_cpu_valid; | |
79e53945 JB |
836 | |
837 | /** User space pin count and filp owning the pin */ | |
838 | uint32_t user_pin_count; | |
839 | struct drm_file *pin_filp; | |
71acb5eb DA |
840 | |
841 | /** for phy allocated objects */ | |
842 | struct drm_i915_gem_phys_object *phys_obj; | |
b70d11da | 843 | |
6b95a207 KH |
844 | /** |
845 | * Number of crtcs where this object is currently the fb, but | |
846 | * will be page flipped away on the next vblank. When it | |
847 | * reaches 0, dev_priv->pending_flip_queue will be woken up. | |
848 | */ | |
849 | atomic_t pending_flip; | |
673a394b EA |
850 | }; |
851 | ||
62b8b215 | 852 | #define to_intel_bo(x) container_of(x, struct drm_i915_gem_object, base) |
23010e43 | 853 | |
673a394b EA |
854 | /** |
855 | * Request queue structure. | |
856 | * | |
857 | * The request queue allows us to note sequence numbers that have been emitted | |
858 | * and may be associated with active buffers to be retired. | |
859 | * | |
860 | * By keeping this list, we can avoid having to do questionable | |
861 | * sequence-number comparisons on buffer last_rendering_seqnos, and associate | |
862 | * an emission time with seqnos for tracking how far ahead of the GPU we are. | |
863 | */ | |
864 | struct drm_i915_gem_request { | |
852835f3 ZN |
865 | /** On Which ring this request was generated */ |
866 | struct intel_ring_buffer *ring; | |
867 | ||
673a394b EA |
868 | /** GEM sequence number associated with this request. */ |
869 | uint32_t seqno; | |
870 | ||
871 | /** Time at which this request was emitted, in jiffies. */ | |
872 | unsigned long emitted_jiffies; | |
873 | ||
b962442e | 874 | /** global list entry for this request */ |
673a394b | 875 | struct list_head list; |
b962442e | 876 | |
f787a5f5 | 877 | struct drm_i915_file_private *file_priv; |
b962442e EA |
878 | /** file_priv list entry for this request */ |
879 | struct list_head client_list; | |
673a394b EA |
880 | }; |
881 | ||
882 | struct drm_i915_file_private { | |
883 | struct { | |
1c25595f | 884 | struct spinlock lock; |
b962442e | 885 | struct list_head request_list; |
673a394b EA |
886 | } mm; |
887 | }; | |
888 | ||
79e53945 JB |
889 | enum intel_chip_family { |
890 | CHIP_I8XX = 0x01, | |
891 | CHIP_I9XX = 0x02, | |
892 | CHIP_I915 = 0x04, | |
893 | CHIP_I965 = 0x08, | |
894 | }; | |
895 | ||
cae5852d ZN |
896 | #define INTEL_INFO(dev) (((struct drm_i915_private *) (dev)->dev_private)->info) |
897 | ||
898 | #define IS_I830(dev) ((dev)->pci_device == 0x3577) | |
899 | #define IS_845G(dev) ((dev)->pci_device == 0x2562) | |
900 | #define IS_I85X(dev) (INTEL_INFO(dev)->is_i85x) | |
901 | #define IS_I865G(dev) ((dev)->pci_device == 0x2572) | |
902 | #define IS_I915G(dev) (INTEL_INFO(dev)->is_i915g) | |
903 | #define IS_I915GM(dev) ((dev)->pci_device == 0x2592) | |
904 | #define IS_I945G(dev) ((dev)->pci_device == 0x2772) | |
905 | #define IS_I945GM(dev) (INTEL_INFO(dev)->is_i945gm) | |
906 | #define IS_BROADWATER(dev) (INTEL_INFO(dev)->is_broadwater) | |
907 | #define IS_CRESTLINE(dev) (INTEL_INFO(dev)->is_crestline) | |
908 | #define IS_GM45(dev) ((dev)->pci_device == 0x2A42) | |
909 | #define IS_G4X(dev) (INTEL_INFO(dev)->is_g4x) | |
910 | #define IS_PINEVIEW_G(dev) ((dev)->pci_device == 0xa001) | |
911 | #define IS_PINEVIEW_M(dev) ((dev)->pci_device == 0xa011) | |
912 | #define IS_PINEVIEW(dev) (INTEL_INFO(dev)->is_pineview) | |
913 | #define IS_G33(dev) (INTEL_INFO(dev)->is_g33) | |
914 | #define IS_IRONLAKE_D(dev) ((dev)->pci_device == 0x0042) | |
915 | #define IS_IRONLAKE_M(dev) ((dev)->pci_device == 0x0046) | |
916 | #define IS_MOBILE(dev) (INTEL_INFO(dev)->is_mobile) | |
917 | ||
918 | #define IS_GEN2(dev) (INTEL_INFO(dev)->gen == 2) | |
919 | #define IS_GEN3(dev) (INTEL_INFO(dev)->gen == 3) | |
920 | #define IS_GEN4(dev) (INTEL_INFO(dev)->gen == 4) | |
921 | #define IS_GEN5(dev) (INTEL_INFO(dev)->gen == 5) | |
922 | #define IS_GEN6(dev) (INTEL_INFO(dev)->gen == 6) | |
923 | ||
924 | #define HAS_BSD(dev) (INTEL_INFO(dev)->has_bsd_ring) | |
925 | #define HAS_BLT(dev) (INTEL_INFO(dev)->has_blt_ring) | |
926 | #define I915_NEED_GFX_HWS(dev) (INTEL_INFO(dev)->need_gfx_hws) | |
927 | ||
05394f39 | 928 | #define HAS_OVERLAY(dev) (INTEL_INFO(dev)->has_overlay) |
cae5852d ZN |
929 | #define OVERLAY_NEEDS_PHYSICAL(dev) (INTEL_INFO(dev)->overlay_needs_physical) |
930 | ||
931 | /* With the 945 and later, Y tiling got adjusted so that it was 32 128-byte | |
932 | * rows, which changed the alignment requirements and fence programming. | |
933 | */ | |
934 | #define HAS_128_BYTE_Y_TILING(dev) (!IS_GEN2(dev) && !(IS_I915G(dev) || \ | |
935 | IS_I915GM(dev))) | |
936 | #define SUPPORTS_DIGITAL_OUTPUTS(dev) (!IS_GEN2(dev) && !IS_PINEVIEW(dev)) | |
937 | #define SUPPORTS_INTEGRATED_HDMI(dev) (IS_G4X(dev) || IS_GEN5(dev)) | |
938 | #define SUPPORTS_INTEGRATED_DP(dev) (IS_G4X(dev) || IS_GEN5(dev)) | |
939 | #define SUPPORTS_EDP(dev) (IS_IRONLAKE_M(dev)) | |
940 | #define SUPPORTS_TV(dev) (INTEL_INFO(dev)->supports_tv) | |
941 | #define I915_HAS_HOTPLUG(dev) (INTEL_INFO(dev)->has_hotplug) | |
942 | /* dsparb controlled by hw only */ | |
943 | #define DSPARB_HWCONTROL(dev) (IS_G4X(dev) || IS_IRONLAKE(dev)) | |
944 | ||
945 | #define HAS_FW_BLC(dev) (INTEL_INFO(dev)->gen > 2) | |
946 | #define HAS_PIPE_CXSR(dev) (INTEL_INFO(dev)->has_pipe_cxsr) | |
947 | #define I915_HAS_FBC(dev) (INTEL_INFO(dev)->has_fbc) | |
cae5852d ZN |
948 | |
949 | #define HAS_PCH_SPLIT(dev) (IS_GEN5(dev) || IS_GEN6(dev)) | |
950 | #define HAS_PIPE_CONTROL(dev) (IS_GEN5(dev) || IS_GEN6(dev)) | |
951 | ||
952 | #define INTEL_PCH_TYPE(dev) (((struct drm_i915_private *)(dev)->dev_private)->pch_type) | |
953 | #define HAS_PCH_CPT(dev) (INTEL_PCH_TYPE(dev) == PCH_CPT) | |
954 | #define HAS_PCH_IBX(dev) (INTEL_PCH_TYPE(dev) == PCH_IBX) | |
955 | ||
05394f39 CW |
956 | #include "i915_trace.h" |
957 | ||
c153f45f | 958 | extern struct drm_ioctl_desc i915_ioctls[]; |
b3a83639 | 959 | extern int i915_max_ioctl; |
79e53945 | 960 | extern unsigned int i915_fbpercrtc; |
652c393a | 961 | extern unsigned int i915_powersave; |
33814341 | 962 | extern unsigned int i915_lvds_downclock; |
a7615030 | 963 | extern unsigned int i915_panel_use_ssc; |
5a1e5b6c | 964 | extern int i915_vbt_sdvo_panel_type; |
ac668088 | 965 | extern unsigned int i915_enable_rc6; |
b3a83639 | 966 | |
6a9ee8af DA |
967 | extern int i915_suspend(struct drm_device *dev, pm_message_t state); |
968 | extern int i915_resume(struct drm_device *dev); | |
1341d655 BG |
969 | extern void i915_save_display(struct drm_device *dev); |
970 | extern void i915_restore_display(struct drm_device *dev); | |
7c1c2871 DA |
971 | extern int i915_master_create(struct drm_device *dev, struct drm_master *master); |
972 | extern void i915_master_destroy(struct drm_device *dev, struct drm_master *master); | |
973 | ||
1da177e4 | 974 | /* i915_dma.c */ |
84b1fd10 | 975 | extern void i915_kernel_lost_context(struct drm_device * dev); |
22eae947 | 976 | extern int i915_driver_load(struct drm_device *, unsigned long flags); |
ba8bbcf6 | 977 | extern int i915_driver_unload(struct drm_device *); |
673a394b | 978 | extern int i915_driver_open(struct drm_device *dev, struct drm_file *file_priv); |
84b1fd10 | 979 | extern void i915_driver_lastclose(struct drm_device * dev); |
6c340eac EA |
980 | extern void i915_driver_preclose(struct drm_device *dev, |
981 | struct drm_file *file_priv); | |
673a394b EA |
982 | extern void i915_driver_postclose(struct drm_device *dev, |
983 | struct drm_file *file_priv); | |
84b1fd10 | 984 | extern int i915_driver_device_is_agp(struct drm_device * dev); |
0d6aa60b DA |
985 | extern long i915_compat_ioctl(struct file *filp, unsigned int cmd, |
986 | unsigned long arg); | |
673a394b | 987 | extern int i915_emit_box(struct drm_device *dev, |
c4e7a414 CW |
988 | struct drm_clip_rect *box, |
989 | int DR1, int DR4); | |
f803aa55 | 990 | extern int i915_reset(struct drm_device *dev, u8 flags); |
7648fa99 JB |
991 | extern unsigned long i915_chipset_val(struct drm_i915_private *dev_priv); |
992 | extern unsigned long i915_mch_val(struct drm_i915_private *dev_priv); | |
993 | extern unsigned long i915_gfx_val(struct drm_i915_private *dev_priv); | |
994 | extern void i915_update_gfx_val(struct drm_i915_private *dev_priv); | |
995 | ||
af6061af | 996 | |
1da177e4 | 997 | /* i915_irq.c */ |
f65d9421 | 998 | void i915_hangcheck_elapsed(unsigned long data); |
527f9e90 | 999 | void i915_handle_error(struct drm_device *dev, bool wedged); |
c153f45f EA |
1000 | extern int i915_irq_emit(struct drm_device *dev, void *data, |
1001 | struct drm_file *file_priv); | |
1002 | extern int i915_irq_wait(struct drm_device *dev, void *data, | |
1003 | struct drm_file *file_priv); | |
1da177e4 LT |
1004 | |
1005 | extern irqreturn_t i915_driver_irq_handler(DRM_IRQ_ARGS); | |
84b1fd10 | 1006 | extern void i915_driver_irq_preinstall(struct drm_device * dev); |
0a3e67a4 | 1007 | extern int i915_driver_irq_postinstall(struct drm_device *dev); |
84b1fd10 | 1008 | extern void i915_driver_irq_uninstall(struct drm_device * dev); |
c153f45f EA |
1009 | extern int i915_vblank_pipe_set(struct drm_device *dev, void *data, |
1010 | struct drm_file *file_priv); | |
1011 | extern int i915_vblank_pipe_get(struct drm_device *dev, void *data, | |
1012 | struct drm_file *file_priv); | |
0a3e67a4 JB |
1013 | extern int i915_enable_vblank(struct drm_device *dev, int crtc); |
1014 | extern void i915_disable_vblank(struct drm_device *dev, int crtc); | |
1015 | extern u32 i915_get_vblank_counter(struct drm_device *dev, int crtc); | |
9880b7a5 | 1016 | extern u32 gm45_get_vblank_counter(struct drm_device *dev, int crtc); |
c153f45f EA |
1017 | extern int i915_vblank_swap(struct drm_device *dev, void *data, |
1018 | struct drm_file *file_priv); | |
1da177e4 | 1019 | |
7c463586 KP |
1020 | void |
1021 | i915_enable_pipestat(drm_i915_private_t *dev_priv, int pipe, u32 mask); | |
1022 | ||
1023 | void | |
1024 | i915_disable_pipestat(drm_i915_private_t *dev_priv, int pipe, u32 mask); | |
1025 | ||
01c66889 | 1026 | void intel_enable_asle (struct drm_device *dev); |
0af7e4df MK |
1027 | int i915_get_vblank_timestamp(struct drm_device *dev, int crtc, |
1028 | int *max_error, | |
1029 | struct timeval *vblank_time, | |
1030 | unsigned flags); | |
1031 | ||
1032 | int i915_get_crtc_scanoutpos(struct drm_device *dev, int pipe, | |
1033 | int *vpos, int *hpos); | |
01c66889 | 1034 | |
3bd3c932 CW |
1035 | #ifdef CONFIG_DEBUG_FS |
1036 | extern void i915_destroy_error_state(struct drm_device *dev); | |
1037 | #else | |
1038 | #define i915_destroy_error_state(x) | |
1039 | #endif | |
1040 | ||
7c463586 | 1041 | |
1da177e4 | 1042 | /* i915_mem.c */ |
c153f45f EA |
1043 | extern int i915_mem_alloc(struct drm_device *dev, void *data, |
1044 | struct drm_file *file_priv); | |
1045 | extern int i915_mem_free(struct drm_device *dev, void *data, | |
1046 | struct drm_file *file_priv); | |
1047 | extern int i915_mem_init_heap(struct drm_device *dev, void *data, | |
1048 | struct drm_file *file_priv); | |
1049 | extern int i915_mem_destroy_heap(struct drm_device *dev, void *data, | |
1050 | struct drm_file *file_priv); | |
1da177e4 | 1051 | extern void i915_mem_takedown(struct mem_block **heap); |
84b1fd10 | 1052 | extern void i915_mem_release(struct drm_device * dev, |
6c340eac | 1053 | struct drm_file *file_priv, struct mem_block *heap); |
673a394b EA |
1054 | /* i915_gem.c */ |
1055 | int i915_gem_init_ioctl(struct drm_device *dev, void *data, | |
1056 | struct drm_file *file_priv); | |
1057 | int i915_gem_create_ioctl(struct drm_device *dev, void *data, | |
1058 | struct drm_file *file_priv); | |
1059 | int i915_gem_pread_ioctl(struct drm_device *dev, void *data, | |
1060 | struct drm_file *file_priv); | |
1061 | int i915_gem_pwrite_ioctl(struct drm_device *dev, void *data, | |
1062 | struct drm_file *file_priv); | |
1063 | int i915_gem_mmap_ioctl(struct drm_device *dev, void *data, | |
1064 | struct drm_file *file_priv); | |
de151cf6 JB |
1065 | int i915_gem_mmap_gtt_ioctl(struct drm_device *dev, void *data, |
1066 | struct drm_file *file_priv); | |
673a394b EA |
1067 | int i915_gem_set_domain_ioctl(struct drm_device *dev, void *data, |
1068 | struct drm_file *file_priv); | |
1069 | int i915_gem_sw_finish_ioctl(struct drm_device *dev, void *data, | |
1070 | struct drm_file *file_priv); | |
1071 | int i915_gem_execbuffer(struct drm_device *dev, void *data, | |
1072 | struct drm_file *file_priv); | |
76446cac JB |
1073 | int i915_gem_execbuffer2(struct drm_device *dev, void *data, |
1074 | struct drm_file *file_priv); | |
673a394b EA |
1075 | int i915_gem_pin_ioctl(struct drm_device *dev, void *data, |
1076 | struct drm_file *file_priv); | |
1077 | int i915_gem_unpin_ioctl(struct drm_device *dev, void *data, | |
1078 | struct drm_file *file_priv); | |
1079 | int i915_gem_busy_ioctl(struct drm_device *dev, void *data, | |
1080 | struct drm_file *file_priv); | |
1081 | int i915_gem_throttle_ioctl(struct drm_device *dev, void *data, | |
1082 | struct drm_file *file_priv); | |
3ef94daa CW |
1083 | int i915_gem_madvise_ioctl(struct drm_device *dev, void *data, |
1084 | struct drm_file *file_priv); | |
673a394b EA |
1085 | int i915_gem_entervt_ioctl(struct drm_device *dev, void *data, |
1086 | struct drm_file *file_priv); | |
1087 | int i915_gem_leavevt_ioctl(struct drm_device *dev, void *data, | |
1088 | struct drm_file *file_priv); | |
1089 | int i915_gem_set_tiling(struct drm_device *dev, void *data, | |
1090 | struct drm_file *file_priv); | |
1091 | int i915_gem_get_tiling(struct drm_device *dev, void *data, | |
1092 | struct drm_file *file_priv); | |
5a125c3c EA |
1093 | int i915_gem_get_aperture_ioctl(struct drm_device *dev, void *data, |
1094 | struct drm_file *file_priv); | |
673a394b | 1095 | void i915_gem_load(struct drm_device *dev); |
673a394b | 1096 | int i915_gem_init_object(struct drm_gem_object *obj); |
db53a302 | 1097 | int __must_check i915_gem_flush_ring(struct intel_ring_buffer *ring, |
88241785 CW |
1098 | uint32_t invalidate_domains, |
1099 | uint32_t flush_domains); | |
05394f39 CW |
1100 | struct drm_i915_gem_object *i915_gem_alloc_object(struct drm_device *dev, |
1101 | size_t size); | |
673a394b | 1102 | void i915_gem_free_object(struct drm_gem_object *obj); |
2021746e CW |
1103 | int __must_check i915_gem_object_pin(struct drm_i915_gem_object *obj, |
1104 | uint32_t alignment, | |
1105 | bool map_and_fenceable); | |
05394f39 | 1106 | void i915_gem_object_unpin(struct drm_i915_gem_object *obj); |
2021746e | 1107 | int __must_check i915_gem_object_unbind(struct drm_i915_gem_object *obj); |
05394f39 | 1108 | void i915_gem_release_mmap(struct drm_i915_gem_object *obj); |
673a394b | 1109 | void i915_gem_lastclose(struct drm_device *dev); |
f787a5f5 | 1110 | |
54cf91dc CW |
1111 | int __must_check i915_mutex_lock_interruptible(struct drm_device *dev); |
1112 | int __must_check i915_gem_object_wait_rendering(struct drm_i915_gem_object *obj, | |
1113 | bool interruptible); | |
1114 | void i915_gem_object_move_to_active(struct drm_i915_gem_object *obj, | |
1ec14ad3 CW |
1115 | struct intel_ring_buffer *ring, |
1116 | u32 seqno); | |
54cf91dc | 1117 | |
f787a5f5 CW |
1118 | /** |
1119 | * Returns true if seq1 is later than seq2. | |
1120 | */ | |
1121 | static inline bool | |
1122 | i915_seqno_passed(uint32_t seq1, uint32_t seq2) | |
1123 | { | |
1124 | return (int32_t)(seq1 - seq2) >= 0; | |
1125 | } | |
1126 | ||
54cf91dc | 1127 | static inline u32 |
db53a302 | 1128 | i915_gem_next_request_seqno(struct intel_ring_buffer *ring) |
54cf91dc | 1129 | { |
db53a302 | 1130 | drm_i915_private_t *dev_priv = ring->dev->dev_private; |
54cf91dc CW |
1131 | return ring->outstanding_lazy_request = dev_priv->next_seqno; |
1132 | } | |
1133 | ||
d9e86c0e CW |
1134 | int __must_check i915_gem_object_get_fence(struct drm_i915_gem_object *obj, |
1135 | struct intel_ring_buffer *pipelined, | |
1136 | bool interruptible); | |
1137 | int __must_check i915_gem_object_put_fence(struct drm_i915_gem_object *obj); | |
2021746e | 1138 | |
b09a1fec | 1139 | void i915_gem_retire_requests(struct drm_device *dev); |
069efc1d | 1140 | void i915_gem_reset(struct drm_device *dev); |
05394f39 | 1141 | void i915_gem_clflush_object(struct drm_i915_gem_object *obj); |
2021746e CW |
1142 | int __must_check i915_gem_object_set_domain(struct drm_i915_gem_object *obj, |
1143 | uint32_t read_domains, | |
1144 | uint32_t write_domain); | |
1145 | int __must_check i915_gem_object_flush_gpu(struct drm_i915_gem_object *obj, | |
1146 | bool interruptible); | |
1147 | int __must_check i915_gem_init_ringbuffer(struct drm_device *dev); | |
79e53945 | 1148 | void i915_gem_cleanup_ringbuffer(struct drm_device *dev); |
2021746e CW |
1149 | void i915_gem_do_init(struct drm_device *dev, |
1150 | unsigned long start, | |
1151 | unsigned long mappable_end, | |
1152 | unsigned long end); | |
1153 | int __must_check i915_gpu_idle(struct drm_device *dev); | |
1154 | int __must_check i915_gem_idle(struct drm_device *dev); | |
db53a302 CW |
1155 | int __must_check i915_add_request(struct intel_ring_buffer *ring, |
1156 | struct drm_file *file, | |
1157 | struct drm_i915_gem_request *request); | |
1158 | int __must_check i915_wait_request(struct intel_ring_buffer *ring, | |
1159 | uint32_t seqno, | |
1160 | bool interruptible); | |
de151cf6 | 1161 | int i915_gem_fault(struct vm_area_struct *vma, struct vm_fault *vmf); |
2021746e CW |
1162 | int __must_check |
1163 | i915_gem_object_set_to_gtt_domain(struct drm_i915_gem_object *obj, | |
1164 | bool write); | |
1165 | int __must_check | |
1166 | i915_gem_object_set_to_display_plane(struct drm_i915_gem_object *obj, | |
1167 | struct intel_ring_buffer *pipelined); | |
71acb5eb | 1168 | int i915_gem_attach_phys_object(struct drm_device *dev, |
05394f39 | 1169 | struct drm_i915_gem_object *obj, |
6eeefaf3 CW |
1170 | int id, |
1171 | int align); | |
71acb5eb | 1172 | void i915_gem_detach_phys_object(struct drm_device *dev, |
05394f39 | 1173 | struct drm_i915_gem_object *obj); |
71acb5eb | 1174 | void i915_gem_free_all_phys_object(struct drm_device *dev); |
05394f39 | 1175 | void i915_gem_release(struct drm_device *dev, struct drm_file *file); |
673a394b | 1176 | |
76aaf220 DV |
1177 | /* i915_gem_gtt.c */ |
1178 | void i915_gem_restore_gtt_mappings(struct drm_device *dev); | |
2021746e | 1179 | int __must_check i915_gem_gtt_bind_object(struct drm_i915_gem_object *obj); |
05394f39 | 1180 | void i915_gem_gtt_unbind_object(struct drm_i915_gem_object *obj); |
76aaf220 | 1181 | |
b47eb4a2 | 1182 | /* i915_gem_evict.c */ |
2021746e CW |
1183 | int __must_check i915_gem_evict_something(struct drm_device *dev, int min_size, |
1184 | unsigned alignment, bool mappable); | |
1185 | int __must_check i915_gem_evict_everything(struct drm_device *dev, | |
1186 | bool purgeable_only); | |
1187 | int __must_check i915_gem_evict_inactive(struct drm_device *dev, | |
1188 | bool purgeable_only); | |
b47eb4a2 | 1189 | |
673a394b EA |
1190 | /* i915_gem_tiling.c */ |
1191 | void i915_gem_detect_bit_6_swizzle(struct drm_device *dev); | |
05394f39 CW |
1192 | void i915_gem_object_do_bit_17_swizzle(struct drm_i915_gem_object *obj); |
1193 | void i915_gem_object_save_bit_17_swizzle(struct drm_i915_gem_object *obj); | |
673a394b EA |
1194 | |
1195 | /* i915_gem_debug.c */ | |
05394f39 | 1196 | void i915_gem_dump_object(struct drm_i915_gem_object *obj, int len, |
673a394b | 1197 | const char *where, uint32_t mark); |
23bc5982 CW |
1198 | #if WATCH_LISTS |
1199 | int i915_verify_lists(struct drm_device *dev); | |
673a394b | 1200 | #else |
23bc5982 | 1201 | #define i915_verify_lists(dev) 0 |
673a394b | 1202 | #endif |
05394f39 CW |
1203 | void i915_gem_object_check_coherency(struct drm_i915_gem_object *obj, |
1204 | int handle); | |
1205 | void i915_gem_dump_object(struct drm_i915_gem_object *obj, int len, | |
673a394b | 1206 | const char *where, uint32_t mark); |
1da177e4 | 1207 | |
2017263e | 1208 | /* i915_debugfs.c */ |
27c202ad BG |
1209 | int i915_debugfs_init(struct drm_minor *minor); |
1210 | void i915_debugfs_cleanup(struct drm_minor *minor); | |
2017263e | 1211 | |
317c35d1 JB |
1212 | /* i915_suspend.c */ |
1213 | extern int i915_save_state(struct drm_device *dev); | |
1214 | extern int i915_restore_state(struct drm_device *dev); | |
0a3e67a4 JB |
1215 | |
1216 | /* i915_suspend.c */ | |
1217 | extern int i915_save_state(struct drm_device *dev); | |
1218 | extern int i915_restore_state(struct drm_device *dev); | |
317c35d1 | 1219 | |
f899fc64 CW |
1220 | /* intel_i2c.c */ |
1221 | extern int intel_setup_gmbus(struct drm_device *dev); | |
1222 | extern void intel_teardown_gmbus(struct drm_device *dev); | |
e957d772 CW |
1223 | extern void intel_gmbus_set_speed(struct i2c_adapter *adapter, int speed); |
1224 | extern void intel_gmbus_force_bit(struct i2c_adapter *adapter, bool force_bit); | |
b8232e90 CW |
1225 | extern inline bool intel_gmbus_is_forced_bit(struct i2c_adapter *adapter) |
1226 | { | |
1227 | return container_of(adapter, struct intel_gmbus, adapter)->force_bit; | |
1228 | } | |
f899fc64 CW |
1229 | extern void intel_i2c_reset(struct drm_device *dev); |
1230 | ||
3b617967 | 1231 | /* intel_opregion.c */ |
44834a67 CW |
1232 | extern int intel_opregion_setup(struct drm_device *dev); |
1233 | #ifdef CONFIG_ACPI | |
1234 | extern void intel_opregion_init(struct drm_device *dev); | |
1235 | extern void intel_opregion_fini(struct drm_device *dev); | |
3b617967 CW |
1236 | extern void intel_opregion_asle_intr(struct drm_device *dev); |
1237 | extern void intel_opregion_gse_intr(struct drm_device *dev); | |
1238 | extern void intel_opregion_enable_asle(struct drm_device *dev); | |
65e082c9 | 1239 | #else |
44834a67 CW |
1240 | static inline void intel_opregion_init(struct drm_device *dev) { return; } |
1241 | static inline void intel_opregion_fini(struct drm_device *dev) { return; } | |
3b617967 CW |
1242 | static inline void intel_opregion_asle_intr(struct drm_device *dev) { return; } |
1243 | static inline void intel_opregion_gse_intr(struct drm_device *dev) { return; } | |
1244 | static inline void intel_opregion_enable_asle(struct drm_device *dev) { return; } | |
65e082c9 | 1245 | #endif |
8ee1c3db | 1246 | |
723bfd70 JB |
1247 | /* intel_acpi.c */ |
1248 | #ifdef CONFIG_ACPI | |
1249 | extern void intel_register_dsm_handler(void); | |
1250 | extern void intel_unregister_dsm_handler(void); | |
1251 | #else | |
1252 | static inline void intel_register_dsm_handler(void) { return; } | |
1253 | static inline void intel_unregister_dsm_handler(void) { return; } | |
1254 | #endif /* CONFIG_ACPI */ | |
1255 | ||
79e53945 JB |
1256 | /* modesetting */ |
1257 | extern void intel_modeset_init(struct drm_device *dev); | |
1258 | extern void intel_modeset_cleanup(struct drm_device *dev); | |
28d52043 | 1259 | extern int intel_modeset_vga_set_state(struct drm_device *dev, bool state); |
80824003 | 1260 | extern void i8xx_disable_fbc(struct drm_device *dev); |
74dff282 | 1261 | extern void g4x_disable_fbc(struct drm_device *dev); |
b52eb4dc | 1262 | extern void ironlake_disable_fbc(struct drm_device *dev); |
ee5382ae AJ |
1263 | extern void intel_disable_fbc(struct drm_device *dev); |
1264 | extern void intel_enable_fbc(struct drm_crtc *crtc, unsigned long interval); | |
1265 | extern bool intel_fbc_enabled(struct drm_device *dev); | |
7648fa99 | 1266 | extern bool ironlake_set_drps(struct drm_device *dev, u8 val); |
d5bb081b | 1267 | extern void ironlake_enable_rc6(struct drm_device *dev); |
3b8d8d91 | 1268 | extern void gen6_set_rps(struct drm_device *dev, u8 val); |
3bad0781 | 1269 | extern void intel_detect_pch (struct drm_device *dev); |
e3421a18 | 1270 | extern int intel_trans_dp_port_sel (struct drm_crtc *crtc); |
3bad0781 | 1271 | |
6ef3d427 | 1272 | /* overlay */ |
3bd3c932 | 1273 | #ifdef CONFIG_DEBUG_FS |
6ef3d427 CW |
1274 | extern struct intel_overlay_error_state *intel_overlay_capture_error_state(struct drm_device *dev); |
1275 | extern void intel_overlay_print_error_state(struct seq_file *m, struct intel_overlay_error_state *error); | |
c4a1d9e4 CW |
1276 | |
1277 | extern struct intel_display_error_state *intel_display_capture_error_state(struct drm_device *dev); | |
1278 | extern void intel_display_print_error_state(struct seq_file *m, | |
1279 | struct drm_device *dev, | |
1280 | struct intel_display_error_state *error); | |
3bd3c932 | 1281 | #endif |
6ef3d427 | 1282 | |
1ec14ad3 CW |
1283 | #define LP_RING(d) (&((struct drm_i915_private *)(d))->ring[RCS]) |
1284 | ||
1285 | #define BEGIN_LP_RING(n) \ | |
1286 | intel_ring_begin(LP_RING(dev_priv), (n)) | |
1287 | ||
1288 | #define OUT_RING(x) \ | |
1289 | intel_ring_emit(LP_RING(dev_priv), x) | |
1290 | ||
1291 | #define ADVANCE_LP_RING() \ | |
1292 | intel_ring_advance(LP_RING(dev_priv)) | |
1293 | ||
546b0974 EA |
1294 | /** |
1295 | * Lock test for when it's just for synchronization of ring access. | |
1296 | * | |
1297 | * In that case, we don't need to do it when GEM is initialized as nobody else | |
1298 | * has access to the ring. | |
1299 | */ | |
05394f39 | 1300 | #define RING_LOCK_TEST_WITH_RETURN(dev, file) do { \ |
1ec14ad3 | 1301 | if (LP_RING(dev->dev_private)->obj == NULL) \ |
05394f39 | 1302 | LOCK_TEST_WITH_RETURN(dev, file); \ |
546b0974 EA |
1303 | } while (0) |
1304 | ||
cae5852d | 1305 | |
5f75377d KP |
1306 | #define __i915_read(x, y) \ |
1307 | static inline u##x i915_read##x(struct drm_i915_private *dev_priv, u32 reg) { \ | |
1308 | u##x val = read##y(dev_priv->regs + reg); \ | |
db53a302 | 1309 | trace_i915_reg_rw(false, reg, val, sizeof(val)); \ |
5f75377d KP |
1310 | return val; \ |
1311 | } | |
1312 | __i915_read(8, b) | |
1313 | __i915_read(16, w) | |
1314 | __i915_read(32, l) | |
1315 | __i915_read(64, q) | |
1316 | #undef __i915_read | |
1317 | ||
1318 | #define __i915_write(x, y) \ | |
1319 | static inline void i915_write##x(struct drm_i915_private *dev_priv, u32 reg, u##x val) { \ | |
db53a302 | 1320 | trace_i915_reg_rw(true, reg, val, sizeof(val)); \ |
5f75377d KP |
1321 | write##y(val, dev_priv->regs + reg); \ |
1322 | } | |
1323 | __i915_write(8, b) | |
1324 | __i915_write(16, w) | |
1325 | __i915_write(32, l) | |
1326 | __i915_write(64, q) | |
1327 | #undef __i915_write | |
1328 | ||
1329 | #define I915_READ8(reg) i915_read8(dev_priv, (reg)) | |
1330 | #define I915_WRITE8(reg, val) i915_write8(dev_priv, (reg), (val)) | |
1331 | ||
1332 | #define I915_READ16(reg) i915_read16(dev_priv, (reg)) | |
1333 | #define I915_WRITE16(reg, val) i915_write16(dev_priv, (reg), (val)) | |
1334 | #define I915_READ16_NOTRACE(reg) readw(dev_priv->regs + (reg)) | |
1335 | #define I915_WRITE16_NOTRACE(reg, val) writew(val, dev_priv->regs + (reg)) | |
1336 | ||
1337 | #define I915_READ(reg) i915_read32(dev_priv, (reg)) | |
1338 | #define I915_WRITE(reg, val) i915_write32(dev_priv, (reg), (val)) | |
cae5852d ZN |
1339 | #define I915_READ_NOTRACE(reg) readl(dev_priv->regs + (reg)) |
1340 | #define I915_WRITE_NOTRACE(reg, val) writel(val, dev_priv->regs + (reg)) | |
5f75377d KP |
1341 | |
1342 | #define I915_WRITE64(reg, val) i915_write64(dev_priv, (reg), (val)) | |
1343 | #define I915_READ64(reg) i915_read64(dev_priv, (reg)) | |
cae5852d ZN |
1344 | |
1345 | #define POSTING_READ(reg) (void)I915_READ_NOTRACE(reg) | |
1346 | #define POSTING_READ16(reg) (void)I915_READ16_NOTRACE(reg) | |
1347 | ||
ba4f01a3 | 1348 | |
cae5852d ZN |
1349 | /* On SNB platform, before reading ring registers forcewake bit |
1350 | * must be set to prevent GT core from power down and stale values being | |
1351 | * returned. | |
1352 | */ | |
eb43f4af CW |
1353 | void __gen6_force_wake_get(struct drm_i915_private *dev_priv); |
1354 | void __gen6_force_wake_put (struct drm_i915_private *dev_priv); | |
cae5852d ZN |
1355 | static inline u32 i915_safe_read(struct drm_i915_private *dev_priv, u32 reg) |
1356 | { | |
eb43f4af CW |
1357 | u32 val; |
1358 | ||
1359 | if (dev_priv->info->gen >= 6) { | |
1360 | __gen6_force_wake_get(dev_priv); | |
1361 | val = I915_READ(reg); | |
1362 | __gen6_force_wake_put(dev_priv); | |
1363 | } else | |
1364 | val = I915_READ(reg); | |
1365 | ||
1366 | return val; | |
cae5852d ZN |
1367 | } |
1368 | ||
1da177e4 | 1369 | #endif |