]> git.proxmox.com Git - mirror_ubuntu-bionic-kernel.git/blame - drivers/gpu/drm/i915/i915_gem_context.c
UAPI: (Scripted) Convert #include "..." to #include <path/...> in drivers/gpu/
[mirror_ubuntu-bionic-kernel.git] / drivers / gpu / drm / i915 / i915_gem_context.c
CommitLineData
254f965c
BW
1/*
2 * Copyright © 2011-2012 Intel Corporation
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
13 * Software.
14 *
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
19 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
20 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
21 * IN THE SOFTWARE.
22 *
23 * Authors:
24 * Ben Widawsky <ben@bwidawsk.net>
25 *
26 */
27
28/*
29 * This file implements HW context support. On gen5+ a HW context consists of an
30 * opaque GPU object which is referenced at times of context saves and restores.
31 * With RC6 enabled, the context is also referenced as the GPU enters and exists
32 * from RC6 (GPU has it's own internal power context, except on gen5). Though
33 * something like a context does exist for the media ring, the code only
34 * supports contexts for the render ring.
35 *
36 * In software, there is a distinction between contexts created by the user,
37 * and the default HW context. The default HW context is used by GPU clients
38 * that do not request setup of their own hardware context. The default
39 * context's state is never restored to help prevent programming errors. This
40 * would happen if a client ran and piggy-backed off another clients GPU state.
41 * The default context only exists to give the GPU some offset to load as the
42 * current to invoke a save of the context we actually care about. In fact, the
43 * code could likely be constructed, albeit in a more complicated fashion, to
44 * never use the default context, though that limits the driver's ability to
45 * swap out, and/or destroy other contexts.
46 *
47 * All other contexts are created as a request by the GPU client. These contexts
48 * store GPU state, and thus allow GPU clients to not re-emit state (and
49 * potentially query certain state) at any time. The kernel driver makes
50 * certain that the appropriate commands are inserted.
51 *
52 * The context life cycle is semi-complicated in that context BOs may live
53 * longer than the context itself because of the way the hardware, and object
54 * tracking works. Below is a very crude representation of the state machine
55 * describing the context life.
56 * refcount pincount active
57 * S0: initial state 0 0 0
58 * S1: context created 1 0 0
59 * S2: context is currently running 2 1 X
60 * S3: GPU referenced, but not current 2 0 1
61 * S4: context is current, but destroyed 1 1 0
62 * S5: like S3, but destroyed 1 0 1
63 *
64 * The most common (but not all) transitions:
65 * S0->S1: client creates a context
66 * S1->S2: client submits execbuf with context
67 * S2->S3: other clients submits execbuf with context
68 * S3->S1: context object was retired
69 * S3->S2: clients submits another execbuf
70 * S2->S4: context destroy called with current context
71 * S3->S5->S0: destroy path
72 * S4->S5->S0: destroy path on current context
73 *
74 * There are two confusing terms used above:
75 * The "current context" means the context which is currently running on the
76 * GPU. The GPU has loaded it's state already and has stored away the gtt
77 * offset of the BO. The GPU is not actively referencing the data at this
78 * offset, but it will on the next context switch. The only way to avoid this
79 * is to do a GPU reset.
80 *
81 * An "active context' is one which was previously the "current context" and is
82 * on the active list waiting for the next context switch to occur. Until this
83 * happens, the object must remain at the same gtt offset. It is therefore
84 * possible to destroy a context, but it is still active.
85 *
86 */
87
760285e7
DH
88#include <drm/drmP.h>
89#include <drm/i915_drm.h>
254f965c
BW
90#include "i915_drv.h"
91
40521054
BW
92/* This is a HW constraint. The value below is the largest known requirement
93 * I've seen in a spec to date, and that was a workaround for a non-shipping
94 * part. It should be safe to decrease this, but it's more future proof as is.
95 */
96#define CONTEXT_ALIGN (64<<10)
97
98static struct i915_hw_context *
99i915_gem_context_get(struct drm_i915_file_private *file_priv, u32 id);
dfabbcb4
BW
100static int do_switch(struct drm_i915_gem_object *from_obj,
101 struct i915_hw_context *to, u32 seqno);
40521054 102
254f965c
BW
103static int get_context_size(struct drm_device *dev)
104{
105 struct drm_i915_private *dev_priv = dev->dev_private;
106 int ret;
107 u32 reg;
108
109 switch (INTEL_INFO(dev)->gen) {
110 case 6:
111 reg = I915_READ(CXT_SIZE);
112 ret = GEN6_CXT_TOTAL_SIZE(reg) * 64;
113 break;
114 case 7:
4f91dd6f
BW
115 reg = I915_READ(GEN7_CXT_SIZE);
116 ret = GEN7_CXT_TOTAL_SIZE(reg) * 64;
254f965c
BW
117 break;
118 default:
119 BUG();
120 }
121
122 return ret;
123}
124
40521054
BW
125static void do_destroy(struct i915_hw_context *ctx)
126{
127 struct drm_device *dev = ctx->obj->base.dev;
128 struct drm_i915_private *dev_priv = dev->dev_private;
129
130 if (ctx->file_priv)
131 idr_remove(&ctx->file_priv->context_idr, ctx->id);
132 else
133 BUG_ON(ctx != dev_priv->ring[RCS].default_context);
134
135 drm_gem_object_unreference(&ctx->obj->base);
136 kfree(ctx);
137}
138
146937e5 139static struct i915_hw_context *
40521054 140create_hw_context(struct drm_device *dev,
146937e5 141 struct drm_i915_file_private *file_priv)
40521054
BW
142{
143 struct drm_i915_private *dev_priv = dev->dev_private;
146937e5 144 struct i915_hw_context *ctx;
40521054
BW
145 int ret, id;
146
146937e5
BW
147 ctx = kzalloc(sizeof(struct drm_i915_file_private), GFP_KERNEL);
148 if (ctx == NULL)
149 return ERR_PTR(-ENOMEM);
40521054 150
146937e5
BW
151 ctx->obj = i915_gem_alloc_object(dev, dev_priv->hw_context_size);
152 if (ctx->obj == NULL) {
153 kfree(ctx);
40521054 154 DRM_DEBUG_DRIVER("Context object allocated failed\n");
146937e5 155 return ERR_PTR(-ENOMEM);
40521054
BW
156 }
157
158 /* The ring associated with the context object is handled by the normal
159 * object tracking code. We give an initial ring value simple to pass an
160 * assertion in the context switch code.
161 */
146937e5 162 ctx->ring = &dev_priv->ring[RCS];
40521054
BW
163
164 /* Default context will never have a file_priv */
165 if (file_priv == NULL)
146937e5 166 return ctx;
40521054 167
146937e5 168 ctx->file_priv = file_priv;
40521054
BW
169
170again:
171 if (idr_pre_get(&file_priv->context_idr, GFP_KERNEL) == 0) {
172 ret = -ENOMEM;
173 DRM_DEBUG_DRIVER("idr allocation failed\n");
174 goto err_out;
175 }
176
146937e5 177 ret = idr_get_new_above(&file_priv->context_idr, ctx,
40521054
BW
178 DEFAULT_CONTEXT_ID + 1, &id);
179 if (ret == 0)
146937e5 180 ctx->id = id;
40521054
BW
181
182 if (ret == -EAGAIN)
183 goto again;
184 else if (ret)
185 goto err_out;
186
146937e5 187 return ctx;
40521054
BW
188
189err_out:
146937e5
BW
190 do_destroy(ctx);
191 return ERR_PTR(ret);
40521054
BW
192}
193
e0556841
BW
194static inline bool is_default_context(struct i915_hw_context *ctx)
195{
196 return (ctx == ctx->ring->default_context);
197}
198
254f965c
BW
199/**
200 * The default context needs to exist per ring that uses contexts. It stores the
201 * context state of the GPU for applications that don't utilize HW contexts, as
202 * well as an idle case.
203 */
204static int create_default_context(struct drm_i915_private *dev_priv)
205{
40521054
BW
206 struct i915_hw_context *ctx;
207 int ret;
208
209 BUG_ON(!mutex_is_locked(&dev_priv->dev->struct_mutex));
210
146937e5
BW
211 ctx = create_hw_context(dev_priv->dev, NULL);
212 if (IS_ERR(ctx))
213 return PTR_ERR(ctx);
40521054
BW
214
215 /* We may need to do things with the shrinker which require us to
216 * immediately switch back to the default context. This can cause a
217 * problem as pinning the default context also requires GTT space which
218 * may not be available. To avoid this we always pin the
219 * default context.
220 */
146937e5 221 dev_priv->ring[RCS].default_context = ctx;
40521054
BW
222 ret = i915_gem_object_pin(ctx->obj, CONTEXT_ALIGN, false);
223 if (ret) {
224 do_destroy(ctx);
225 return ret;
226 }
227
dfabbcb4
BW
228 ret = do_switch(NULL, ctx, 0);
229 if (ret) {
230 i915_gem_object_unpin(ctx->obj);
231 do_destroy(ctx);
232 } else {
233 DRM_DEBUG_DRIVER("Default HW context loaded\n");
234 }
235
40521054 236 return ret;
254f965c
BW
237}
238
239void i915_gem_context_init(struct drm_device *dev)
240{
241 struct drm_i915_private *dev_priv = dev->dev_private;
242 uint32_t ctx_size;
243
e158c5aa
BW
244 if (!HAS_HW_CONTEXTS(dev)) {
245 dev_priv->hw_contexts_disabled = true;
254f965c 246 return;
e158c5aa 247 }
254f965c
BW
248
249 /* If called from reset, or thaw... we've been here already */
40521054
BW
250 if (dev_priv->hw_contexts_disabled ||
251 dev_priv->ring[RCS].default_context)
254f965c
BW
252 return;
253
254 ctx_size = get_context_size(dev);
255 dev_priv->hw_context_size = get_context_size(dev);
256 dev_priv->hw_context_size = round_up(dev_priv->hw_context_size, 4096);
257
258 if (ctx_size <= 0 || ctx_size > (1<<20)) {
259 dev_priv->hw_contexts_disabled = true;
260 return;
261 }
262
263 if (create_default_context(dev_priv)) {
264 dev_priv->hw_contexts_disabled = true;
265 return;
266 }
267
268 DRM_DEBUG_DRIVER("HW context support initialized\n");
269}
270
271void i915_gem_context_fini(struct drm_device *dev)
272{
273 struct drm_i915_private *dev_priv = dev->dev_private;
274
275 if (dev_priv->hw_contexts_disabled)
276 return;
40521054 277
55a66628
DV
278 /* The only known way to stop the gpu from accessing the hw context is
279 * to reset it. Do this as the very last operation to avoid confusing
280 * other code, leading to spurious errors. */
281 intel_gpu_reset(dev);
282
40521054
BW
283 i915_gem_object_unpin(dev_priv->ring[RCS].default_context->obj);
284
285 do_destroy(dev_priv->ring[RCS].default_context);
254f965c
BW
286}
287
40521054
BW
288static int context_idr_cleanup(int id, void *p, void *data)
289{
73c273eb 290 struct i915_hw_context *ctx = p;
40521054
BW
291
292 BUG_ON(id == DEFAULT_CONTEXT_ID);
40521054
BW
293
294 do_destroy(ctx);
295
296 return 0;
254f965c
BW
297}
298
299void i915_gem_context_close(struct drm_device *dev, struct drm_file *file)
300{
40521054 301 struct drm_i915_file_private *file_priv = file->driver_priv;
254f965c 302
40521054 303 mutex_lock(&dev->struct_mutex);
73c273eb 304 idr_for_each(&file_priv->context_idr, context_idr_cleanup, NULL);
40521054
BW
305 idr_destroy(&file_priv->context_idr);
306 mutex_unlock(&dev->struct_mutex);
307}
308
e0556841 309static struct i915_hw_context *
40521054
BW
310i915_gem_context_get(struct drm_i915_file_private *file_priv, u32 id)
311{
312 return (struct i915_hw_context *)idr_find(&file_priv->context_idr, id);
254f965c 313}
e0556841
BW
314
315static inline int
316mi_set_context(struct intel_ring_buffer *ring,
317 struct i915_hw_context *new_context,
318 u32 hw_flags)
319{
320 int ret;
321
12b0286f
BW
322 /* w/a: If Flush TLB Invalidation Mode is enabled, driver must do a TLB
323 * invalidation prior to MI_SET_CONTEXT. On GEN6 we don't set the value
324 * explicitly, so we rely on the value at ring init, stored in
325 * itlb_before_ctx_switch.
326 */
327 if (IS_GEN6(ring->dev) && ring->itlb_before_ctx_switch) {
328 ret = ring->flush(ring, 0, 0);
329 if (ret)
330 return ret;
331 }
332
e37ec39b 333 ret = intel_ring_begin(ring, 6);
e0556841
BW
334 if (ret)
335 return ret;
336
e37ec39b
BW
337 if (IS_GEN7(ring->dev))
338 intel_ring_emit(ring, MI_ARB_ON_OFF | MI_ARB_DISABLE);
339 else
340 intel_ring_emit(ring, MI_NOOP);
341
e0556841
BW
342 intel_ring_emit(ring, MI_NOOP);
343 intel_ring_emit(ring, MI_SET_CONTEXT);
344 intel_ring_emit(ring, new_context->obj->gtt_offset |
345 MI_MM_SPACE_GTT |
346 MI_SAVE_EXT_STATE_EN |
347 MI_RESTORE_EXT_STATE_EN |
348 hw_flags);
349 /* w/a: MI_SET_CONTEXT must always be followed by MI_NOOP */
350 intel_ring_emit(ring, MI_NOOP);
351
e37ec39b
BW
352 if (IS_GEN7(ring->dev))
353 intel_ring_emit(ring, MI_ARB_ON_OFF | MI_ARB_ENABLE);
354 else
355 intel_ring_emit(ring, MI_NOOP);
356
e0556841
BW
357 intel_ring_advance(ring);
358
359 return ret;
360}
361
362static int do_switch(struct drm_i915_gem_object *from_obj,
363 struct i915_hw_context *to,
364 u32 seqno)
365{
366 struct intel_ring_buffer *ring = NULL;
367 u32 hw_flags = 0;
368 int ret;
369
370 BUG_ON(to == NULL);
371 BUG_ON(from_obj != NULL && from_obj->pin_count == 0);
372
373 ret = i915_gem_object_pin(to->obj, CONTEXT_ALIGN, false);
374 if (ret)
375 return ret;
376
d3373a24
CW
377 /* Clear this page out of any CPU caches for coherent swap-in/out. Note
378 * that thanks to write = false in this call and us not setting any gpu
379 * write domains when putting a context object onto the active list
380 * (when switching away from it), this won't block.
381 * XXX: We need a real interface to do this instead of trickery. */
382 ret = i915_gem_object_set_to_gtt_domain(to->obj, false);
383 if (ret) {
384 i915_gem_object_unpin(to->obj);
385 return ret;
386 }
387
3af7b857
DV
388 if (!to->obj->has_global_gtt_mapping)
389 i915_gem_gtt_bind_object(to->obj, to->obj->cache_level);
390
e0556841
BW
391 if (!to->is_initialized || is_default_context(to))
392 hw_flags |= MI_RESTORE_INHIBIT;
393 else if (WARN_ON_ONCE(from_obj == to->obj)) /* not yet expected */
394 hw_flags |= MI_FORCE_RESTORE;
395
396 ring = to->ring;
397 ret = mi_set_context(ring, to, hw_flags);
398 if (ret) {
399 i915_gem_object_unpin(to->obj);
400 return ret;
401 }
402
403 /* The backing object for the context is done after switching to the
404 * *next* context. Therefore we cannot retire the previous context until
405 * the next context has already started running. In fact, the below code
406 * is a bit suboptimal because the retiring can occur simply after the
407 * MI_SET_CONTEXT instead of when the next seqno has completed.
408 */
409 if (from_obj != NULL) {
410 from_obj->base.read_domains = I915_GEM_DOMAIN_INSTRUCTION;
411 i915_gem_object_move_to_active(from_obj, ring, seqno);
412 /* As long as MI_SET_CONTEXT is serializing, ie. it flushes the
413 * whole damn pipeline, we don't need to explicitly mark the
414 * object dirty. The only exception is that the context must be
415 * correct in case the object gets swapped out. Ideally we'd be
416 * able to defer doing this until we know the object would be
417 * swapped, but there is no way to do that yet.
418 */
419 from_obj->dirty = 1;
420 BUG_ON(from_obj->ring != to->ring);
421 i915_gem_object_unpin(from_obj);
b259b312
CW
422
423 drm_gem_object_unreference(&from_obj->base);
e0556841
BW
424 }
425
b259b312 426 drm_gem_object_reference(&to->obj->base);
e0556841
BW
427 ring->last_context_obj = to->obj;
428 to->is_initialized = true;
429
430 return 0;
431}
432
433/**
434 * i915_switch_context() - perform a GPU context switch.
435 * @ring: ring for which we'll execute the context switch
436 * @file_priv: file_priv associated with the context, may be NULL
437 * @id: context id number
438 * @seqno: sequence number by which the new context will be switched to
439 * @flags:
440 *
441 * The context life cycle is simple. The context refcount is incremented and
442 * decremented by 1 and create and destroy. If the context is in use by the GPU,
443 * it will have a refoucnt > 1. This allows us to destroy the context abstract
444 * object while letting the normal object tracking destroy the backing BO.
445 */
446int i915_switch_context(struct intel_ring_buffer *ring,
447 struct drm_file *file,
448 int to_id)
449{
450 struct drm_i915_private *dev_priv = ring->dev->dev_private;
451 struct drm_i915_file_private *file_priv = NULL;
452 struct i915_hw_context *to;
453 struct drm_i915_gem_object *from_obj = ring->last_context_obj;
e0556841
BW
454
455 if (dev_priv->hw_contexts_disabled)
456 return 0;
457
458 if (ring != &dev_priv->ring[RCS])
459 return 0;
460
461 if (file)
462 file_priv = file->driver_priv;
463
464 if (to_id == DEFAULT_CONTEXT_ID) {
465 to = ring->default_context;
466 } else {
467 to = i915_gem_context_get(file_priv, to_id);
468 if (to == NULL)
0d326013 469 return -ENOENT;
e0556841
BW
470 }
471
472 if (from_obj == to->obj)
473 return 0;
474
b259b312 475 return do_switch(from_obj, to, i915_gem_next_request_seqno(to->ring));
e0556841 476}
84624813
BW
477
478int i915_gem_context_create_ioctl(struct drm_device *dev, void *data,
479 struct drm_file *file)
480{
5fa8be65 481 struct drm_i915_private *dev_priv = dev->dev_private;
84624813
BW
482 struct drm_i915_gem_context_create *args = data;
483 struct drm_i915_file_private *file_priv = file->driver_priv;
484 struct i915_hw_context *ctx;
485 int ret;
486
487 if (!(dev->driver->driver_features & DRIVER_GEM))
488 return -ENODEV;
489
5fa8be65
DV
490 if (dev_priv->hw_contexts_disabled)
491 return -ENODEV;
492
84624813
BW
493 ret = i915_mutex_lock_interruptible(dev);
494 if (ret)
495 return ret;
496
146937e5 497 ctx = create_hw_context(dev, file_priv);
84624813 498 mutex_unlock(&dev->struct_mutex);
be636387
DC
499 if (IS_ERR(ctx))
500 return PTR_ERR(ctx);
84624813
BW
501
502 args->ctx_id = ctx->id;
503 DRM_DEBUG_DRIVER("HW context %d created\n", args->ctx_id);
504
be636387 505 return 0;
84624813
BW
506}
507
508int i915_gem_context_destroy_ioctl(struct drm_device *dev, void *data,
509 struct drm_file *file)
510{
511 struct drm_i915_gem_context_destroy *args = data;
512 struct drm_i915_file_private *file_priv = file->driver_priv;
84624813
BW
513 struct i915_hw_context *ctx;
514 int ret;
515
516 if (!(dev->driver->driver_features & DRIVER_GEM))
517 return -ENODEV;
518
519 ret = i915_mutex_lock_interruptible(dev);
520 if (ret)
521 return ret;
522
523 ctx = i915_gem_context_get(file_priv, args->ctx_id);
524 if (!ctx) {
525 mutex_unlock(&dev->struct_mutex);
0d326013 526 return -ENOENT;
84624813
BW
527 }
528
529 do_destroy(ctx);
530
531 mutex_unlock(&dev->struct_mutex);
532
533 DRM_DEBUG_DRIVER("HW context %d destroyed\n", args->ctx_id);
534 return 0;
535}