]>
Commit | Line | Data |
---|---|---|
254f965c BW |
1 | /* |
2 | * Copyright © 2011-2012 Intel Corporation | |
3 | * | |
4 | * Permission is hereby granted, free of charge, to any person obtaining a | |
5 | * copy of this software and associated documentation files (the "Software"), | |
6 | * to deal in the Software without restriction, including without limitation | |
7 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
8 | * and/or sell copies of the Software, and to permit persons to whom the | |
9 | * Software is furnished to do so, subject to the following conditions: | |
10 | * | |
11 | * The above copyright notice and this permission notice (including the next | |
12 | * paragraph) shall be included in all copies or substantial portions of the | |
13 | * Software. | |
14 | * | |
15 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
16 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
17 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
18 | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER | |
19 | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING | |
20 | * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS | |
21 | * IN THE SOFTWARE. | |
22 | * | |
23 | * Authors: | |
24 | * Ben Widawsky <ben@bwidawsk.net> | |
25 | * | |
26 | */ | |
27 | ||
28 | /* | |
29 | * This file implements HW context support. On gen5+ a HW context consists of an | |
30 | * opaque GPU object which is referenced at times of context saves and restores. | |
31 | * With RC6 enabled, the context is also referenced as the GPU enters and exists | |
32 | * from RC6 (GPU has it's own internal power context, except on gen5). Though | |
33 | * something like a context does exist for the media ring, the code only | |
34 | * supports contexts for the render ring. | |
35 | * | |
36 | * In software, there is a distinction between contexts created by the user, | |
37 | * and the default HW context. The default HW context is used by GPU clients | |
38 | * that do not request setup of their own hardware context. The default | |
39 | * context's state is never restored to help prevent programming errors. This | |
40 | * would happen if a client ran and piggy-backed off another clients GPU state. | |
41 | * The default context only exists to give the GPU some offset to load as the | |
42 | * current to invoke a save of the context we actually care about. In fact, the | |
43 | * code could likely be constructed, albeit in a more complicated fashion, to | |
44 | * never use the default context, though that limits the driver's ability to | |
45 | * swap out, and/or destroy other contexts. | |
46 | * | |
47 | * All other contexts are created as a request by the GPU client. These contexts | |
48 | * store GPU state, and thus allow GPU clients to not re-emit state (and | |
49 | * potentially query certain state) at any time. The kernel driver makes | |
50 | * certain that the appropriate commands are inserted. | |
51 | * | |
52 | * The context life cycle is semi-complicated in that context BOs may live | |
53 | * longer than the context itself because of the way the hardware, and object | |
54 | * tracking works. Below is a very crude representation of the state machine | |
55 | * describing the context life. | |
56 | * refcount pincount active | |
57 | * S0: initial state 0 0 0 | |
58 | * S1: context created 1 0 0 | |
59 | * S2: context is currently running 2 1 X | |
60 | * S3: GPU referenced, but not current 2 0 1 | |
61 | * S4: context is current, but destroyed 1 1 0 | |
62 | * S5: like S3, but destroyed 1 0 1 | |
63 | * | |
64 | * The most common (but not all) transitions: | |
65 | * S0->S1: client creates a context | |
66 | * S1->S2: client submits execbuf with context | |
67 | * S2->S3: other clients submits execbuf with context | |
68 | * S3->S1: context object was retired | |
69 | * S3->S2: clients submits another execbuf | |
70 | * S2->S4: context destroy called with current context | |
71 | * S3->S5->S0: destroy path | |
72 | * S4->S5->S0: destroy path on current context | |
73 | * | |
74 | * There are two confusing terms used above: | |
75 | * The "current context" means the context which is currently running on the | |
76 | * GPU. The GPU has loaded it's state already and has stored away the gtt | |
77 | * offset of the BO. The GPU is not actively referencing the data at this | |
78 | * offset, but it will on the next context switch. The only way to avoid this | |
79 | * is to do a GPU reset. | |
80 | * | |
81 | * An "active context' is one which was previously the "current context" and is | |
82 | * on the active list waiting for the next context switch to occur. Until this | |
83 | * happens, the object must remain at the same gtt offset. It is therefore | |
84 | * possible to destroy a context, but it is still active. | |
85 | * | |
86 | */ | |
87 | ||
760285e7 DH |
88 | #include <drm/drmP.h> |
89 | #include <drm/i915_drm.h> | |
254f965c BW |
90 | #include "i915_drv.h" |
91 | ||
40521054 BW |
92 | /* This is a HW constraint. The value below is the largest known requirement |
93 | * I've seen in a spec to date, and that was a workaround for a non-shipping | |
94 | * part. It should be safe to decrease this, but it's more future proof as is. | |
95 | */ | |
96 | #define CONTEXT_ALIGN (64<<10) | |
97 | ||
98 | static struct i915_hw_context * | |
99 | i915_gem_context_get(struct drm_i915_file_private *file_priv, u32 id); | |
9a3b5304 | 100 | static int do_switch(struct i915_hw_context *to); |
40521054 | 101 | |
254f965c BW |
102 | static int get_context_size(struct drm_device *dev) |
103 | { | |
104 | struct drm_i915_private *dev_priv = dev->dev_private; | |
105 | int ret; | |
106 | u32 reg; | |
107 | ||
108 | switch (INTEL_INFO(dev)->gen) { | |
109 | case 6: | |
110 | reg = I915_READ(CXT_SIZE); | |
111 | ret = GEN6_CXT_TOTAL_SIZE(reg) * 64; | |
112 | break; | |
113 | case 7: | |
4f91dd6f | 114 | reg = I915_READ(GEN7_CXT_SIZE); |
2e4291e0 | 115 | if (IS_HASWELL(dev)) |
a0de80a0 | 116 | ret = HSW_CXT_TOTAL_SIZE; |
2e4291e0 BW |
117 | else |
118 | ret = GEN7_CXT_TOTAL_SIZE(reg) * 64; | |
254f965c BW |
119 | break; |
120 | default: | |
121 | BUG(); | |
122 | } | |
123 | ||
124 | return ret; | |
125 | } | |
126 | ||
dce3271b | 127 | void i915_gem_context_free(struct kref *ctx_ref) |
40521054 | 128 | { |
dce3271b MK |
129 | struct i915_hw_context *ctx = container_of(ctx_ref, |
130 | typeof(*ctx), ref); | |
40521054 BW |
131 | |
132 | drm_gem_object_unreference(&ctx->obj->base); | |
133 | kfree(ctx); | |
134 | } | |
135 | ||
146937e5 | 136 | static struct i915_hw_context * |
40521054 | 137 | create_hw_context(struct drm_device *dev, |
146937e5 | 138 | struct drm_i915_file_private *file_priv) |
40521054 BW |
139 | { |
140 | struct drm_i915_private *dev_priv = dev->dev_private; | |
146937e5 | 141 | struct i915_hw_context *ctx; |
c8c470af | 142 | int ret; |
40521054 | 143 | |
f94982b0 | 144 | ctx = kzalloc(sizeof(*ctx), GFP_KERNEL); |
146937e5 BW |
145 | if (ctx == NULL) |
146 | return ERR_PTR(-ENOMEM); | |
40521054 | 147 | |
dce3271b | 148 | kref_init(&ctx->ref); |
146937e5 BW |
149 | ctx->obj = i915_gem_alloc_object(dev, dev_priv->hw_context_size); |
150 | if (ctx->obj == NULL) { | |
151 | kfree(ctx); | |
40521054 | 152 | DRM_DEBUG_DRIVER("Context object allocated failed\n"); |
146937e5 | 153 | return ERR_PTR(-ENOMEM); |
40521054 BW |
154 | } |
155 | ||
4615d4c9 CW |
156 | if (INTEL_INFO(dev)->gen >= 7) { |
157 | ret = i915_gem_object_set_cache_level(ctx->obj, | |
158 | I915_CACHE_LLC_MLC); | |
bb036413 BW |
159 | /* Failure shouldn't ever happen this early */ |
160 | if (WARN_ON(ret)) | |
4615d4c9 CW |
161 | goto err_out; |
162 | } | |
163 | ||
40521054 BW |
164 | /* The ring associated with the context object is handled by the normal |
165 | * object tracking code. We give an initial ring value simple to pass an | |
166 | * assertion in the context switch code. | |
167 | */ | |
146937e5 | 168 | ctx->ring = &dev_priv->ring[RCS]; |
40521054 BW |
169 | |
170 | /* Default context will never have a file_priv */ | |
171 | if (file_priv == NULL) | |
146937e5 | 172 | return ctx; |
40521054 | 173 | |
c8c470af TH |
174 | ret = idr_alloc(&file_priv->context_idr, ctx, DEFAULT_CONTEXT_ID + 1, 0, |
175 | GFP_KERNEL); | |
176 | if (ret < 0) | |
40521054 | 177 | goto err_out; |
dce3271b MK |
178 | |
179 | ctx->file_priv = file_priv; | |
c8c470af | 180 | ctx->id = ret; |
40521054 | 181 | |
146937e5 | 182 | return ctx; |
40521054 BW |
183 | |
184 | err_out: | |
dce3271b | 185 | i915_gem_context_unreference(ctx); |
146937e5 | 186 | return ERR_PTR(ret); |
40521054 BW |
187 | } |
188 | ||
e0556841 BW |
189 | static inline bool is_default_context(struct i915_hw_context *ctx) |
190 | { | |
191 | return (ctx == ctx->ring->default_context); | |
192 | } | |
193 | ||
254f965c BW |
194 | /** |
195 | * The default context needs to exist per ring that uses contexts. It stores the | |
196 | * context state of the GPU for applications that don't utilize HW contexts, as | |
197 | * well as an idle case. | |
198 | */ | |
199 | static int create_default_context(struct drm_i915_private *dev_priv) | |
200 | { | |
40521054 BW |
201 | struct i915_hw_context *ctx; |
202 | int ret; | |
203 | ||
204 | BUG_ON(!mutex_is_locked(&dev_priv->dev->struct_mutex)); | |
205 | ||
146937e5 BW |
206 | ctx = create_hw_context(dev_priv->dev, NULL); |
207 | if (IS_ERR(ctx)) | |
208 | return PTR_ERR(ctx); | |
40521054 BW |
209 | |
210 | /* We may need to do things with the shrinker which require us to | |
211 | * immediately switch back to the default context. This can cause a | |
212 | * problem as pinning the default context also requires GTT space which | |
213 | * may not be available. To avoid this we always pin the | |
214 | * default context. | |
215 | */ | |
146937e5 | 216 | dev_priv->ring[RCS].default_context = ctx; |
c37e2204 | 217 | ret = i915_gem_obj_ggtt_pin(ctx->obj, CONTEXT_ALIGN, false, false); |
bb036413 BW |
218 | if (ret) { |
219 | DRM_DEBUG_DRIVER("Couldn't pin %d\n", ret); | |
9a3b5304 | 220 | goto err_destroy; |
bb036413 | 221 | } |
40521054 | 222 | |
9a3b5304 | 223 | ret = do_switch(ctx); |
bb036413 BW |
224 | if (ret) { |
225 | DRM_DEBUG_DRIVER("Switch failed %d\n", ret); | |
9a3b5304 | 226 | goto err_unpin; |
bb036413 | 227 | } |
dfabbcb4 | 228 | |
9a3b5304 CW |
229 | DRM_DEBUG_DRIVER("Default HW context loaded\n"); |
230 | return 0; | |
231 | ||
232 | err_unpin: | |
233 | i915_gem_object_unpin(ctx->obj); | |
234 | err_destroy: | |
dce3271b | 235 | i915_gem_context_unreference(ctx); |
40521054 | 236 | return ret; |
254f965c BW |
237 | } |
238 | ||
239 | void i915_gem_context_init(struct drm_device *dev) | |
240 | { | |
241 | struct drm_i915_private *dev_priv = dev->dev_private; | |
254f965c | 242 | |
e158c5aa BW |
243 | if (!HAS_HW_CONTEXTS(dev)) { |
244 | dev_priv->hw_contexts_disabled = true; | |
bb036413 | 245 | DRM_DEBUG_DRIVER("Disabling HW Contexts; old hardware\n"); |
254f965c | 246 | return; |
e158c5aa | 247 | } |
254f965c BW |
248 | |
249 | /* If called from reset, or thaw... we've been here already */ | |
40521054 BW |
250 | if (dev_priv->hw_contexts_disabled || |
251 | dev_priv->ring[RCS].default_context) | |
254f965c BW |
252 | return; |
253 | ||
07ea0d85 | 254 | dev_priv->hw_context_size = round_up(get_context_size(dev), 4096); |
254f965c | 255 | |
07ea0d85 | 256 | if (dev_priv->hw_context_size > (1<<20)) { |
254f965c | 257 | dev_priv->hw_contexts_disabled = true; |
bb036413 | 258 | DRM_DEBUG_DRIVER("Disabling HW Contexts; invalid size\n"); |
254f965c BW |
259 | return; |
260 | } | |
261 | ||
262 | if (create_default_context(dev_priv)) { | |
263 | dev_priv->hw_contexts_disabled = true; | |
bb036413 | 264 | DRM_DEBUG_DRIVER("Disabling HW Contexts; create failed\n"); |
254f965c BW |
265 | return; |
266 | } | |
267 | ||
268 | DRM_DEBUG_DRIVER("HW context support initialized\n"); | |
269 | } | |
270 | ||
271 | void i915_gem_context_fini(struct drm_device *dev) | |
272 | { | |
273 | struct drm_i915_private *dev_priv = dev->dev_private; | |
dce3271b | 274 | struct i915_hw_context *dctx = dev_priv->ring[RCS].default_context; |
254f965c BW |
275 | |
276 | if (dev_priv->hw_contexts_disabled) | |
277 | return; | |
40521054 | 278 | |
55a66628 DV |
279 | /* The only known way to stop the gpu from accessing the hw context is |
280 | * to reset it. Do this as the very last operation to avoid confusing | |
281 | * other code, leading to spurious errors. */ | |
282 | intel_gpu_reset(dev); | |
283 | ||
dce3271b | 284 | i915_gem_object_unpin(dctx->obj); |
168f8366 MK |
285 | |
286 | /* When default context is created and switched to, base object refcount | |
287 | * will be 2 (+1 from object creation and +1 from do_switch()). | |
288 | * i915_gem_context_fini() will be called after gpu_idle() has switched | |
289 | * to default context. So we need to unreference the base object once | |
290 | * to offset the do_switch part, so that i915_gem_context_unreference() | |
291 | * can then free the base object correctly. */ | |
292 | drm_gem_object_unreference(&dctx->obj->base); | |
dce3271b | 293 | i915_gem_context_unreference(dctx); |
254f965c BW |
294 | } |
295 | ||
40521054 BW |
296 | static int context_idr_cleanup(int id, void *p, void *data) |
297 | { | |
73c273eb | 298 | struct i915_hw_context *ctx = p; |
40521054 BW |
299 | |
300 | BUG_ON(id == DEFAULT_CONTEXT_ID); | |
40521054 | 301 | |
dce3271b | 302 | i915_gem_context_unreference(ctx); |
40521054 | 303 | return 0; |
254f965c BW |
304 | } |
305 | ||
c0bb617a | 306 | struct i915_ctx_hang_stats * |
11fa3384 | 307 | i915_gem_context_get_hang_stats(struct drm_device *dev, |
c0bb617a MK |
308 | struct drm_file *file, |
309 | u32 id) | |
310 | { | |
11fa3384 | 311 | struct drm_i915_private *dev_priv = dev->dev_private; |
c0bb617a | 312 | struct drm_i915_file_private *file_priv = file->driver_priv; |
11fa3384 | 313 | struct i915_hw_context *ctx; |
c0bb617a MK |
314 | |
315 | if (id == DEFAULT_CONTEXT_ID) | |
316 | return &file_priv->hang_stats; | |
317 | ||
11fa3384 CW |
318 | ctx = NULL; |
319 | if (!dev_priv->hw_contexts_disabled) | |
320 | ctx = i915_gem_context_get(file->driver_priv, id); | |
321 | if (ctx == NULL) | |
c0bb617a MK |
322 | return ERR_PTR(-ENOENT); |
323 | ||
11fa3384 | 324 | return &ctx->hang_stats; |
c0bb617a MK |
325 | } |
326 | ||
254f965c BW |
327 | void i915_gem_context_close(struct drm_device *dev, struct drm_file *file) |
328 | { | |
40521054 | 329 | struct drm_i915_file_private *file_priv = file->driver_priv; |
254f965c | 330 | |
40521054 | 331 | mutex_lock(&dev->struct_mutex); |
73c273eb | 332 | idr_for_each(&file_priv->context_idr, context_idr_cleanup, NULL); |
40521054 BW |
333 | idr_destroy(&file_priv->context_idr); |
334 | mutex_unlock(&dev->struct_mutex); | |
335 | } | |
336 | ||
e0556841 | 337 | static struct i915_hw_context * |
40521054 BW |
338 | i915_gem_context_get(struct drm_i915_file_private *file_priv, u32 id) |
339 | { | |
340 | return (struct i915_hw_context *)idr_find(&file_priv->context_idr, id); | |
254f965c | 341 | } |
e0556841 BW |
342 | |
343 | static inline int | |
344 | mi_set_context(struct intel_ring_buffer *ring, | |
345 | struct i915_hw_context *new_context, | |
346 | u32 hw_flags) | |
347 | { | |
348 | int ret; | |
349 | ||
12b0286f BW |
350 | /* w/a: If Flush TLB Invalidation Mode is enabled, driver must do a TLB |
351 | * invalidation prior to MI_SET_CONTEXT. On GEN6 we don't set the value | |
352 | * explicitly, so we rely on the value at ring init, stored in | |
353 | * itlb_before_ctx_switch. | |
354 | */ | |
355 | if (IS_GEN6(ring->dev) && ring->itlb_before_ctx_switch) { | |
ac82ea2e | 356 | ret = ring->flush(ring, I915_GEM_GPU_DOMAINS, 0); |
12b0286f BW |
357 | if (ret) |
358 | return ret; | |
359 | } | |
360 | ||
e37ec39b | 361 | ret = intel_ring_begin(ring, 6); |
e0556841 BW |
362 | if (ret) |
363 | return ret; | |
364 | ||
8693a824 | 365 | /* WaProgramMiArbOnOffAroundMiSetContext:ivb,vlv,hsw */ |
e37ec39b BW |
366 | if (IS_GEN7(ring->dev)) |
367 | intel_ring_emit(ring, MI_ARB_ON_OFF | MI_ARB_DISABLE); | |
368 | else | |
369 | intel_ring_emit(ring, MI_NOOP); | |
370 | ||
e0556841 BW |
371 | intel_ring_emit(ring, MI_NOOP); |
372 | intel_ring_emit(ring, MI_SET_CONTEXT); | |
f343c5f6 | 373 | intel_ring_emit(ring, i915_gem_obj_ggtt_offset(new_context->obj) | |
e0556841 BW |
374 | MI_MM_SPACE_GTT | |
375 | MI_SAVE_EXT_STATE_EN | | |
376 | MI_RESTORE_EXT_STATE_EN | | |
377 | hw_flags); | |
378 | /* w/a: MI_SET_CONTEXT must always be followed by MI_NOOP */ | |
379 | intel_ring_emit(ring, MI_NOOP); | |
380 | ||
e37ec39b BW |
381 | if (IS_GEN7(ring->dev)) |
382 | intel_ring_emit(ring, MI_ARB_ON_OFF | MI_ARB_ENABLE); | |
383 | else | |
384 | intel_ring_emit(ring, MI_NOOP); | |
385 | ||
e0556841 BW |
386 | intel_ring_advance(ring); |
387 | ||
388 | return ret; | |
389 | } | |
390 | ||
9a3b5304 | 391 | static int do_switch(struct i915_hw_context *to) |
e0556841 | 392 | { |
9a3b5304 | 393 | struct intel_ring_buffer *ring = to->ring; |
112522f6 | 394 | struct i915_hw_context *from = ring->last_context; |
e0556841 BW |
395 | u32 hw_flags = 0; |
396 | int ret; | |
397 | ||
112522f6 | 398 | BUG_ON(from != NULL && from->obj != NULL && from->obj->pin_count == 0); |
e0556841 | 399 | |
112522f6 | 400 | if (from == to) |
9a3b5304 CW |
401 | return 0; |
402 | ||
c37e2204 | 403 | ret = i915_gem_obj_ggtt_pin(to->obj, CONTEXT_ALIGN, false, false); |
e0556841 BW |
404 | if (ret) |
405 | return ret; | |
406 | ||
d3373a24 CW |
407 | /* Clear this page out of any CPU caches for coherent swap-in/out. Note |
408 | * that thanks to write = false in this call and us not setting any gpu | |
409 | * write domains when putting a context object onto the active list | |
410 | * (when switching away from it), this won't block. | |
411 | * XXX: We need a real interface to do this instead of trickery. */ | |
412 | ret = i915_gem_object_set_to_gtt_domain(to->obj, false); | |
413 | if (ret) { | |
414 | i915_gem_object_unpin(to->obj); | |
415 | return ret; | |
416 | } | |
417 | ||
3af7b857 DV |
418 | if (!to->obj->has_global_gtt_mapping) |
419 | i915_gem_gtt_bind_object(to->obj, to->obj->cache_level); | |
420 | ||
e0556841 BW |
421 | if (!to->is_initialized || is_default_context(to)) |
422 | hw_flags |= MI_RESTORE_INHIBIT; | |
112522f6 | 423 | else if (WARN_ON_ONCE(from == to)) /* not yet expected */ |
e0556841 BW |
424 | hw_flags |= MI_FORCE_RESTORE; |
425 | ||
e0556841 BW |
426 | ret = mi_set_context(ring, to, hw_flags); |
427 | if (ret) { | |
428 | i915_gem_object_unpin(to->obj); | |
429 | return ret; | |
430 | } | |
431 | ||
432 | /* The backing object for the context is done after switching to the | |
433 | * *next* context. Therefore we cannot retire the previous context until | |
434 | * the next context has already started running. In fact, the below code | |
435 | * is a bit suboptimal because the retiring can occur simply after the | |
436 | * MI_SET_CONTEXT instead of when the next seqno has completed. | |
437 | */ | |
112522f6 CW |
438 | if (from != NULL) { |
439 | from->obj->base.read_domains = I915_GEM_DOMAIN_INSTRUCTION; | |
440 | i915_gem_object_move_to_active(from->obj, ring); | |
e0556841 BW |
441 | /* As long as MI_SET_CONTEXT is serializing, ie. it flushes the |
442 | * whole damn pipeline, we don't need to explicitly mark the | |
443 | * object dirty. The only exception is that the context must be | |
444 | * correct in case the object gets swapped out. Ideally we'd be | |
445 | * able to defer doing this until we know the object would be | |
446 | * swapped, but there is no way to do that yet. | |
447 | */ | |
112522f6 CW |
448 | from->obj->dirty = 1; |
449 | BUG_ON(from->obj->ring != ring); | |
450 | ||
0025c077 | 451 | ret = i915_add_request(ring, NULL); |
112522f6 CW |
452 | if (ret) { |
453 | /* Too late, we've already scheduled a context switch. | |
454 | * Try to undo the change so that the hw state is | |
455 | * consistent with out tracking. In case of emergency, | |
456 | * scream. | |
457 | */ | |
458 | WARN_ON(mi_set_context(ring, from, MI_RESTORE_INHIBIT)); | |
459 | return ret; | |
460 | } | |
b259b312 | 461 | |
112522f6 CW |
462 | i915_gem_object_unpin(from->obj); |
463 | i915_gem_context_unreference(from); | |
e0556841 BW |
464 | } |
465 | ||
112522f6 CW |
466 | i915_gem_context_reference(to); |
467 | ring->last_context = to; | |
e0556841 BW |
468 | to->is_initialized = true; |
469 | ||
470 | return 0; | |
471 | } | |
472 | ||
473 | /** | |
474 | * i915_switch_context() - perform a GPU context switch. | |
475 | * @ring: ring for which we'll execute the context switch | |
476 | * @file_priv: file_priv associated with the context, may be NULL | |
477 | * @id: context id number | |
478 | * @seqno: sequence number by which the new context will be switched to | |
479 | * @flags: | |
480 | * | |
481 | * The context life cycle is simple. The context refcount is incremented and | |
482 | * decremented by 1 and create and destroy. If the context is in use by the GPU, | |
483 | * it will have a refoucnt > 1. This allows us to destroy the context abstract | |
484 | * object while letting the normal object tracking destroy the backing BO. | |
485 | */ | |
486 | int i915_switch_context(struct intel_ring_buffer *ring, | |
487 | struct drm_file *file, | |
488 | int to_id) | |
489 | { | |
490 | struct drm_i915_private *dev_priv = ring->dev->dev_private; | |
e0556841 | 491 | struct i915_hw_context *to; |
e0556841 BW |
492 | |
493 | if (dev_priv->hw_contexts_disabled) | |
494 | return 0; | |
495 | ||
186507e9 BW |
496 | WARN_ON(!mutex_is_locked(&dev_priv->dev->struct_mutex)); |
497 | ||
e0556841 BW |
498 | if (ring != &dev_priv->ring[RCS]) |
499 | return 0; | |
500 | ||
e0556841 BW |
501 | if (to_id == DEFAULT_CONTEXT_ID) { |
502 | to = ring->default_context; | |
503 | } else { | |
9a3b5304 CW |
504 | if (file == NULL) |
505 | return -EINVAL; | |
506 | ||
507 | to = i915_gem_context_get(file->driver_priv, to_id); | |
e0556841 | 508 | if (to == NULL) |
0d326013 | 509 | return -ENOENT; |
e0556841 BW |
510 | } |
511 | ||
9a3b5304 | 512 | return do_switch(to); |
e0556841 | 513 | } |
84624813 BW |
514 | |
515 | int i915_gem_context_create_ioctl(struct drm_device *dev, void *data, | |
516 | struct drm_file *file) | |
517 | { | |
5fa8be65 | 518 | struct drm_i915_private *dev_priv = dev->dev_private; |
84624813 BW |
519 | struct drm_i915_gem_context_create *args = data; |
520 | struct drm_i915_file_private *file_priv = file->driver_priv; | |
521 | struct i915_hw_context *ctx; | |
522 | int ret; | |
523 | ||
524 | if (!(dev->driver->driver_features & DRIVER_GEM)) | |
525 | return -ENODEV; | |
526 | ||
5fa8be65 DV |
527 | if (dev_priv->hw_contexts_disabled) |
528 | return -ENODEV; | |
529 | ||
84624813 BW |
530 | ret = i915_mutex_lock_interruptible(dev); |
531 | if (ret) | |
532 | return ret; | |
533 | ||
146937e5 | 534 | ctx = create_hw_context(dev, file_priv); |
84624813 | 535 | mutex_unlock(&dev->struct_mutex); |
be636387 DC |
536 | if (IS_ERR(ctx)) |
537 | return PTR_ERR(ctx); | |
84624813 BW |
538 | |
539 | args->ctx_id = ctx->id; | |
540 | DRM_DEBUG_DRIVER("HW context %d created\n", args->ctx_id); | |
541 | ||
be636387 | 542 | return 0; |
84624813 BW |
543 | } |
544 | ||
545 | int i915_gem_context_destroy_ioctl(struct drm_device *dev, void *data, | |
546 | struct drm_file *file) | |
547 | { | |
548 | struct drm_i915_gem_context_destroy *args = data; | |
549 | struct drm_i915_file_private *file_priv = file->driver_priv; | |
84624813 BW |
550 | struct i915_hw_context *ctx; |
551 | int ret; | |
552 | ||
553 | if (!(dev->driver->driver_features & DRIVER_GEM)) | |
554 | return -ENODEV; | |
555 | ||
556 | ret = i915_mutex_lock_interruptible(dev); | |
557 | if (ret) | |
558 | return ret; | |
559 | ||
560 | ctx = i915_gem_context_get(file_priv, args->ctx_id); | |
561 | if (!ctx) { | |
562 | mutex_unlock(&dev->struct_mutex); | |
0d326013 | 563 | return -ENOENT; |
84624813 BW |
564 | } |
565 | ||
dce3271b MK |
566 | idr_remove(&ctx->file_priv->context_idr, ctx->id); |
567 | i915_gem_context_unreference(ctx); | |
84624813 BW |
568 | mutex_unlock(&dev->struct_mutex); |
569 | ||
570 | DRM_DEBUG_DRIVER("HW context %d destroyed\n", args->ctx_id); | |
571 | return 0; | |
572 | } |