]>
Commit | Line | Data |
---|---|---|
0d6aa60b | 1 | /* i915_irq.c -- IRQ support for the I915 -*- linux-c -*- |
1da177e4 | 2 | */ |
0d6aa60b | 3 | /* |
1da177e4 LT |
4 | * Copyright 2003 Tungsten Graphics, Inc., Cedar Park, Texas. |
5 | * All Rights Reserved. | |
bc54fd1a DA |
6 | * |
7 | * Permission is hereby granted, free of charge, to any person obtaining a | |
8 | * copy of this software and associated documentation files (the | |
9 | * "Software"), to deal in the Software without restriction, including | |
10 | * without limitation the rights to use, copy, modify, merge, publish, | |
11 | * distribute, sub license, and/or sell copies of the Software, and to | |
12 | * permit persons to whom the Software is furnished to do so, subject to | |
13 | * the following conditions: | |
14 | * | |
15 | * The above copyright notice and this permission notice (including the | |
16 | * next paragraph) shall be included in all copies or substantial portions | |
17 | * of the Software. | |
18 | * | |
19 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS | |
20 | * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF | |
21 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. | |
22 | * IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR | |
23 | * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, | |
24 | * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE | |
25 | * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE. | |
26 | * | |
0d6aa60b | 27 | */ |
1da177e4 | 28 | |
a70491cc JP |
29 | #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt |
30 | ||
63eeaf38 | 31 | #include <linux/sysrq.h> |
5a0e3ad6 | 32 | #include <linux/slab.h> |
b2c88f5b | 33 | #include <linux/circ_buf.h> |
760285e7 DH |
34 | #include <drm/drmP.h> |
35 | #include <drm/i915_drm.h> | |
1da177e4 | 36 | #include "i915_drv.h" |
1c5d22f7 | 37 | #include "i915_trace.h" |
79e53945 | 38 | #include "intel_drv.h" |
1da177e4 | 39 | |
fca52a55 DV |
40 | /** |
41 | * DOC: interrupt handling | |
42 | * | |
43 | * These functions provide the basic support for enabling and disabling the | |
44 | * interrupt handling support. There's a lot more functionality in i915_irq.c | |
45 | * and related files, but that will be described in separate chapters. | |
46 | */ | |
47 | ||
e4ce95aa VS |
48 | static const u32 hpd_ilk[HPD_NUM_PINS] = { |
49 | [HPD_PORT_A] = DE_DP_A_HOTPLUG, | |
50 | }; | |
51 | ||
23bb4cb5 VS |
52 | static const u32 hpd_ivb[HPD_NUM_PINS] = { |
53 | [HPD_PORT_A] = DE_DP_A_HOTPLUG_IVB, | |
54 | }; | |
55 | ||
3a3b3c7d VS |
56 | static const u32 hpd_bdw[HPD_NUM_PINS] = { |
57 | [HPD_PORT_A] = GEN8_PORT_DP_A_HOTPLUG, | |
58 | }; | |
59 | ||
7c7e10db | 60 | static const u32 hpd_ibx[HPD_NUM_PINS] = { |
e5868a31 EE |
61 | [HPD_CRT] = SDE_CRT_HOTPLUG, |
62 | [HPD_SDVO_B] = SDE_SDVOB_HOTPLUG, | |
63 | [HPD_PORT_B] = SDE_PORTB_HOTPLUG, | |
64 | [HPD_PORT_C] = SDE_PORTC_HOTPLUG, | |
65 | [HPD_PORT_D] = SDE_PORTD_HOTPLUG | |
66 | }; | |
67 | ||
7c7e10db | 68 | static const u32 hpd_cpt[HPD_NUM_PINS] = { |
e5868a31 | 69 | [HPD_CRT] = SDE_CRT_HOTPLUG_CPT, |
73c352a2 | 70 | [HPD_SDVO_B] = SDE_SDVOB_HOTPLUG_CPT, |
e5868a31 EE |
71 | [HPD_PORT_B] = SDE_PORTB_HOTPLUG_CPT, |
72 | [HPD_PORT_C] = SDE_PORTC_HOTPLUG_CPT, | |
73 | [HPD_PORT_D] = SDE_PORTD_HOTPLUG_CPT | |
74 | }; | |
75 | ||
26951caf | 76 | static const u32 hpd_spt[HPD_NUM_PINS] = { |
74c0b395 | 77 | [HPD_PORT_A] = SDE_PORTA_HOTPLUG_SPT, |
26951caf XZ |
78 | [HPD_PORT_B] = SDE_PORTB_HOTPLUG_CPT, |
79 | [HPD_PORT_C] = SDE_PORTC_HOTPLUG_CPT, | |
80 | [HPD_PORT_D] = SDE_PORTD_HOTPLUG_CPT, | |
81 | [HPD_PORT_E] = SDE_PORTE_HOTPLUG_SPT | |
82 | }; | |
83 | ||
7c7e10db | 84 | static const u32 hpd_mask_i915[HPD_NUM_PINS] = { |
e5868a31 EE |
85 | [HPD_CRT] = CRT_HOTPLUG_INT_EN, |
86 | [HPD_SDVO_B] = SDVOB_HOTPLUG_INT_EN, | |
87 | [HPD_SDVO_C] = SDVOC_HOTPLUG_INT_EN, | |
88 | [HPD_PORT_B] = PORTB_HOTPLUG_INT_EN, | |
89 | [HPD_PORT_C] = PORTC_HOTPLUG_INT_EN, | |
90 | [HPD_PORT_D] = PORTD_HOTPLUG_INT_EN | |
91 | }; | |
92 | ||
7c7e10db | 93 | static const u32 hpd_status_g4x[HPD_NUM_PINS] = { |
e5868a31 EE |
94 | [HPD_CRT] = CRT_HOTPLUG_INT_STATUS, |
95 | [HPD_SDVO_B] = SDVOB_HOTPLUG_INT_STATUS_G4X, | |
96 | [HPD_SDVO_C] = SDVOC_HOTPLUG_INT_STATUS_G4X, | |
97 | [HPD_PORT_B] = PORTB_HOTPLUG_INT_STATUS, | |
98 | [HPD_PORT_C] = PORTC_HOTPLUG_INT_STATUS, | |
99 | [HPD_PORT_D] = PORTD_HOTPLUG_INT_STATUS | |
100 | }; | |
101 | ||
4bca26d0 | 102 | static const u32 hpd_status_i915[HPD_NUM_PINS] = { |
e5868a31 EE |
103 | [HPD_CRT] = CRT_HOTPLUG_INT_STATUS, |
104 | [HPD_SDVO_B] = SDVOB_HOTPLUG_INT_STATUS_I915, | |
105 | [HPD_SDVO_C] = SDVOC_HOTPLUG_INT_STATUS_I915, | |
106 | [HPD_PORT_B] = PORTB_HOTPLUG_INT_STATUS, | |
107 | [HPD_PORT_C] = PORTC_HOTPLUG_INT_STATUS, | |
108 | [HPD_PORT_D] = PORTD_HOTPLUG_INT_STATUS | |
109 | }; | |
110 | ||
e0a20ad7 SS |
111 | /* BXT hpd list */ |
112 | static const u32 hpd_bxt[HPD_NUM_PINS] = { | |
7f3561be | 113 | [HPD_PORT_A] = BXT_DE_PORT_HP_DDIA, |
e0a20ad7 SS |
114 | [HPD_PORT_B] = BXT_DE_PORT_HP_DDIB, |
115 | [HPD_PORT_C] = BXT_DE_PORT_HP_DDIC | |
116 | }; | |
117 | ||
5c502442 | 118 | /* IIR can theoretically queue up two events. Be paranoid. */ |
f86f3fb0 | 119 | #define GEN8_IRQ_RESET_NDX(type, which) do { \ |
5c502442 PZ |
120 | I915_WRITE(GEN8_##type##_IMR(which), 0xffffffff); \ |
121 | POSTING_READ(GEN8_##type##_IMR(which)); \ | |
122 | I915_WRITE(GEN8_##type##_IER(which), 0); \ | |
123 | I915_WRITE(GEN8_##type##_IIR(which), 0xffffffff); \ | |
124 | POSTING_READ(GEN8_##type##_IIR(which)); \ | |
125 | I915_WRITE(GEN8_##type##_IIR(which), 0xffffffff); \ | |
126 | POSTING_READ(GEN8_##type##_IIR(which)); \ | |
127 | } while (0) | |
128 | ||
f86f3fb0 | 129 | #define GEN5_IRQ_RESET(type) do { \ |
a9d356a6 | 130 | I915_WRITE(type##IMR, 0xffffffff); \ |
5c502442 | 131 | POSTING_READ(type##IMR); \ |
a9d356a6 | 132 | I915_WRITE(type##IER, 0); \ |
5c502442 PZ |
133 | I915_WRITE(type##IIR, 0xffffffff); \ |
134 | POSTING_READ(type##IIR); \ | |
135 | I915_WRITE(type##IIR, 0xffffffff); \ | |
136 | POSTING_READ(type##IIR); \ | |
a9d356a6 PZ |
137 | } while (0) |
138 | ||
337ba017 PZ |
139 | /* |
140 | * We should clear IMR at preinstall/uninstall, and just check at postinstall. | |
141 | */ | |
f0f59a00 VS |
142 | static void gen5_assert_iir_is_zero(struct drm_i915_private *dev_priv, |
143 | i915_reg_t reg) | |
b51a2842 VS |
144 | { |
145 | u32 val = I915_READ(reg); | |
146 | ||
147 | if (val == 0) | |
148 | return; | |
149 | ||
150 | WARN(1, "Interrupt register 0x%x is not zero: 0x%08x\n", | |
f0f59a00 | 151 | i915_mmio_reg_offset(reg), val); |
b51a2842 VS |
152 | I915_WRITE(reg, 0xffffffff); |
153 | POSTING_READ(reg); | |
154 | I915_WRITE(reg, 0xffffffff); | |
155 | POSTING_READ(reg); | |
156 | } | |
337ba017 | 157 | |
35079899 | 158 | #define GEN8_IRQ_INIT_NDX(type, which, imr_val, ier_val) do { \ |
b51a2842 | 159 | gen5_assert_iir_is_zero(dev_priv, GEN8_##type##_IIR(which)); \ |
35079899 | 160 | I915_WRITE(GEN8_##type##_IER(which), (ier_val)); \ |
7d1bd539 VS |
161 | I915_WRITE(GEN8_##type##_IMR(which), (imr_val)); \ |
162 | POSTING_READ(GEN8_##type##_IMR(which)); \ | |
35079899 PZ |
163 | } while (0) |
164 | ||
165 | #define GEN5_IRQ_INIT(type, imr_val, ier_val) do { \ | |
b51a2842 | 166 | gen5_assert_iir_is_zero(dev_priv, type##IIR); \ |
35079899 | 167 | I915_WRITE(type##IER, (ier_val)); \ |
7d1bd539 VS |
168 | I915_WRITE(type##IMR, (imr_val)); \ |
169 | POSTING_READ(type##IMR); \ | |
35079899 PZ |
170 | } while (0) |
171 | ||
c9a9a268 | 172 | static void gen6_rps_irq_handler(struct drm_i915_private *dev_priv, u32 pm_iir); |
26705e20 | 173 | static void gen9_guc_irq_handler(struct drm_i915_private *dev_priv, u32 pm_iir); |
c9a9a268 | 174 | |
0706f17c EE |
175 | /* For display hotplug interrupt */ |
176 | static inline void | |
177 | i915_hotplug_interrupt_update_locked(struct drm_i915_private *dev_priv, | |
178 | uint32_t mask, | |
179 | uint32_t bits) | |
180 | { | |
181 | uint32_t val; | |
182 | ||
183 | assert_spin_locked(&dev_priv->irq_lock); | |
184 | WARN_ON(bits & ~mask); | |
185 | ||
186 | val = I915_READ(PORT_HOTPLUG_EN); | |
187 | val &= ~mask; | |
188 | val |= bits; | |
189 | I915_WRITE(PORT_HOTPLUG_EN, val); | |
190 | } | |
191 | ||
192 | /** | |
193 | * i915_hotplug_interrupt_update - update hotplug interrupt enable | |
194 | * @dev_priv: driver private | |
195 | * @mask: bits to update | |
196 | * @bits: bits to enable | |
197 | * NOTE: the HPD enable bits are modified both inside and outside | |
198 | * of an interrupt context. To avoid that read-modify-write cycles | |
199 | * interfer, these bits are protected by a spinlock. Since this | |
200 | * function is usually not called from a context where the lock is | |
201 | * held already, this function acquires the lock itself. A non-locking | |
202 | * version is also available. | |
203 | */ | |
204 | void i915_hotplug_interrupt_update(struct drm_i915_private *dev_priv, | |
205 | uint32_t mask, | |
206 | uint32_t bits) | |
207 | { | |
208 | spin_lock_irq(&dev_priv->irq_lock); | |
209 | i915_hotplug_interrupt_update_locked(dev_priv, mask, bits); | |
210 | spin_unlock_irq(&dev_priv->irq_lock); | |
211 | } | |
212 | ||
d9dc34f1 VS |
213 | /** |
214 | * ilk_update_display_irq - update DEIMR | |
215 | * @dev_priv: driver private | |
216 | * @interrupt_mask: mask of interrupt bits to update | |
217 | * @enabled_irq_mask: mask of interrupt bits to enable | |
218 | */ | |
fbdedaea VS |
219 | void ilk_update_display_irq(struct drm_i915_private *dev_priv, |
220 | uint32_t interrupt_mask, | |
221 | uint32_t enabled_irq_mask) | |
036a4a7d | 222 | { |
d9dc34f1 VS |
223 | uint32_t new_val; |
224 | ||
4bc9d430 DV |
225 | assert_spin_locked(&dev_priv->irq_lock); |
226 | ||
d9dc34f1 VS |
227 | WARN_ON(enabled_irq_mask & ~interrupt_mask); |
228 | ||
9df7575f | 229 | if (WARN_ON(!intel_irqs_enabled(dev_priv))) |
c67a470b | 230 | return; |
c67a470b | 231 | |
d9dc34f1 VS |
232 | new_val = dev_priv->irq_mask; |
233 | new_val &= ~interrupt_mask; | |
234 | new_val |= (~enabled_irq_mask & interrupt_mask); | |
235 | ||
236 | if (new_val != dev_priv->irq_mask) { | |
237 | dev_priv->irq_mask = new_val; | |
1ec14ad3 | 238 | I915_WRITE(DEIMR, dev_priv->irq_mask); |
3143a2bf | 239 | POSTING_READ(DEIMR); |
036a4a7d ZW |
240 | } |
241 | } | |
242 | ||
43eaea13 PZ |
243 | /** |
244 | * ilk_update_gt_irq - update GTIMR | |
245 | * @dev_priv: driver private | |
246 | * @interrupt_mask: mask of interrupt bits to update | |
247 | * @enabled_irq_mask: mask of interrupt bits to enable | |
248 | */ | |
249 | static void ilk_update_gt_irq(struct drm_i915_private *dev_priv, | |
250 | uint32_t interrupt_mask, | |
251 | uint32_t enabled_irq_mask) | |
252 | { | |
253 | assert_spin_locked(&dev_priv->irq_lock); | |
254 | ||
15a17aae DV |
255 | WARN_ON(enabled_irq_mask & ~interrupt_mask); |
256 | ||
9df7575f | 257 | if (WARN_ON(!intel_irqs_enabled(dev_priv))) |
c67a470b | 258 | return; |
c67a470b | 259 | |
43eaea13 PZ |
260 | dev_priv->gt_irq_mask &= ~interrupt_mask; |
261 | dev_priv->gt_irq_mask |= (~enabled_irq_mask & interrupt_mask); | |
262 | I915_WRITE(GTIMR, dev_priv->gt_irq_mask); | |
43eaea13 PZ |
263 | } |
264 | ||
480c8033 | 265 | void gen5_enable_gt_irq(struct drm_i915_private *dev_priv, uint32_t mask) |
43eaea13 PZ |
266 | { |
267 | ilk_update_gt_irq(dev_priv, mask, mask); | |
31bb59cc | 268 | POSTING_READ_FW(GTIMR); |
43eaea13 PZ |
269 | } |
270 | ||
480c8033 | 271 | void gen5_disable_gt_irq(struct drm_i915_private *dev_priv, uint32_t mask) |
43eaea13 PZ |
272 | { |
273 | ilk_update_gt_irq(dev_priv, mask, 0); | |
274 | } | |
275 | ||
f0f59a00 | 276 | static i915_reg_t gen6_pm_iir(struct drm_i915_private *dev_priv) |
b900b949 ID |
277 | { |
278 | return INTEL_INFO(dev_priv)->gen >= 8 ? GEN8_GT_IIR(2) : GEN6_PMIIR; | |
279 | } | |
280 | ||
f0f59a00 | 281 | static i915_reg_t gen6_pm_imr(struct drm_i915_private *dev_priv) |
a72fbc3a ID |
282 | { |
283 | return INTEL_INFO(dev_priv)->gen >= 8 ? GEN8_GT_IMR(2) : GEN6_PMIMR; | |
284 | } | |
285 | ||
f0f59a00 | 286 | static i915_reg_t gen6_pm_ier(struct drm_i915_private *dev_priv) |
b900b949 ID |
287 | { |
288 | return INTEL_INFO(dev_priv)->gen >= 8 ? GEN8_GT_IER(2) : GEN6_PMIER; | |
289 | } | |
290 | ||
edbfdb45 | 291 | /** |
81fd874e VS |
292 | * snb_update_pm_irq - update GEN6_PMIMR |
293 | * @dev_priv: driver private | |
294 | * @interrupt_mask: mask of interrupt bits to update | |
295 | * @enabled_irq_mask: mask of interrupt bits to enable | |
296 | */ | |
edbfdb45 PZ |
297 | static void snb_update_pm_irq(struct drm_i915_private *dev_priv, |
298 | uint32_t interrupt_mask, | |
299 | uint32_t enabled_irq_mask) | |
300 | { | |
605cd25b | 301 | uint32_t new_val; |
edbfdb45 | 302 | |
15a17aae DV |
303 | WARN_ON(enabled_irq_mask & ~interrupt_mask); |
304 | ||
edbfdb45 PZ |
305 | assert_spin_locked(&dev_priv->irq_lock); |
306 | ||
f4e9af4f | 307 | new_val = dev_priv->pm_imr; |
f52ecbcf PZ |
308 | new_val &= ~interrupt_mask; |
309 | new_val |= (~enabled_irq_mask & interrupt_mask); | |
310 | ||
f4e9af4f AG |
311 | if (new_val != dev_priv->pm_imr) { |
312 | dev_priv->pm_imr = new_val; | |
313 | I915_WRITE(gen6_pm_imr(dev_priv), dev_priv->pm_imr); | |
a72fbc3a | 314 | POSTING_READ(gen6_pm_imr(dev_priv)); |
f52ecbcf | 315 | } |
edbfdb45 PZ |
316 | } |
317 | ||
f4e9af4f | 318 | void gen6_unmask_pm_irq(struct drm_i915_private *dev_priv, u32 mask) |
edbfdb45 | 319 | { |
9939fba2 ID |
320 | if (WARN_ON(!intel_irqs_enabled(dev_priv))) |
321 | return; | |
322 | ||
edbfdb45 PZ |
323 | snb_update_pm_irq(dev_priv, mask, mask); |
324 | } | |
325 | ||
f4e9af4f | 326 | static void __gen6_mask_pm_irq(struct drm_i915_private *dev_priv, u32 mask) |
edbfdb45 PZ |
327 | { |
328 | snb_update_pm_irq(dev_priv, mask, 0); | |
329 | } | |
330 | ||
f4e9af4f | 331 | void gen6_mask_pm_irq(struct drm_i915_private *dev_priv, u32 mask) |
9939fba2 ID |
332 | { |
333 | if (WARN_ON(!intel_irqs_enabled(dev_priv))) | |
334 | return; | |
335 | ||
f4e9af4f | 336 | __gen6_mask_pm_irq(dev_priv, mask); |
9939fba2 ID |
337 | } |
338 | ||
f4e9af4f | 339 | void gen6_reset_pm_iir(struct drm_i915_private *dev_priv, u32 reset_mask) |
3cc134e3 | 340 | { |
f0f59a00 | 341 | i915_reg_t reg = gen6_pm_iir(dev_priv); |
3cc134e3 | 342 | |
f4e9af4f AG |
343 | assert_spin_locked(&dev_priv->irq_lock); |
344 | ||
345 | I915_WRITE(reg, reset_mask); | |
346 | I915_WRITE(reg, reset_mask); | |
3cc134e3 | 347 | POSTING_READ(reg); |
f4e9af4f AG |
348 | } |
349 | ||
350 | void gen6_enable_pm_irq(struct drm_i915_private *dev_priv, u32 enable_mask) | |
351 | { | |
352 | assert_spin_locked(&dev_priv->irq_lock); | |
353 | ||
354 | dev_priv->pm_ier |= enable_mask; | |
355 | I915_WRITE(gen6_pm_ier(dev_priv), dev_priv->pm_ier); | |
356 | gen6_unmask_pm_irq(dev_priv, enable_mask); | |
357 | /* unmask_pm_irq provides an implicit barrier (POSTING_READ) */ | |
358 | } | |
359 | ||
360 | void gen6_disable_pm_irq(struct drm_i915_private *dev_priv, u32 disable_mask) | |
361 | { | |
362 | assert_spin_locked(&dev_priv->irq_lock); | |
363 | ||
364 | dev_priv->pm_ier &= ~disable_mask; | |
365 | __gen6_mask_pm_irq(dev_priv, disable_mask); | |
366 | I915_WRITE(gen6_pm_ier(dev_priv), dev_priv->pm_ier); | |
367 | /* though a barrier is missing here, but don't really need a one */ | |
368 | } | |
369 | ||
370 | void gen6_reset_rps_interrupts(struct drm_i915_private *dev_priv) | |
371 | { | |
372 | spin_lock_irq(&dev_priv->irq_lock); | |
373 | gen6_reset_pm_iir(dev_priv, dev_priv->pm_rps_events); | |
096fad9e | 374 | dev_priv->rps.pm_iir = 0; |
3cc134e3 ID |
375 | spin_unlock_irq(&dev_priv->irq_lock); |
376 | } | |
377 | ||
91d14251 | 378 | void gen6_enable_rps_interrupts(struct drm_i915_private *dev_priv) |
b900b949 | 379 | { |
f2a91d1a CW |
380 | if (READ_ONCE(dev_priv->rps.interrupts_enabled)) |
381 | return; | |
382 | ||
b900b949 | 383 | spin_lock_irq(&dev_priv->irq_lock); |
c33d247d CW |
384 | WARN_ON_ONCE(dev_priv->rps.pm_iir); |
385 | WARN_ON_ONCE(I915_READ(gen6_pm_iir(dev_priv)) & dev_priv->pm_rps_events); | |
d4d70aa5 | 386 | dev_priv->rps.interrupts_enabled = true; |
b900b949 | 387 | gen6_enable_pm_irq(dev_priv, dev_priv->pm_rps_events); |
78e68d36 | 388 | |
b900b949 ID |
389 | spin_unlock_irq(&dev_priv->irq_lock); |
390 | } | |
391 | ||
59d02a1f ID |
392 | u32 gen6_sanitize_rps_pm_mask(struct drm_i915_private *dev_priv, u32 mask) |
393 | { | |
1800ad25 | 394 | return (mask & ~dev_priv->rps.pm_intr_keep); |
59d02a1f ID |
395 | } |
396 | ||
91d14251 | 397 | void gen6_disable_rps_interrupts(struct drm_i915_private *dev_priv) |
b900b949 | 398 | { |
f2a91d1a CW |
399 | if (!READ_ONCE(dev_priv->rps.interrupts_enabled)) |
400 | return; | |
401 | ||
d4d70aa5 ID |
402 | spin_lock_irq(&dev_priv->irq_lock); |
403 | dev_priv->rps.interrupts_enabled = false; | |
9939fba2 | 404 | |
b20e3cfe | 405 | I915_WRITE(GEN6_PMINTRMSK, gen6_sanitize_rps_pm_mask(dev_priv, ~0u)); |
9939fba2 | 406 | |
f4e9af4f | 407 | gen6_disable_pm_irq(dev_priv, dev_priv->pm_rps_events); |
58072ccb ID |
408 | |
409 | spin_unlock_irq(&dev_priv->irq_lock); | |
91c8a326 | 410 | synchronize_irq(dev_priv->drm.irq); |
c33d247d CW |
411 | |
412 | /* Now that we will not be generating any more work, flush any | |
413 | * outsanding tasks. As we are called on the RPS idle path, | |
414 | * we will reset the GPU to minimum frequencies, so the current | |
415 | * state of the worker can be discarded. | |
416 | */ | |
417 | cancel_work_sync(&dev_priv->rps.work); | |
418 | gen6_reset_rps_interrupts(dev_priv); | |
b900b949 ID |
419 | } |
420 | ||
26705e20 SAK |
421 | void gen9_reset_guc_interrupts(struct drm_i915_private *dev_priv) |
422 | { | |
423 | spin_lock_irq(&dev_priv->irq_lock); | |
424 | gen6_reset_pm_iir(dev_priv, dev_priv->pm_guc_events); | |
425 | spin_unlock_irq(&dev_priv->irq_lock); | |
426 | } | |
427 | ||
428 | void gen9_enable_guc_interrupts(struct drm_i915_private *dev_priv) | |
429 | { | |
430 | spin_lock_irq(&dev_priv->irq_lock); | |
431 | if (!dev_priv->guc.interrupts_enabled) { | |
432 | WARN_ON_ONCE(I915_READ(gen6_pm_iir(dev_priv)) & | |
433 | dev_priv->pm_guc_events); | |
434 | dev_priv->guc.interrupts_enabled = true; | |
435 | gen6_enable_pm_irq(dev_priv, dev_priv->pm_guc_events); | |
436 | } | |
437 | spin_unlock_irq(&dev_priv->irq_lock); | |
438 | } | |
439 | ||
440 | void gen9_disable_guc_interrupts(struct drm_i915_private *dev_priv) | |
441 | { | |
442 | spin_lock_irq(&dev_priv->irq_lock); | |
443 | dev_priv->guc.interrupts_enabled = false; | |
444 | ||
445 | gen6_disable_pm_irq(dev_priv, dev_priv->pm_guc_events); | |
446 | ||
447 | spin_unlock_irq(&dev_priv->irq_lock); | |
448 | synchronize_irq(dev_priv->drm.irq); | |
449 | ||
450 | gen9_reset_guc_interrupts(dev_priv); | |
451 | } | |
452 | ||
3a3b3c7d | 453 | /** |
81fd874e VS |
454 | * bdw_update_port_irq - update DE port interrupt |
455 | * @dev_priv: driver private | |
456 | * @interrupt_mask: mask of interrupt bits to update | |
457 | * @enabled_irq_mask: mask of interrupt bits to enable | |
458 | */ | |
3a3b3c7d VS |
459 | static void bdw_update_port_irq(struct drm_i915_private *dev_priv, |
460 | uint32_t interrupt_mask, | |
461 | uint32_t enabled_irq_mask) | |
462 | { | |
463 | uint32_t new_val; | |
464 | uint32_t old_val; | |
465 | ||
466 | assert_spin_locked(&dev_priv->irq_lock); | |
467 | ||
468 | WARN_ON(enabled_irq_mask & ~interrupt_mask); | |
469 | ||
470 | if (WARN_ON(!intel_irqs_enabled(dev_priv))) | |
471 | return; | |
472 | ||
473 | old_val = I915_READ(GEN8_DE_PORT_IMR); | |
474 | ||
475 | new_val = old_val; | |
476 | new_val &= ~interrupt_mask; | |
477 | new_val |= (~enabled_irq_mask & interrupt_mask); | |
478 | ||
479 | if (new_val != old_val) { | |
480 | I915_WRITE(GEN8_DE_PORT_IMR, new_val); | |
481 | POSTING_READ(GEN8_DE_PORT_IMR); | |
482 | } | |
483 | } | |
484 | ||
013d3752 VS |
485 | /** |
486 | * bdw_update_pipe_irq - update DE pipe interrupt | |
487 | * @dev_priv: driver private | |
488 | * @pipe: pipe whose interrupt to update | |
489 | * @interrupt_mask: mask of interrupt bits to update | |
490 | * @enabled_irq_mask: mask of interrupt bits to enable | |
491 | */ | |
492 | void bdw_update_pipe_irq(struct drm_i915_private *dev_priv, | |
493 | enum pipe pipe, | |
494 | uint32_t interrupt_mask, | |
495 | uint32_t enabled_irq_mask) | |
496 | { | |
497 | uint32_t new_val; | |
498 | ||
499 | assert_spin_locked(&dev_priv->irq_lock); | |
500 | ||
501 | WARN_ON(enabled_irq_mask & ~interrupt_mask); | |
502 | ||
503 | if (WARN_ON(!intel_irqs_enabled(dev_priv))) | |
504 | return; | |
505 | ||
506 | new_val = dev_priv->de_irq_mask[pipe]; | |
507 | new_val &= ~interrupt_mask; | |
508 | new_val |= (~enabled_irq_mask & interrupt_mask); | |
509 | ||
510 | if (new_val != dev_priv->de_irq_mask[pipe]) { | |
511 | dev_priv->de_irq_mask[pipe] = new_val; | |
512 | I915_WRITE(GEN8_DE_PIPE_IMR(pipe), dev_priv->de_irq_mask[pipe]); | |
513 | POSTING_READ(GEN8_DE_PIPE_IMR(pipe)); | |
514 | } | |
515 | } | |
516 | ||
fee884ed DV |
517 | /** |
518 | * ibx_display_interrupt_update - update SDEIMR | |
519 | * @dev_priv: driver private | |
520 | * @interrupt_mask: mask of interrupt bits to update | |
521 | * @enabled_irq_mask: mask of interrupt bits to enable | |
522 | */ | |
47339cd9 DV |
523 | void ibx_display_interrupt_update(struct drm_i915_private *dev_priv, |
524 | uint32_t interrupt_mask, | |
525 | uint32_t enabled_irq_mask) | |
fee884ed DV |
526 | { |
527 | uint32_t sdeimr = I915_READ(SDEIMR); | |
528 | sdeimr &= ~interrupt_mask; | |
529 | sdeimr |= (~enabled_irq_mask & interrupt_mask); | |
530 | ||
15a17aae DV |
531 | WARN_ON(enabled_irq_mask & ~interrupt_mask); |
532 | ||
fee884ed DV |
533 | assert_spin_locked(&dev_priv->irq_lock); |
534 | ||
9df7575f | 535 | if (WARN_ON(!intel_irqs_enabled(dev_priv))) |
c67a470b | 536 | return; |
c67a470b | 537 | |
fee884ed DV |
538 | I915_WRITE(SDEIMR, sdeimr); |
539 | POSTING_READ(SDEIMR); | |
540 | } | |
8664281b | 541 | |
b5ea642a | 542 | static void |
755e9019 ID |
543 | __i915_enable_pipestat(struct drm_i915_private *dev_priv, enum pipe pipe, |
544 | u32 enable_mask, u32 status_mask) | |
7c463586 | 545 | { |
f0f59a00 | 546 | i915_reg_t reg = PIPESTAT(pipe); |
755e9019 | 547 | u32 pipestat = I915_READ(reg) & PIPESTAT_INT_ENABLE_MASK; |
7c463586 | 548 | |
b79480ba | 549 | assert_spin_locked(&dev_priv->irq_lock); |
d518ce50 | 550 | WARN_ON(!intel_irqs_enabled(dev_priv)); |
b79480ba | 551 | |
04feced9 VS |
552 | if (WARN_ONCE(enable_mask & ~PIPESTAT_INT_ENABLE_MASK || |
553 | status_mask & ~PIPESTAT_INT_STATUS_MASK, | |
554 | "pipe %c: enable_mask=0x%x, status_mask=0x%x\n", | |
555 | pipe_name(pipe), enable_mask, status_mask)) | |
755e9019 ID |
556 | return; |
557 | ||
558 | if ((pipestat & enable_mask) == enable_mask) | |
46c06a30 VS |
559 | return; |
560 | ||
91d181dd ID |
561 | dev_priv->pipestat_irq_mask[pipe] |= status_mask; |
562 | ||
46c06a30 | 563 | /* Enable the interrupt, clear any pending status */ |
755e9019 | 564 | pipestat |= enable_mask | status_mask; |
46c06a30 VS |
565 | I915_WRITE(reg, pipestat); |
566 | POSTING_READ(reg); | |
7c463586 KP |
567 | } |
568 | ||
b5ea642a | 569 | static void |
755e9019 ID |
570 | __i915_disable_pipestat(struct drm_i915_private *dev_priv, enum pipe pipe, |
571 | u32 enable_mask, u32 status_mask) | |
7c463586 | 572 | { |
f0f59a00 | 573 | i915_reg_t reg = PIPESTAT(pipe); |
755e9019 | 574 | u32 pipestat = I915_READ(reg) & PIPESTAT_INT_ENABLE_MASK; |
7c463586 | 575 | |
b79480ba | 576 | assert_spin_locked(&dev_priv->irq_lock); |
d518ce50 | 577 | WARN_ON(!intel_irqs_enabled(dev_priv)); |
b79480ba | 578 | |
04feced9 VS |
579 | if (WARN_ONCE(enable_mask & ~PIPESTAT_INT_ENABLE_MASK || |
580 | status_mask & ~PIPESTAT_INT_STATUS_MASK, | |
581 | "pipe %c: enable_mask=0x%x, status_mask=0x%x\n", | |
582 | pipe_name(pipe), enable_mask, status_mask)) | |
46c06a30 VS |
583 | return; |
584 | ||
755e9019 ID |
585 | if ((pipestat & enable_mask) == 0) |
586 | return; | |
587 | ||
91d181dd ID |
588 | dev_priv->pipestat_irq_mask[pipe] &= ~status_mask; |
589 | ||
755e9019 | 590 | pipestat &= ~enable_mask; |
46c06a30 VS |
591 | I915_WRITE(reg, pipestat); |
592 | POSTING_READ(reg); | |
7c463586 KP |
593 | } |
594 | ||
10c59c51 ID |
595 | static u32 vlv_get_pipestat_enable_mask(struct drm_device *dev, u32 status_mask) |
596 | { | |
597 | u32 enable_mask = status_mask << 16; | |
598 | ||
599 | /* | |
724a6905 VS |
600 | * On pipe A we don't support the PSR interrupt yet, |
601 | * on pipe B and C the same bit MBZ. | |
10c59c51 ID |
602 | */ |
603 | if (WARN_ON_ONCE(status_mask & PIPE_A_PSR_STATUS_VLV)) | |
604 | return 0; | |
724a6905 VS |
605 | /* |
606 | * On pipe B and C we don't support the PSR interrupt yet, on pipe | |
607 | * A the same bit is for perf counters which we don't use either. | |
608 | */ | |
609 | if (WARN_ON_ONCE(status_mask & PIPE_B_PSR_STATUS_VLV)) | |
610 | return 0; | |
10c59c51 ID |
611 | |
612 | enable_mask &= ~(PIPE_FIFO_UNDERRUN_STATUS | | |
613 | SPRITE0_FLIP_DONE_INT_EN_VLV | | |
614 | SPRITE1_FLIP_DONE_INT_EN_VLV); | |
615 | if (status_mask & SPRITE0_FLIP_DONE_INT_STATUS_VLV) | |
616 | enable_mask |= SPRITE0_FLIP_DONE_INT_EN_VLV; | |
617 | if (status_mask & SPRITE1_FLIP_DONE_INT_STATUS_VLV) | |
618 | enable_mask |= SPRITE1_FLIP_DONE_INT_EN_VLV; | |
619 | ||
620 | return enable_mask; | |
621 | } | |
622 | ||
755e9019 ID |
623 | void |
624 | i915_enable_pipestat(struct drm_i915_private *dev_priv, enum pipe pipe, | |
625 | u32 status_mask) | |
626 | { | |
627 | u32 enable_mask; | |
628 | ||
666a4537 | 629 | if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) |
91c8a326 | 630 | enable_mask = vlv_get_pipestat_enable_mask(&dev_priv->drm, |
10c59c51 ID |
631 | status_mask); |
632 | else | |
633 | enable_mask = status_mask << 16; | |
755e9019 ID |
634 | __i915_enable_pipestat(dev_priv, pipe, enable_mask, status_mask); |
635 | } | |
636 | ||
637 | void | |
638 | i915_disable_pipestat(struct drm_i915_private *dev_priv, enum pipe pipe, | |
639 | u32 status_mask) | |
640 | { | |
641 | u32 enable_mask; | |
642 | ||
666a4537 | 643 | if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) |
91c8a326 | 644 | enable_mask = vlv_get_pipestat_enable_mask(&dev_priv->drm, |
10c59c51 ID |
645 | status_mask); |
646 | else | |
647 | enable_mask = status_mask << 16; | |
755e9019 ID |
648 | __i915_disable_pipestat(dev_priv, pipe, enable_mask, status_mask); |
649 | } | |
650 | ||
01c66889 | 651 | /** |
f49e38dd | 652 | * i915_enable_asle_pipestat - enable ASLE pipestat for OpRegion |
14bb2c11 | 653 | * @dev_priv: i915 device private |
01c66889 | 654 | */ |
91d14251 | 655 | static void i915_enable_asle_pipestat(struct drm_i915_private *dev_priv) |
01c66889 | 656 | { |
91d14251 | 657 | if (!dev_priv->opregion.asle || !IS_MOBILE(dev_priv)) |
f49e38dd JN |
658 | return; |
659 | ||
13321786 | 660 | spin_lock_irq(&dev_priv->irq_lock); |
01c66889 | 661 | |
755e9019 | 662 | i915_enable_pipestat(dev_priv, PIPE_B, PIPE_LEGACY_BLC_EVENT_STATUS); |
91d14251 | 663 | if (INTEL_GEN(dev_priv) >= 4) |
3b6c42e8 | 664 | i915_enable_pipestat(dev_priv, PIPE_A, |
755e9019 | 665 | PIPE_LEGACY_BLC_EVENT_STATUS); |
1ec14ad3 | 666 | |
13321786 | 667 | spin_unlock_irq(&dev_priv->irq_lock); |
01c66889 ZY |
668 | } |
669 | ||
f75f3746 VS |
670 | /* |
671 | * This timing diagram depicts the video signal in and | |
672 | * around the vertical blanking period. | |
673 | * | |
674 | * Assumptions about the fictitious mode used in this example: | |
675 | * vblank_start >= 3 | |
676 | * vsync_start = vblank_start + 1 | |
677 | * vsync_end = vblank_start + 2 | |
678 | * vtotal = vblank_start + 3 | |
679 | * | |
680 | * start of vblank: | |
681 | * latch double buffered registers | |
682 | * increment frame counter (ctg+) | |
683 | * generate start of vblank interrupt (gen4+) | |
684 | * | | |
685 | * | frame start: | |
686 | * | generate frame start interrupt (aka. vblank interrupt) (gmch) | |
687 | * | may be shifted forward 1-3 extra lines via PIPECONF | |
688 | * | | | |
689 | * | | start of vsync: | |
690 | * | | generate vsync interrupt | |
691 | * | | | | |
692 | * ___xxxx___ ___xxxx___ ___xxxx___ ___xxxx___ ___xxxx___ ___xxxx | |
693 | * . \hs/ . \hs/ \hs/ \hs/ . \hs/ | |
694 | * ----va---> <-----------------vb--------------------> <--------va------------- | |
695 | * | | <----vs-----> | | |
696 | * -vbs-----> <---vbs+1---> <---vbs+2---> <-----0-----> <-----1-----> <-----2--- (scanline counter gen2) | |
697 | * -vbs-2---> <---vbs-1---> <---vbs-----> <---vbs+1---> <---vbs+2---> <-----0--- (scanline counter gen3+) | |
698 | * -vbs-2---> <---vbs-2---> <---vbs-1---> <---vbs-----> <---vbs+1---> <---vbs+2- (scanline counter hsw+ hdmi) | |
699 | * | | | | |
700 | * last visible pixel first visible pixel | |
701 | * | increment frame counter (gen3/4) | |
702 | * pixel counter = vblank_start * htotal pixel counter = 0 (gen3/4) | |
703 | * | |
704 | * x = horizontal active | |
705 | * _ = horizontal blanking | |
706 | * hs = horizontal sync | |
707 | * va = vertical active | |
708 | * vb = vertical blanking | |
709 | * vs = vertical sync | |
710 | * vbs = vblank_start (number) | |
711 | * | |
712 | * Summary: | |
713 | * - most events happen at the start of horizontal sync | |
714 | * - frame start happens at the start of horizontal blank, 1-4 lines | |
715 | * (depending on PIPECONF settings) after the start of vblank | |
716 | * - gen3/4 pixel and frame counter are synchronized with the start | |
717 | * of horizontal active on the first line of vertical active | |
718 | */ | |
719 | ||
42f52ef8 KP |
720 | /* Called from drm generic code, passed a 'crtc', which |
721 | * we use as a pipe index | |
722 | */ | |
88e72717 | 723 | static u32 i915_get_vblank_counter(struct drm_device *dev, unsigned int pipe) |
0a3e67a4 | 724 | { |
fac5e23e | 725 | struct drm_i915_private *dev_priv = to_i915(dev); |
f0f59a00 | 726 | i915_reg_t high_frame, low_frame; |
0b2a8e09 | 727 | u32 high1, high2, low, pixel, vbl_start, hsync_start, htotal; |
98187836 VS |
728 | struct intel_crtc *intel_crtc = intel_get_crtc_for_pipe(dev_priv, |
729 | pipe); | |
fc467a22 | 730 | const struct drm_display_mode *mode = &intel_crtc->base.hwmode; |
0a3e67a4 | 731 | |
f3a5c3f6 DV |
732 | htotal = mode->crtc_htotal; |
733 | hsync_start = mode->crtc_hsync_start; | |
734 | vbl_start = mode->crtc_vblank_start; | |
735 | if (mode->flags & DRM_MODE_FLAG_INTERLACE) | |
736 | vbl_start = DIV_ROUND_UP(vbl_start, 2); | |
391f75e2 | 737 | |
0b2a8e09 VS |
738 | /* Convert to pixel count */ |
739 | vbl_start *= htotal; | |
740 | ||
741 | /* Start of vblank event occurs at start of hsync */ | |
742 | vbl_start -= htotal - hsync_start; | |
743 | ||
9db4a9c7 JB |
744 | high_frame = PIPEFRAME(pipe); |
745 | low_frame = PIPEFRAMEPIXEL(pipe); | |
5eddb70b | 746 | |
0a3e67a4 JB |
747 | /* |
748 | * High & low register fields aren't synchronized, so make sure | |
749 | * we get a low value that's stable across two reads of the high | |
750 | * register. | |
751 | */ | |
752 | do { | |
5eddb70b | 753 | high1 = I915_READ(high_frame) & PIPE_FRAME_HIGH_MASK; |
391f75e2 | 754 | low = I915_READ(low_frame); |
5eddb70b | 755 | high2 = I915_READ(high_frame) & PIPE_FRAME_HIGH_MASK; |
0a3e67a4 JB |
756 | } while (high1 != high2); |
757 | ||
5eddb70b | 758 | high1 >>= PIPE_FRAME_HIGH_SHIFT; |
391f75e2 | 759 | pixel = low & PIPE_PIXEL_MASK; |
5eddb70b | 760 | low >>= PIPE_FRAME_LOW_SHIFT; |
391f75e2 VS |
761 | |
762 | /* | |
763 | * The frame counter increments at beginning of active. | |
764 | * Cook up a vblank counter by also checking the pixel | |
765 | * counter against vblank start. | |
766 | */ | |
edc08d0a | 767 | return (((high1 << 8) | low) + (pixel >= vbl_start)) & 0xffffff; |
0a3e67a4 JB |
768 | } |
769 | ||
974e59ba | 770 | static u32 g4x_get_vblank_counter(struct drm_device *dev, unsigned int pipe) |
9880b7a5 | 771 | { |
fac5e23e | 772 | struct drm_i915_private *dev_priv = to_i915(dev); |
9880b7a5 | 773 | |
649636ef | 774 | return I915_READ(PIPE_FRMCOUNT_G4X(pipe)); |
9880b7a5 JB |
775 | } |
776 | ||
75aa3f63 | 777 | /* I915_READ_FW, only for fast reads of display block, no need for forcewake etc. */ |
a225f079 VS |
778 | static int __intel_get_crtc_scanline(struct intel_crtc *crtc) |
779 | { | |
780 | struct drm_device *dev = crtc->base.dev; | |
fac5e23e | 781 | struct drm_i915_private *dev_priv = to_i915(dev); |
fc467a22 | 782 | const struct drm_display_mode *mode = &crtc->base.hwmode; |
a225f079 | 783 | enum pipe pipe = crtc->pipe; |
80715b2f | 784 | int position, vtotal; |
a225f079 | 785 | |
80715b2f | 786 | vtotal = mode->crtc_vtotal; |
a225f079 VS |
787 | if (mode->flags & DRM_MODE_FLAG_INTERLACE) |
788 | vtotal /= 2; | |
789 | ||
91d14251 | 790 | if (IS_GEN2(dev_priv)) |
75aa3f63 | 791 | position = I915_READ_FW(PIPEDSL(pipe)) & DSL_LINEMASK_GEN2; |
a225f079 | 792 | else |
75aa3f63 | 793 | position = I915_READ_FW(PIPEDSL(pipe)) & DSL_LINEMASK_GEN3; |
a225f079 | 794 | |
41b578fb JB |
795 | /* |
796 | * On HSW, the DSL reg (0x70000) appears to return 0 if we | |
797 | * read it just before the start of vblank. So try it again | |
798 | * so we don't accidentally end up spanning a vblank frame | |
799 | * increment, causing the pipe_update_end() code to squak at us. | |
800 | * | |
801 | * The nature of this problem means we can't simply check the ISR | |
802 | * bit and return the vblank start value; nor can we use the scanline | |
803 | * debug register in the transcoder as it appears to have the same | |
804 | * problem. We may need to extend this to include other platforms, | |
805 | * but so far testing only shows the problem on HSW. | |
806 | */ | |
91d14251 | 807 | if (HAS_DDI(dev_priv) && !position) { |
41b578fb JB |
808 | int i, temp; |
809 | ||
810 | for (i = 0; i < 100; i++) { | |
811 | udelay(1); | |
812 | temp = __raw_i915_read32(dev_priv, PIPEDSL(pipe)) & | |
813 | DSL_LINEMASK_GEN3; | |
814 | if (temp != position) { | |
815 | position = temp; | |
816 | break; | |
817 | } | |
818 | } | |
819 | } | |
820 | ||
a225f079 | 821 | /* |
80715b2f VS |
822 | * See update_scanline_offset() for the details on the |
823 | * scanline_offset adjustment. | |
a225f079 | 824 | */ |
80715b2f | 825 | return (position + crtc->scanline_offset) % vtotal; |
a225f079 VS |
826 | } |
827 | ||
88e72717 | 828 | static int i915_get_crtc_scanoutpos(struct drm_device *dev, unsigned int pipe, |
abca9e45 | 829 | unsigned int flags, int *vpos, int *hpos, |
3bb403bf VS |
830 | ktime_t *stime, ktime_t *etime, |
831 | const struct drm_display_mode *mode) | |
0af7e4df | 832 | { |
fac5e23e | 833 | struct drm_i915_private *dev_priv = to_i915(dev); |
98187836 VS |
834 | struct intel_crtc *intel_crtc = intel_get_crtc_for_pipe(dev_priv, |
835 | pipe); | |
3aa18df8 | 836 | int position; |
78e8fc6b | 837 | int vbl_start, vbl_end, hsync_start, htotal, vtotal; |
0af7e4df MK |
838 | bool in_vbl = true; |
839 | int ret = 0; | |
ad3543ed | 840 | unsigned long irqflags; |
0af7e4df | 841 | |
fc467a22 | 842 | if (WARN_ON(!mode->crtc_clock)) { |
0af7e4df | 843 | DRM_DEBUG_DRIVER("trying to get scanoutpos for disabled " |
9db4a9c7 | 844 | "pipe %c\n", pipe_name(pipe)); |
0af7e4df MK |
845 | return 0; |
846 | } | |
847 | ||
c2baf4b7 | 848 | htotal = mode->crtc_htotal; |
78e8fc6b | 849 | hsync_start = mode->crtc_hsync_start; |
c2baf4b7 VS |
850 | vtotal = mode->crtc_vtotal; |
851 | vbl_start = mode->crtc_vblank_start; | |
852 | vbl_end = mode->crtc_vblank_end; | |
0af7e4df | 853 | |
d31faf65 VS |
854 | if (mode->flags & DRM_MODE_FLAG_INTERLACE) { |
855 | vbl_start = DIV_ROUND_UP(vbl_start, 2); | |
856 | vbl_end /= 2; | |
857 | vtotal /= 2; | |
858 | } | |
859 | ||
c2baf4b7 VS |
860 | ret |= DRM_SCANOUTPOS_VALID | DRM_SCANOUTPOS_ACCURATE; |
861 | ||
ad3543ed MK |
862 | /* |
863 | * Lock uncore.lock, as we will do multiple timing critical raw | |
864 | * register reads, potentially with preemption disabled, so the | |
865 | * following code must not block on uncore.lock. | |
866 | */ | |
867 | spin_lock_irqsave(&dev_priv->uncore.lock, irqflags); | |
78e8fc6b | 868 | |
ad3543ed MK |
869 | /* preempt_disable_rt() should go right here in PREEMPT_RT patchset. */ |
870 | ||
871 | /* Get optional system timestamp before query. */ | |
872 | if (stime) | |
873 | *stime = ktime_get(); | |
874 | ||
91d14251 | 875 | if (IS_GEN2(dev_priv) || IS_G4X(dev_priv) || INTEL_GEN(dev_priv) >= 5) { |
0af7e4df MK |
876 | /* No obvious pixelcount register. Only query vertical |
877 | * scanout position from Display scan line register. | |
878 | */ | |
a225f079 | 879 | position = __intel_get_crtc_scanline(intel_crtc); |
0af7e4df MK |
880 | } else { |
881 | /* Have access to pixelcount since start of frame. | |
882 | * We can split this into vertical and horizontal | |
883 | * scanout position. | |
884 | */ | |
75aa3f63 | 885 | position = (I915_READ_FW(PIPEFRAMEPIXEL(pipe)) & PIPE_PIXEL_MASK) >> PIPE_PIXEL_SHIFT; |
0af7e4df | 886 | |
3aa18df8 VS |
887 | /* convert to pixel counts */ |
888 | vbl_start *= htotal; | |
889 | vbl_end *= htotal; | |
890 | vtotal *= htotal; | |
78e8fc6b | 891 | |
7e78f1cb VS |
892 | /* |
893 | * In interlaced modes, the pixel counter counts all pixels, | |
894 | * so one field will have htotal more pixels. In order to avoid | |
895 | * the reported position from jumping backwards when the pixel | |
896 | * counter is beyond the length of the shorter field, just | |
897 | * clamp the position the length of the shorter field. This | |
898 | * matches how the scanline counter based position works since | |
899 | * the scanline counter doesn't count the two half lines. | |
900 | */ | |
901 | if (position >= vtotal) | |
902 | position = vtotal - 1; | |
903 | ||
78e8fc6b VS |
904 | /* |
905 | * Start of vblank interrupt is triggered at start of hsync, | |
906 | * just prior to the first active line of vblank. However we | |
907 | * consider lines to start at the leading edge of horizontal | |
908 | * active. So, should we get here before we've crossed into | |
909 | * the horizontal active of the first line in vblank, we would | |
910 | * not set the DRM_SCANOUTPOS_INVBL flag. In order to fix that, | |
911 | * always add htotal-hsync_start to the current pixel position. | |
912 | */ | |
913 | position = (position + htotal - hsync_start) % vtotal; | |
0af7e4df MK |
914 | } |
915 | ||
ad3543ed MK |
916 | /* Get optional system timestamp after query. */ |
917 | if (etime) | |
918 | *etime = ktime_get(); | |
919 | ||
920 | /* preempt_enable_rt() should go right here in PREEMPT_RT patchset. */ | |
921 | ||
922 | spin_unlock_irqrestore(&dev_priv->uncore.lock, irqflags); | |
923 | ||
3aa18df8 VS |
924 | in_vbl = position >= vbl_start && position < vbl_end; |
925 | ||
926 | /* | |
927 | * While in vblank, position will be negative | |
928 | * counting up towards 0 at vbl_end. And outside | |
929 | * vblank, position will be positive counting | |
930 | * up since vbl_end. | |
931 | */ | |
932 | if (position >= vbl_start) | |
933 | position -= vbl_end; | |
934 | else | |
935 | position += vtotal - vbl_end; | |
0af7e4df | 936 | |
91d14251 | 937 | if (IS_GEN2(dev_priv) || IS_G4X(dev_priv) || INTEL_GEN(dev_priv) >= 5) { |
3aa18df8 VS |
938 | *vpos = position; |
939 | *hpos = 0; | |
940 | } else { | |
941 | *vpos = position / htotal; | |
942 | *hpos = position - (*vpos * htotal); | |
943 | } | |
0af7e4df | 944 | |
0af7e4df MK |
945 | /* In vblank? */ |
946 | if (in_vbl) | |
3d3cbd84 | 947 | ret |= DRM_SCANOUTPOS_IN_VBLANK; |
0af7e4df MK |
948 | |
949 | return ret; | |
950 | } | |
951 | ||
a225f079 VS |
952 | int intel_get_crtc_scanline(struct intel_crtc *crtc) |
953 | { | |
fac5e23e | 954 | struct drm_i915_private *dev_priv = to_i915(crtc->base.dev); |
a225f079 VS |
955 | unsigned long irqflags; |
956 | int position; | |
957 | ||
958 | spin_lock_irqsave(&dev_priv->uncore.lock, irqflags); | |
959 | position = __intel_get_crtc_scanline(crtc); | |
960 | spin_unlock_irqrestore(&dev_priv->uncore.lock, irqflags); | |
961 | ||
962 | return position; | |
963 | } | |
964 | ||
88e72717 | 965 | static int i915_get_vblank_timestamp(struct drm_device *dev, unsigned int pipe, |
0af7e4df MK |
966 | int *max_error, |
967 | struct timeval *vblank_time, | |
968 | unsigned flags) | |
969 | { | |
b91eb5cc | 970 | struct drm_i915_private *dev_priv = to_i915(dev); |
e2af48c6 | 971 | struct intel_crtc *crtc; |
0af7e4df | 972 | |
b91eb5cc | 973 | if (pipe >= INTEL_INFO(dev_priv)->num_pipes) { |
88e72717 | 974 | DRM_ERROR("Invalid crtc %u\n", pipe); |
0af7e4df MK |
975 | return -EINVAL; |
976 | } | |
977 | ||
978 | /* Get drm_crtc to timestamp: */ | |
b91eb5cc | 979 | crtc = intel_get_crtc_for_pipe(dev_priv, pipe); |
4041b853 | 980 | if (crtc == NULL) { |
88e72717 | 981 | DRM_ERROR("Invalid crtc %u\n", pipe); |
4041b853 CW |
982 | return -EINVAL; |
983 | } | |
984 | ||
e2af48c6 | 985 | if (!crtc->base.hwmode.crtc_clock) { |
88e72717 | 986 | DRM_DEBUG_KMS("crtc %u is disabled\n", pipe); |
4041b853 CW |
987 | return -EBUSY; |
988 | } | |
0af7e4df MK |
989 | |
990 | /* Helper routine in DRM core does all the work: */ | |
4041b853 CW |
991 | return drm_calc_vbltimestamp_from_scanoutpos(dev, pipe, max_error, |
992 | vblank_time, flags, | |
e2af48c6 | 993 | &crtc->base.hwmode); |
0af7e4df MK |
994 | } |
995 | ||
91d14251 | 996 | static void ironlake_rps_change_irq_handler(struct drm_i915_private *dev_priv) |
f97108d1 | 997 | { |
b5b72e89 | 998 | u32 busy_up, busy_down, max_avg, min_avg; |
9270388e | 999 | u8 new_delay; |
9270388e | 1000 | |
d0ecd7e2 | 1001 | spin_lock(&mchdev_lock); |
f97108d1 | 1002 | |
73edd18f DV |
1003 | I915_WRITE16(MEMINTRSTS, I915_READ(MEMINTRSTS)); |
1004 | ||
20e4d407 | 1005 | new_delay = dev_priv->ips.cur_delay; |
9270388e | 1006 | |
7648fa99 | 1007 | I915_WRITE16(MEMINTRSTS, MEMINT_EVAL_CHG); |
b5b72e89 MG |
1008 | busy_up = I915_READ(RCPREVBSYTUPAVG); |
1009 | busy_down = I915_READ(RCPREVBSYTDNAVG); | |
f97108d1 JB |
1010 | max_avg = I915_READ(RCBMAXAVG); |
1011 | min_avg = I915_READ(RCBMINAVG); | |
1012 | ||
1013 | /* Handle RCS change request from hw */ | |
b5b72e89 | 1014 | if (busy_up > max_avg) { |
20e4d407 DV |
1015 | if (dev_priv->ips.cur_delay != dev_priv->ips.max_delay) |
1016 | new_delay = dev_priv->ips.cur_delay - 1; | |
1017 | if (new_delay < dev_priv->ips.max_delay) | |
1018 | new_delay = dev_priv->ips.max_delay; | |
b5b72e89 | 1019 | } else if (busy_down < min_avg) { |
20e4d407 DV |
1020 | if (dev_priv->ips.cur_delay != dev_priv->ips.min_delay) |
1021 | new_delay = dev_priv->ips.cur_delay + 1; | |
1022 | if (new_delay > dev_priv->ips.min_delay) | |
1023 | new_delay = dev_priv->ips.min_delay; | |
f97108d1 JB |
1024 | } |
1025 | ||
91d14251 | 1026 | if (ironlake_set_drps(dev_priv, new_delay)) |
20e4d407 | 1027 | dev_priv->ips.cur_delay = new_delay; |
f97108d1 | 1028 | |
d0ecd7e2 | 1029 | spin_unlock(&mchdev_lock); |
9270388e | 1030 | |
f97108d1 JB |
1031 | return; |
1032 | } | |
1033 | ||
0bc40be8 | 1034 | static void notify_ring(struct intel_engine_cs *engine) |
549f7365 | 1035 | { |
aca34b6e | 1036 | smp_store_mb(engine->breadcrumbs.irq_posted, true); |
83348ba8 | 1037 | if (intel_engine_wakeup(engine)) |
688e6c72 | 1038 | trace_i915_gem_request_notify(engine); |
549f7365 CW |
1039 | } |
1040 | ||
43cf3bf0 CW |
1041 | static void vlv_c0_read(struct drm_i915_private *dev_priv, |
1042 | struct intel_rps_ei *ei) | |
31685c25 | 1043 | { |
43cf3bf0 CW |
1044 | ei->cz_clock = vlv_punit_read(dev_priv, PUNIT_REG_CZ_TIMESTAMP); |
1045 | ei->render_c0 = I915_READ(VLV_RENDER_C0_COUNT); | |
1046 | ei->media_c0 = I915_READ(VLV_MEDIA_C0_COUNT); | |
1047 | } | |
31685c25 | 1048 | |
43cf3bf0 | 1049 | void gen6_rps_reset_ei(struct drm_i915_private *dev_priv) |
31685c25 | 1050 | { |
26078da9 | 1051 | memset(&dev_priv->rps.ei, 0, sizeof(dev_priv->rps.ei)); |
43cf3bf0 | 1052 | } |
31685c25 | 1053 | |
43cf3bf0 CW |
1054 | static u32 vlv_wa_c0_ei(struct drm_i915_private *dev_priv, u32 pm_iir) |
1055 | { | |
26078da9 | 1056 | const struct intel_rps_ei *prev = &dev_priv->rps.ei; |
43cf3bf0 CW |
1057 | struct intel_rps_ei now; |
1058 | u32 events = 0; | |
31685c25 | 1059 | |
26078da9 | 1060 | if ((pm_iir & GEN6_PM_RP_UP_EI_EXPIRED) == 0) |
43cf3bf0 | 1061 | return 0; |
31685c25 | 1062 | |
43cf3bf0 CW |
1063 | vlv_c0_read(dev_priv, &now); |
1064 | if (now.cz_clock == 0) | |
1065 | return 0; | |
31685c25 | 1066 | |
26078da9 CW |
1067 | if (prev->cz_clock) { |
1068 | u64 time, c0; | |
1069 | unsigned int mul; | |
31685c25 | 1070 | |
26078da9 CW |
1071 | mul = VLV_CZ_CLOCK_TO_MILLI_SEC * 100; /* scale to threshold% */ |
1072 | if (I915_READ(VLV_COUNTER_CONTROL) & VLV_COUNT_RANGE_HIGH) | |
1073 | mul <<= 8; | |
1074 | ||
1075 | time = now.cz_clock - prev->cz_clock; | |
1076 | time *= dev_priv->czclk_freq; | |
1077 | ||
1078 | /* Workload can be split between render + media, | |
1079 | * e.g. SwapBuffers being blitted in X after being rendered in | |
1080 | * mesa. To account for this we need to combine both engines | |
1081 | * into our activity counter. | |
1082 | */ | |
1083 | c0 = now.render_c0 - prev->render_c0; | |
1084 | c0 += now.media_c0 - prev->media_c0; | |
1085 | c0 *= mul; | |
1086 | ||
1087 | if (c0 > time * dev_priv->rps.up_threshold) | |
1088 | events = GEN6_PM_RP_UP_THRESHOLD; | |
1089 | else if (c0 < time * dev_priv->rps.down_threshold) | |
1090 | events = GEN6_PM_RP_DOWN_THRESHOLD; | |
31685c25 D |
1091 | } |
1092 | ||
26078da9 | 1093 | dev_priv->rps.ei = now; |
43cf3bf0 | 1094 | return events; |
31685c25 D |
1095 | } |
1096 | ||
f5a4c67d CW |
1097 | static bool any_waiters(struct drm_i915_private *dev_priv) |
1098 | { | |
e2f80391 | 1099 | struct intel_engine_cs *engine; |
3b3f1650 | 1100 | enum intel_engine_id id; |
f5a4c67d | 1101 | |
3b3f1650 | 1102 | for_each_engine(engine, dev_priv, id) |
688e6c72 | 1103 | if (intel_engine_has_waiter(engine)) |
f5a4c67d CW |
1104 | return true; |
1105 | ||
1106 | return false; | |
1107 | } | |
1108 | ||
4912d041 | 1109 | static void gen6_pm_rps_work(struct work_struct *work) |
3b8d8d91 | 1110 | { |
2d1013dd JN |
1111 | struct drm_i915_private *dev_priv = |
1112 | container_of(work, struct drm_i915_private, rps.work); | |
8d3afd7d CW |
1113 | bool client_boost; |
1114 | int new_delay, adj, min, max; | |
edbfdb45 | 1115 | u32 pm_iir; |
4912d041 | 1116 | |
59cdb63d | 1117 | spin_lock_irq(&dev_priv->irq_lock); |
d4d70aa5 ID |
1118 | /* Speed up work cancelation during disabling rps interrupts. */ |
1119 | if (!dev_priv->rps.interrupts_enabled) { | |
1120 | spin_unlock_irq(&dev_priv->irq_lock); | |
1121 | return; | |
1122 | } | |
1f814dac | 1123 | |
c6a828d3 DV |
1124 | pm_iir = dev_priv->rps.pm_iir; |
1125 | dev_priv->rps.pm_iir = 0; | |
a72fbc3a | 1126 | /* Make sure not to corrupt PMIMR state used by ringbuffer on GEN6 */ |
f4e9af4f | 1127 | gen6_unmask_pm_irq(dev_priv, dev_priv->pm_rps_events); |
8d3afd7d CW |
1128 | client_boost = dev_priv->rps.client_boost; |
1129 | dev_priv->rps.client_boost = false; | |
59cdb63d | 1130 | spin_unlock_irq(&dev_priv->irq_lock); |
3b8d8d91 | 1131 | |
60611c13 | 1132 | /* Make sure we didn't queue anything we're not going to process. */ |
a6706b45 | 1133 | WARN_ON(pm_iir & ~dev_priv->pm_rps_events); |
60611c13 | 1134 | |
8d3afd7d | 1135 | if ((pm_iir & dev_priv->pm_rps_events) == 0 && !client_boost) |
c33d247d | 1136 | return; |
3b8d8d91 | 1137 | |
4fc688ce | 1138 | mutex_lock(&dev_priv->rps.hw_lock); |
7b9e0ae6 | 1139 | |
43cf3bf0 CW |
1140 | pm_iir |= vlv_wa_c0_ei(dev_priv, pm_iir); |
1141 | ||
dd75fdc8 | 1142 | adj = dev_priv->rps.last_adj; |
edcf284b | 1143 | new_delay = dev_priv->rps.cur_freq; |
8d3afd7d CW |
1144 | min = dev_priv->rps.min_freq_softlimit; |
1145 | max = dev_priv->rps.max_freq_softlimit; | |
29ecd78d CW |
1146 | if (client_boost || any_waiters(dev_priv)) |
1147 | max = dev_priv->rps.max_freq; | |
1148 | if (client_boost && new_delay < dev_priv->rps.boost_freq) { | |
1149 | new_delay = dev_priv->rps.boost_freq; | |
8d3afd7d CW |
1150 | adj = 0; |
1151 | } else if (pm_iir & GEN6_PM_RP_UP_THRESHOLD) { | |
dd75fdc8 CW |
1152 | if (adj > 0) |
1153 | adj *= 2; | |
edcf284b CW |
1154 | else /* CHV needs even encode values */ |
1155 | adj = IS_CHERRYVIEW(dev_priv) ? 2 : 1; | |
7425034a VS |
1156 | /* |
1157 | * For better performance, jump directly | |
1158 | * to RPe if we're below it. | |
1159 | */ | |
edcf284b | 1160 | if (new_delay < dev_priv->rps.efficient_freq - adj) { |
b39fb297 | 1161 | new_delay = dev_priv->rps.efficient_freq; |
edcf284b CW |
1162 | adj = 0; |
1163 | } | |
29ecd78d | 1164 | } else if (client_boost || any_waiters(dev_priv)) { |
f5a4c67d | 1165 | adj = 0; |
dd75fdc8 | 1166 | } else if (pm_iir & GEN6_PM_RP_DOWN_TIMEOUT) { |
b39fb297 BW |
1167 | if (dev_priv->rps.cur_freq > dev_priv->rps.efficient_freq) |
1168 | new_delay = dev_priv->rps.efficient_freq; | |
dd75fdc8 | 1169 | else |
b39fb297 | 1170 | new_delay = dev_priv->rps.min_freq_softlimit; |
dd75fdc8 CW |
1171 | adj = 0; |
1172 | } else if (pm_iir & GEN6_PM_RP_DOWN_THRESHOLD) { | |
1173 | if (adj < 0) | |
1174 | adj *= 2; | |
edcf284b CW |
1175 | else /* CHV needs even encode values */ |
1176 | adj = IS_CHERRYVIEW(dev_priv) ? -2 : -1; | |
dd75fdc8 | 1177 | } else { /* unknown event */ |
edcf284b | 1178 | adj = 0; |
dd75fdc8 | 1179 | } |
3b8d8d91 | 1180 | |
edcf284b CW |
1181 | dev_priv->rps.last_adj = adj; |
1182 | ||
79249636 BW |
1183 | /* sysfs frequency interfaces may have snuck in while servicing the |
1184 | * interrupt | |
1185 | */ | |
edcf284b | 1186 | new_delay += adj; |
8d3afd7d | 1187 | new_delay = clamp_t(int, new_delay, min, max); |
27544369 | 1188 | |
dc97997a | 1189 | intel_set_rps(dev_priv, new_delay); |
3b8d8d91 | 1190 | |
4fc688ce | 1191 | mutex_unlock(&dev_priv->rps.hw_lock); |
3b8d8d91 JB |
1192 | } |
1193 | ||
e3689190 BW |
1194 | |
1195 | /** | |
1196 | * ivybridge_parity_work - Workqueue called when a parity error interrupt | |
1197 | * occurred. | |
1198 | * @work: workqueue struct | |
1199 | * | |
1200 | * Doesn't actually do anything except notify userspace. As a consequence of | |
1201 | * this event, userspace should try to remap the bad rows since statistically | |
1202 | * it is likely the same row is more likely to go bad again. | |
1203 | */ | |
1204 | static void ivybridge_parity_work(struct work_struct *work) | |
1205 | { | |
2d1013dd JN |
1206 | struct drm_i915_private *dev_priv = |
1207 | container_of(work, struct drm_i915_private, l3_parity.error_work); | |
e3689190 | 1208 | u32 error_status, row, bank, subbank; |
35a85ac6 | 1209 | char *parity_event[6]; |
e3689190 | 1210 | uint32_t misccpctl; |
35a85ac6 | 1211 | uint8_t slice = 0; |
e3689190 BW |
1212 | |
1213 | /* We must turn off DOP level clock gating to access the L3 registers. | |
1214 | * In order to prevent a get/put style interface, acquire struct mutex | |
1215 | * any time we access those registers. | |
1216 | */ | |
91c8a326 | 1217 | mutex_lock(&dev_priv->drm.struct_mutex); |
e3689190 | 1218 | |
35a85ac6 BW |
1219 | /* If we've screwed up tracking, just let the interrupt fire again */ |
1220 | if (WARN_ON(!dev_priv->l3_parity.which_slice)) | |
1221 | goto out; | |
1222 | ||
e3689190 BW |
1223 | misccpctl = I915_READ(GEN7_MISCCPCTL); |
1224 | I915_WRITE(GEN7_MISCCPCTL, misccpctl & ~GEN7_DOP_CLOCK_GATE_ENABLE); | |
1225 | POSTING_READ(GEN7_MISCCPCTL); | |
1226 | ||
35a85ac6 | 1227 | while ((slice = ffs(dev_priv->l3_parity.which_slice)) != 0) { |
f0f59a00 | 1228 | i915_reg_t reg; |
e3689190 | 1229 | |
35a85ac6 | 1230 | slice--; |
2d1fe073 | 1231 | if (WARN_ON_ONCE(slice >= NUM_L3_SLICES(dev_priv))) |
35a85ac6 | 1232 | break; |
e3689190 | 1233 | |
35a85ac6 | 1234 | dev_priv->l3_parity.which_slice &= ~(1<<slice); |
e3689190 | 1235 | |
6fa1c5f1 | 1236 | reg = GEN7_L3CDERRST1(slice); |
e3689190 | 1237 | |
35a85ac6 BW |
1238 | error_status = I915_READ(reg); |
1239 | row = GEN7_PARITY_ERROR_ROW(error_status); | |
1240 | bank = GEN7_PARITY_ERROR_BANK(error_status); | |
1241 | subbank = GEN7_PARITY_ERROR_SUBBANK(error_status); | |
1242 | ||
1243 | I915_WRITE(reg, GEN7_PARITY_ERROR_VALID | GEN7_L3CDERRST1_ENABLE); | |
1244 | POSTING_READ(reg); | |
1245 | ||
1246 | parity_event[0] = I915_L3_PARITY_UEVENT "=1"; | |
1247 | parity_event[1] = kasprintf(GFP_KERNEL, "ROW=%d", row); | |
1248 | parity_event[2] = kasprintf(GFP_KERNEL, "BANK=%d", bank); | |
1249 | parity_event[3] = kasprintf(GFP_KERNEL, "SUBBANK=%d", subbank); | |
1250 | parity_event[4] = kasprintf(GFP_KERNEL, "SLICE=%d", slice); | |
1251 | parity_event[5] = NULL; | |
1252 | ||
91c8a326 | 1253 | kobject_uevent_env(&dev_priv->drm.primary->kdev->kobj, |
35a85ac6 | 1254 | KOBJ_CHANGE, parity_event); |
e3689190 | 1255 | |
35a85ac6 BW |
1256 | DRM_DEBUG("Parity error: Slice = %d, Row = %d, Bank = %d, Sub bank = %d.\n", |
1257 | slice, row, bank, subbank); | |
e3689190 | 1258 | |
35a85ac6 BW |
1259 | kfree(parity_event[4]); |
1260 | kfree(parity_event[3]); | |
1261 | kfree(parity_event[2]); | |
1262 | kfree(parity_event[1]); | |
1263 | } | |
e3689190 | 1264 | |
35a85ac6 | 1265 | I915_WRITE(GEN7_MISCCPCTL, misccpctl); |
e3689190 | 1266 | |
35a85ac6 BW |
1267 | out: |
1268 | WARN_ON(dev_priv->l3_parity.which_slice); | |
4cb21832 | 1269 | spin_lock_irq(&dev_priv->irq_lock); |
2d1fe073 | 1270 | gen5_enable_gt_irq(dev_priv, GT_PARITY_ERROR(dev_priv)); |
4cb21832 | 1271 | spin_unlock_irq(&dev_priv->irq_lock); |
35a85ac6 | 1272 | |
91c8a326 | 1273 | mutex_unlock(&dev_priv->drm.struct_mutex); |
e3689190 BW |
1274 | } |
1275 | ||
261e40b8 VS |
1276 | static void ivybridge_parity_error_irq_handler(struct drm_i915_private *dev_priv, |
1277 | u32 iir) | |
e3689190 | 1278 | { |
261e40b8 | 1279 | if (!HAS_L3_DPF(dev_priv)) |
e3689190 BW |
1280 | return; |
1281 | ||
d0ecd7e2 | 1282 | spin_lock(&dev_priv->irq_lock); |
261e40b8 | 1283 | gen5_disable_gt_irq(dev_priv, GT_PARITY_ERROR(dev_priv)); |
d0ecd7e2 | 1284 | spin_unlock(&dev_priv->irq_lock); |
e3689190 | 1285 | |
261e40b8 | 1286 | iir &= GT_PARITY_ERROR(dev_priv); |
35a85ac6 BW |
1287 | if (iir & GT_RENDER_L3_PARITY_ERROR_INTERRUPT_S1) |
1288 | dev_priv->l3_parity.which_slice |= 1 << 1; | |
1289 | ||
1290 | if (iir & GT_RENDER_L3_PARITY_ERROR_INTERRUPT) | |
1291 | dev_priv->l3_parity.which_slice |= 1 << 0; | |
1292 | ||
a4da4fa4 | 1293 | queue_work(dev_priv->wq, &dev_priv->l3_parity.error_work); |
e3689190 BW |
1294 | } |
1295 | ||
261e40b8 | 1296 | static void ilk_gt_irq_handler(struct drm_i915_private *dev_priv, |
f1af8fc1 PZ |
1297 | u32 gt_iir) |
1298 | { | |
f8973c21 | 1299 | if (gt_iir & GT_RENDER_USER_INTERRUPT) |
3b3f1650 | 1300 | notify_ring(dev_priv->engine[RCS]); |
f1af8fc1 | 1301 | if (gt_iir & ILK_BSD_USER_INTERRUPT) |
3b3f1650 | 1302 | notify_ring(dev_priv->engine[VCS]); |
f1af8fc1 PZ |
1303 | } |
1304 | ||
261e40b8 | 1305 | static void snb_gt_irq_handler(struct drm_i915_private *dev_priv, |
e7b4c6b1 DV |
1306 | u32 gt_iir) |
1307 | { | |
f8973c21 | 1308 | if (gt_iir & GT_RENDER_USER_INTERRUPT) |
3b3f1650 | 1309 | notify_ring(dev_priv->engine[RCS]); |
cc609d5d | 1310 | if (gt_iir & GT_BSD_USER_INTERRUPT) |
3b3f1650 | 1311 | notify_ring(dev_priv->engine[VCS]); |
cc609d5d | 1312 | if (gt_iir & GT_BLT_USER_INTERRUPT) |
3b3f1650 | 1313 | notify_ring(dev_priv->engine[BCS]); |
e7b4c6b1 | 1314 | |
cc609d5d BW |
1315 | if (gt_iir & (GT_BLT_CS_ERROR_INTERRUPT | |
1316 | GT_BSD_CS_ERROR_INTERRUPT | | |
aaecdf61 DV |
1317 | GT_RENDER_CS_MASTER_ERROR_INTERRUPT)) |
1318 | DRM_DEBUG("Command parser error, gt_iir 0x%08x\n", gt_iir); | |
e3689190 | 1319 | |
261e40b8 VS |
1320 | if (gt_iir & GT_PARITY_ERROR(dev_priv)) |
1321 | ivybridge_parity_error_irq_handler(dev_priv, gt_iir); | |
e7b4c6b1 DV |
1322 | } |
1323 | ||
fbcc1a0c | 1324 | static __always_inline void |
0bc40be8 | 1325 | gen8_cs_irq_handler(struct intel_engine_cs *engine, u32 iir, int test_shift) |
fbcc1a0c NH |
1326 | { |
1327 | if (iir & (GT_RENDER_USER_INTERRUPT << test_shift)) | |
0bc40be8 | 1328 | notify_ring(engine); |
fbcc1a0c | 1329 | if (iir & (GT_CONTEXT_SWITCH_INTERRUPT << test_shift)) |
27af5eea | 1330 | tasklet_schedule(&engine->irq_tasklet); |
fbcc1a0c NH |
1331 | } |
1332 | ||
e30e251a VS |
1333 | static irqreturn_t gen8_gt_irq_ack(struct drm_i915_private *dev_priv, |
1334 | u32 master_ctl, | |
1335 | u32 gt_iir[4]) | |
abd58f01 | 1336 | { |
abd58f01 BW |
1337 | irqreturn_t ret = IRQ_NONE; |
1338 | ||
1339 | if (master_ctl & (GEN8_GT_RCS_IRQ | GEN8_GT_BCS_IRQ)) { | |
e30e251a VS |
1340 | gt_iir[0] = I915_READ_FW(GEN8_GT_IIR(0)); |
1341 | if (gt_iir[0]) { | |
1342 | I915_WRITE_FW(GEN8_GT_IIR(0), gt_iir[0]); | |
abd58f01 | 1343 | ret = IRQ_HANDLED; |
abd58f01 BW |
1344 | } else |
1345 | DRM_ERROR("The master control interrupt lied (GT0)!\n"); | |
1346 | } | |
1347 | ||
85f9b5f9 | 1348 | if (master_ctl & (GEN8_GT_VCS1_IRQ | GEN8_GT_VCS2_IRQ)) { |
e30e251a VS |
1349 | gt_iir[1] = I915_READ_FW(GEN8_GT_IIR(1)); |
1350 | if (gt_iir[1]) { | |
1351 | I915_WRITE_FW(GEN8_GT_IIR(1), gt_iir[1]); | |
abd58f01 | 1352 | ret = IRQ_HANDLED; |
0961021a | 1353 | } else |
abd58f01 | 1354 | DRM_ERROR("The master control interrupt lied (GT1)!\n"); |
0961021a BW |
1355 | } |
1356 | ||
abd58f01 | 1357 | if (master_ctl & GEN8_GT_VECS_IRQ) { |
e30e251a VS |
1358 | gt_iir[3] = I915_READ_FW(GEN8_GT_IIR(3)); |
1359 | if (gt_iir[3]) { | |
1360 | I915_WRITE_FW(GEN8_GT_IIR(3), gt_iir[3]); | |
abd58f01 | 1361 | ret = IRQ_HANDLED; |
abd58f01 BW |
1362 | } else |
1363 | DRM_ERROR("The master control interrupt lied (GT3)!\n"); | |
1364 | } | |
1365 | ||
26705e20 | 1366 | if (master_ctl & (GEN8_GT_PM_IRQ | GEN8_GT_GUC_IRQ)) { |
e30e251a | 1367 | gt_iir[2] = I915_READ_FW(GEN8_GT_IIR(2)); |
26705e20 SAK |
1368 | if (gt_iir[2] & (dev_priv->pm_rps_events | |
1369 | dev_priv->pm_guc_events)) { | |
cb0d205e | 1370 | I915_WRITE_FW(GEN8_GT_IIR(2), |
26705e20 SAK |
1371 | gt_iir[2] & (dev_priv->pm_rps_events | |
1372 | dev_priv->pm_guc_events)); | |
38cc46d7 | 1373 | ret = IRQ_HANDLED; |
0961021a BW |
1374 | } else |
1375 | DRM_ERROR("The master control interrupt lied (PM)!\n"); | |
1376 | } | |
1377 | ||
abd58f01 BW |
1378 | return ret; |
1379 | } | |
1380 | ||
e30e251a VS |
1381 | static void gen8_gt_irq_handler(struct drm_i915_private *dev_priv, |
1382 | u32 gt_iir[4]) | |
1383 | { | |
1384 | if (gt_iir[0]) { | |
3b3f1650 | 1385 | gen8_cs_irq_handler(dev_priv->engine[RCS], |
e30e251a | 1386 | gt_iir[0], GEN8_RCS_IRQ_SHIFT); |
3b3f1650 | 1387 | gen8_cs_irq_handler(dev_priv->engine[BCS], |
e30e251a VS |
1388 | gt_iir[0], GEN8_BCS_IRQ_SHIFT); |
1389 | } | |
1390 | ||
1391 | if (gt_iir[1]) { | |
3b3f1650 | 1392 | gen8_cs_irq_handler(dev_priv->engine[VCS], |
e30e251a | 1393 | gt_iir[1], GEN8_VCS1_IRQ_SHIFT); |
3b3f1650 | 1394 | gen8_cs_irq_handler(dev_priv->engine[VCS2], |
e30e251a VS |
1395 | gt_iir[1], GEN8_VCS2_IRQ_SHIFT); |
1396 | } | |
1397 | ||
1398 | if (gt_iir[3]) | |
3b3f1650 | 1399 | gen8_cs_irq_handler(dev_priv->engine[VECS], |
e30e251a VS |
1400 | gt_iir[3], GEN8_VECS_IRQ_SHIFT); |
1401 | ||
1402 | if (gt_iir[2] & dev_priv->pm_rps_events) | |
1403 | gen6_rps_irq_handler(dev_priv, gt_iir[2]); | |
26705e20 SAK |
1404 | |
1405 | if (gt_iir[2] & dev_priv->pm_guc_events) | |
1406 | gen9_guc_irq_handler(dev_priv, gt_iir[2]); | |
e30e251a VS |
1407 | } |
1408 | ||
63c88d22 ID |
1409 | static bool bxt_port_hotplug_long_detect(enum port port, u32 val) |
1410 | { | |
1411 | switch (port) { | |
1412 | case PORT_A: | |
195baa06 | 1413 | return val & PORTA_HOTPLUG_LONG_DETECT; |
63c88d22 ID |
1414 | case PORT_B: |
1415 | return val & PORTB_HOTPLUG_LONG_DETECT; | |
1416 | case PORT_C: | |
1417 | return val & PORTC_HOTPLUG_LONG_DETECT; | |
63c88d22 ID |
1418 | default: |
1419 | return false; | |
1420 | } | |
1421 | } | |
1422 | ||
6dbf30ce VS |
1423 | static bool spt_port_hotplug2_long_detect(enum port port, u32 val) |
1424 | { | |
1425 | switch (port) { | |
1426 | case PORT_E: | |
1427 | return val & PORTE_HOTPLUG_LONG_DETECT; | |
1428 | default: | |
1429 | return false; | |
1430 | } | |
1431 | } | |
1432 | ||
74c0b395 VS |
1433 | static bool spt_port_hotplug_long_detect(enum port port, u32 val) |
1434 | { | |
1435 | switch (port) { | |
1436 | case PORT_A: | |
1437 | return val & PORTA_HOTPLUG_LONG_DETECT; | |
1438 | case PORT_B: | |
1439 | return val & PORTB_HOTPLUG_LONG_DETECT; | |
1440 | case PORT_C: | |
1441 | return val & PORTC_HOTPLUG_LONG_DETECT; | |
1442 | case PORT_D: | |
1443 | return val & PORTD_HOTPLUG_LONG_DETECT; | |
1444 | default: | |
1445 | return false; | |
1446 | } | |
1447 | } | |
1448 | ||
e4ce95aa VS |
1449 | static bool ilk_port_hotplug_long_detect(enum port port, u32 val) |
1450 | { | |
1451 | switch (port) { | |
1452 | case PORT_A: | |
1453 | return val & DIGITAL_PORTA_HOTPLUG_LONG_DETECT; | |
1454 | default: | |
1455 | return false; | |
1456 | } | |
1457 | } | |
1458 | ||
676574df | 1459 | static bool pch_port_hotplug_long_detect(enum port port, u32 val) |
13cf5504 DA |
1460 | { |
1461 | switch (port) { | |
13cf5504 | 1462 | case PORT_B: |
676574df | 1463 | return val & PORTB_HOTPLUG_LONG_DETECT; |
13cf5504 | 1464 | case PORT_C: |
676574df | 1465 | return val & PORTC_HOTPLUG_LONG_DETECT; |
13cf5504 | 1466 | case PORT_D: |
676574df JN |
1467 | return val & PORTD_HOTPLUG_LONG_DETECT; |
1468 | default: | |
1469 | return false; | |
13cf5504 DA |
1470 | } |
1471 | } | |
1472 | ||
676574df | 1473 | static bool i9xx_port_hotplug_long_detect(enum port port, u32 val) |
13cf5504 DA |
1474 | { |
1475 | switch (port) { | |
13cf5504 | 1476 | case PORT_B: |
676574df | 1477 | return val & PORTB_HOTPLUG_INT_LONG_PULSE; |
13cf5504 | 1478 | case PORT_C: |
676574df | 1479 | return val & PORTC_HOTPLUG_INT_LONG_PULSE; |
13cf5504 | 1480 | case PORT_D: |
676574df JN |
1481 | return val & PORTD_HOTPLUG_INT_LONG_PULSE; |
1482 | default: | |
1483 | return false; | |
13cf5504 DA |
1484 | } |
1485 | } | |
1486 | ||
42db67d6 VS |
1487 | /* |
1488 | * Get a bit mask of pins that have triggered, and which ones may be long. | |
1489 | * This can be called multiple times with the same masks to accumulate | |
1490 | * hotplug detection results from several registers. | |
1491 | * | |
1492 | * Note that the caller is expected to zero out the masks initially. | |
1493 | */ | |
fd63e2a9 | 1494 | static void intel_get_hpd_pins(u32 *pin_mask, u32 *long_mask, |
8c841e57 | 1495 | u32 hotplug_trigger, u32 dig_hotplug_reg, |
fd63e2a9 ID |
1496 | const u32 hpd[HPD_NUM_PINS], |
1497 | bool long_pulse_detect(enum port port, u32 val)) | |
676574df | 1498 | { |
8c841e57 | 1499 | enum port port; |
676574df JN |
1500 | int i; |
1501 | ||
676574df | 1502 | for_each_hpd_pin(i) { |
8c841e57 JN |
1503 | if ((hpd[i] & hotplug_trigger) == 0) |
1504 | continue; | |
676574df | 1505 | |
8c841e57 JN |
1506 | *pin_mask |= BIT(i); |
1507 | ||
cc24fcdc ID |
1508 | if (!intel_hpd_pin_to_port(i, &port)) |
1509 | continue; | |
1510 | ||
fd63e2a9 | 1511 | if (long_pulse_detect(port, dig_hotplug_reg)) |
8c841e57 | 1512 | *long_mask |= BIT(i); |
676574df JN |
1513 | } |
1514 | ||
1515 | DRM_DEBUG_DRIVER("hotplug event received, stat 0x%08x, dig 0x%08x, pins 0x%08x\n", | |
1516 | hotplug_trigger, dig_hotplug_reg, *pin_mask); | |
1517 | ||
1518 | } | |
1519 | ||
91d14251 | 1520 | static void gmbus_irq_handler(struct drm_i915_private *dev_priv) |
515ac2bb | 1521 | { |
28c70f16 | 1522 | wake_up_all(&dev_priv->gmbus_wait_queue); |
515ac2bb DV |
1523 | } |
1524 | ||
91d14251 | 1525 | static void dp_aux_irq_handler(struct drm_i915_private *dev_priv) |
ce99c256 | 1526 | { |
9ee32fea | 1527 | wake_up_all(&dev_priv->gmbus_wait_queue); |
ce99c256 DV |
1528 | } |
1529 | ||
8bf1e9f1 | 1530 | #if defined(CONFIG_DEBUG_FS) |
91d14251 TU |
1531 | static void display_pipe_crc_irq_handler(struct drm_i915_private *dev_priv, |
1532 | enum pipe pipe, | |
277de95e DV |
1533 | uint32_t crc0, uint32_t crc1, |
1534 | uint32_t crc2, uint32_t crc3, | |
1535 | uint32_t crc4) | |
8bf1e9f1 | 1536 | { |
8bf1e9f1 SH |
1537 | struct intel_pipe_crc *pipe_crc = &dev_priv->pipe_crc[pipe]; |
1538 | struct intel_pipe_crc_entry *entry; | |
ac2300d4 | 1539 | int head, tail; |
b2c88f5b | 1540 | |
d538bbdf DL |
1541 | spin_lock(&pipe_crc->lock); |
1542 | ||
0c912c79 | 1543 | if (!pipe_crc->entries) { |
d538bbdf | 1544 | spin_unlock(&pipe_crc->lock); |
34273620 | 1545 | DRM_DEBUG_KMS("spurious interrupt\n"); |
0c912c79 DL |
1546 | return; |
1547 | } | |
1548 | ||
d538bbdf DL |
1549 | head = pipe_crc->head; |
1550 | tail = pipe_crc->tail; | |
b2c88f5b DL |
1551 | |
1552 | if (CIRC_SPACE(head, tail, INTEL_PIPE_CRC_ENTRIES_NR) < 1) { | |
d538bbdf | 1553 | spin_unlock(&pipe_crc->lock); |
b2c88f5b DL |
1554 | DRM_ERROR("CRC buffer overflowing\n"); |
1555 | return; | |
1556 | } | |
1557 | ||
1558 | entry = &pipe_crc->entries[head]; | |
8bf1e9f1 | 1559 | |
91c8a326 | 1560 | entry->frame = dev_priv->drm.driver->get_vblank_counter(&dev_priv->drm, |
91d14251 | 1561 | pipe); |
eba94eb9 DV |
1562 | entry->crc[0] = crc0; |
1563 | entry->crc[1] = crc1; | |
1564 | entry->crc[2] = crc2; | |
1565 | entry->crc[3] = crc3; | |
1566 | entry->crc[4] = crc4; | |
b2c88f5b DL |
1567 | |
1568 | head = (head + 1) & (INTEL_PIPE_CRC_ENTRIES_NR - 1); | |
d538bbdf DL |
1569 | pipe_crc->head = head; |
1570 | ||
1571 | spin_unlock(&pipe_crc->lock); | |
07144428 DL |
1572 | |
1573 | wake_up_interruptible(&pipe_crc->wq); | |
8bf1e9f1 | 1574 | } |
277de95e DV |
1575 | #else |
1576 | static inline void | |
91d14251 TU |
1577 | display_pipe_crc_irq_handler(struct drm_i915_private *dev_priv, |
1578 | enum pipe pipe, | |
277de95e DV |
1579 | uint32_t crc0, uint32_t crc1, |
1580 | uint32_t crc2, uint32_t crc3, | |
1581 | uint32_t crc4) {} | |
1582 | #endif | |
1583 | ||
eba94eb9 | 1584 | |
91d14251 TU |
1585 | static void hsw_pipe_crc_irq_handler(struct drm_i915_private *dev_priv, |
1586 | enum pipe pipe) | |
5a69b89f | 1587 | { |
91d14251 | 1588 | display_pipe_crc_irq_handler(dev_priv, pipe, |
277de95e DV |
1589 | I915_READ(PIPE_CRC_RES_1_IVB(pipe)), |
1590 | 0, 0, 0, 0); | |
5a69b89f DV |
1591 | } |
1592 | ||
91d14251 TU |
1593 | static void ivb_pipe_crc_irq_handler(struct drm_i915_private *dev_priv, |
1594 | enum pipe pipe) | |
eba94eb9 | 1595 | { |
91d14251 | 1596 | display_pipe_crc_irq_handler(dev_priv, pipe, |
277de95e DV |
1597 | I915_READ(PIPE_CRC_RES_1_IVB(pipe)), |
1598 | I915_READ(PIPE_CRC_RES_2_IVB(pipe)), | |
1599 | I915_READ(PIPE_CRC_RES_3_IVB(pipe)), | |
1600 | I915_READ(PIPE_CRC_RES_4_IVB(pipe)), | |
1601 | I915_READ(PIPE_CRC_RES_5_IVB(pipe))); | |
eba94eb9 | 1602 | } |
5b3a856b | 1603 | |
91d14251 TU |
1604 | static void i9xx_pipe_crc_irq_handler(struct drm_i915_private *dev_priv, |
1605 | enum pipe pipe) | |
5b3a856b | 1606 | { |
0b5c5ed0 DV |
1607 | uint32_t res1, res2; |
1608 | ||
91d14251 | 1609 | if (INTEL_GEN(dev_priv) >= 3) |
0b5c5ed0 DV |
1610 | res1 = I915_READ(PIPE_CRC_RES_RES1_I915(pipe)); |
1611 | else | |
1612 | res1 = 0; | |
1613 | ||
91d14251 | 1614 | if (INTEL_GEN(dev_priv) >= 5 || IS_G4X(dev_priv)) |
0b5c5ed0 DV |
1615 | res2 = I915_READ(PIPE_CRC_RES_RES2_G4X(pipe)); |
1616 | else | |
1617 | res2 = 0; | |
5b3a856b | 1618 | |
91d14251 | 1619 | display_pipe_crc_irq_handler(dev_priv, pipe, |
277de95e DV |
1620 | I915_READ(PIPE_CRC_RES_RED(pipe)), |
1621 | I915_READ(PIPE_CRC_RES_GREEN(pipe)), | |
1622 | I915_READ(PIPE_CRC_RES_BLUE(pipe)), | |
1623 | res1, res2); | |
5b3a856b | 1624 | } |
8bf1e9f1 | 1625 | |
1403c0d4 PZ |
1626 | /* The RPS events need forcewake, so we add them to a work queue and mask their |
1627 | * IMR bits until the work is done. Other interrupts can be processed without | |
1628 | * the work queue. */ | |
1629 | static void gen6_rps_irq_handler(struct drm_i915_private *dev_priv, u32 pm_iir) | |
baf02a1f | 1630 | { |
a6706b45 | 1631 | if (pm_iir & dev_priv->pm_rps_events) { |
59cdb63d | 1632 | spin_lock(&dev_priv->irq_lock); |
f4e9af4f | 1633 | gen6_mask_pm_irq(dev_priv, pm_iir & dev_priv->pm_rps_events); |
d4d70aa5 ID |
1634 | if (dev_priv->rps.interrupts_enabled) { |
1635 | dev_priv->rps.pm_iir |= pm_iir & dev_priv->pm_rps_events; | |
c33d247d | 1636 | schedule_work(&dev_priv->rps.work); |
d4d70aa5 | 1637 | } |
59cdb63d | 1638 | spin_unlock(&dev_priv->irq_lock); |
baf02a1f | 1639 | } |
baf02a1f | 1640 | |
c9a9a268 ID |
1641 | if (INTEL_INFO(dev_priv)->gen >= 8) |
1642 | return; | |
1643 | ||
2d1fe073 | 1644 | if (HAS_VEBOX(dev_priv)) { |
1403c0d4 | 1645 | if (pm_iir & PM_VEBOX_USER_INTERRUPT) |
3b3f1650 | 1646 | notify_ring(dev_priv->engine[VECS]); |
12638c57 | 1647 | |
aaecdf61 DV |
1648 | if (pm_iir & PM_VEBOX_CS_ERROR_INTERRUPT) |
1649 | DRM_DEBUG("Command parser error, pm_iir 0x%08x\n", pm_iir); | |
12638c57 | 1650 | } |
baf02a1f BW |
1651 | } |
1652 | ||
26705e20 SAK |
1653 | static void gen9_guc_irq_handler(struct drm_i915_private *dev_priv, u32 gt_iir) |
1654 | { | |
1655 | if (gt_iir & GEN9_GUC_TO_HOST_INT_EVENT) { | |
4100b2ab SAK |
1656 | /* Sample the log buffer flush related bits & clear them out now |
1657 | * itself from the message identity register to minimize the | |
1658 | * probability of losing a flush interrupt, when there are back | |
1659 | * to back flush interrupts. | |
1660 | * There can be a new flush interrupt, for different log buffer | |
1661 | * type (like for ISR), whilst Host is handling one (for DPC). | |
1662 | * Since same bit is used in message register for ISR & DPC, it | |
1663 | * could happen that GuC sets the bit for 2nd interrupt but Host | |
1664 | * clears out the bit on handling the 1st interrupt. | |
1665 | */ | |
1666 | u32 msg, flush; | |
1667 | ||
1668 | msg = I915_READ(SOFT_SCRATCH(15)); | |
1669 | flush = msg & (GUC2HOST_MSG_CRASH_DUMP_POSTED | | |
1670 | GUC2HOST_MSG_FLUSH_LOG_BUFFER); | |
1671 | if (flush) { | |
1672 | /* Clear the message bits that are handled */ | |
1673 | I915_WRITE(SOFT_SCRATCH(15), msg & ~flush); | |
1674 | ||
1675 | /* Handle flush interrupt in bottom half */ | |
1676 | queue_work(dev_priv->guc.log.flush_wq, | |
1677 | &dev_priv->guc.log.flush_work); | |
5aa1ee4b AG |
1678 | |
1679 | dev_priv->guc.log.flush_interrupt_count++; | |
4100b2ab SAK |
1680 | } else { |
1681 | /* Not clearing of unhandled event bits won't result in | |
1682 | * re-triggering of the interrupt. | |
1683 | */ | |
1684 | } | |
26705e20 SAK |
1685 | } |
1686 | } | |
1687 | ||
5a21b665 | 1688 | static bool intel_pipe_handle_vblank(struct drm_i915_private *dev_priv, |
91d14251 | 1689 | enum pipe pipe) |
8d7849db | 1690 | { |
5a21b665 DV |
1691 | bool ret; |
1692 | ||
91c8a326 | 1693 | ret = drm_handle_vblank(&dev_priv->drm, pipe); |
5a21b665 | 1694 | if (ret) |
51cbaf01 | 1695 | intel_finish_page_flip_mmio(dev_priv, pipe); |
5a21b665 DV |
1696 | |
1697 | return ret; | |
8d7849db VS |
1698 | } |
1699 | ||
91d14251 TU |
1700 | static void valleyview_pipestat_irq_ack(struct drm_i915_private *dev_priv, |
1701 | u32 iir, u32 pipe_stats[I915_MAX_PIPES]) | |
c1874ed7 | 1702 | { |
c1874ed7 ID |
1703 | int pipe; |
1704 | ||
58ead0d7 | 1705 | spin_lock(&dev_priv->irq_lock); |
1ca993d2 VS |
1706 | |
1707 | if (!dev_priv->display_irqs_enabled) { | |
1708 | spin_unlock(&dev_priv->irq_lock); | |
1709 | return; | |
1710 | } | |
1711 | ||
055e393f | 1712 | for_each_pipe(dev_priv, pipe) { |
f0f59a00 | 1713 | i915_reg_t reg; |
bbb5eebf | 1714 | u32 mask, iir_bit = 0; |
91d181dd | 1715 | |
bbb5eebf DV |
1716 | /* |
1717 | * PIPESTAT bits get signalled even when the interrupt is | |
1718 | * disabled with the mask bits, and some of the status bits do | |
1719 | * not generate interrupts at all (like the underrun bit). Hence | |
1720 | * we need to be careful that we only handle what we want to | |
1721 | * handle. | |
1722 | */ | |
0f239f4c DV |
1723 | |
1724 | /* fifo underruns are filterered in the underrun handler. */ | |
1725 | mask = PIPE_FIFO_UNDERRUN_STATUS; | |
bbb5eebf DV |
1726 | |
1727 | switch (pipe) { | |
1728 | case PIPE_A: | |
1729 | iir_bit = I915_DISPLAY_PIPE_A_EVENT_INTERRUPT; | |
1730 | break; | |
1731 | case PIPE_B: | |
1732 | iir_bit = I915_DISPLAY_PIPE_B_EVENT_INTERRUPT; | |
1733 | break; | |
3278f67f VS |
1734 | case PIPE_C: |
1735 | iir_bit = I915_DISPLAY_PIPE_C_EVENT_INTERRUPT; | |
1736 | break; | |
bbb5eebf DV |
1737 | } |
1738 | if (iir & iir_bit) | |
1739 | mask |= dev_priv->pipestat_irq_mask[pipe]; | |
1740 | ||
1741 | if (!mask) | |
91d181dd ID |
1742 | continue; |
1743 | ||
1744 | reg = PIPESTAT(pipe); | |
bbb5eebf DV |
1745 | mask |= PIPESTAT_INT_ENABLE_MASK; |
1746 | pipe_stats[pipe] = I915_READ(reg) & mask; | |
c1874ed7 ID |
1747 | |
1748 | /* | |
1749 | * Clear the PIPE*STAT regs before the IIR | |
1750 | */ | |
91d181dd ID |
1751 | if (pipe_stats[pipe] & (PIPE_FIFO_UNDERRUN_STATUS | |
1752 | PIPESTAT_INT_STATUS_MASK)) | |
c1874ed7 ID |
1753 | I915_WRITE(reg, pipe_stats[pipe]); |
1754 | } | |
58ead0d7 | 1755 | spin_unlock(&dev_priv->irq_lock); |
2ecb8ca4 VS |
1756 | } |
1757 | ||
91d14251 | 1758 | static void valleyview_pipestat_irq_handler(struct drm_i915_private *dev_priv, |
2ecb8ca4 VS |
1759 | u32 pipe_stats[I915_MAX_PIPES]) |
1760 | { | |
2ecb8ca4 | 1761 | enum pipe pipe; |
c1874ed7 | 1762 | |
055e393f | 1763 | for_each_pipe(dev_priv, pipe) { |
5a21b665 DV |
1764 | if (pipe_stats[pipe] & PIPE_START_VBLANK_INTERRUPT_STATUS && |
1765 | intel_pipe_handle_vblank(dev_priv, pipe)) | |
1766 | intel_check_page_flip(dev_priv, pipe); | |
c1874ed7 | 1767 | |
5251f04e | 1768 | if (pipe_stats[pipe] & PLANE_FLIP_DONE_INT_STATUS_VLV) |
51cbaf01 | 1769 | intel_finish_page_flip_cs(dev_priv, pipe); |
c1874ed7 ID |
1770 | |
1771 | if (pipe_stats[pipe] & PIPE_CRC_DONE_INTERRUPT_STATUS) | |
91d14251 | 1772 | i9xx_pipe_crc_irq_handler(dev_priv, pipe); |
c1874ed7 | 1773 | |
1f7247c0 DV |
1774 | if (pipe_stats[pipe] & PIPE_FIFO_UNDERRUN_STATUS) |
1775 | intel_cpu_fifo_underrun_irq_handler(dev_priv, pipe); | |
c1874ed7 ID |
1776 | } |
1777 | ||
1778 | if (pipe_stats[0] & PIPE_GMBUS_INTERRUPT_STATUS) | |
91d14251 | 1779 | gmbus_irq_handler(dev_priv); |
c1874ed7 ID |
1780 | } |
1781 | ||
1ae3c34c | 1782 | static u32 i9xx_hpd_irq_ack(struct drm_i915_private *dev_priv) |
16c6c56b | 1783 | { |
16c6c56b VS |
1784 | u32 hotplug_status = I915_READ(PORT_HOTPLUG_STAT); |
1785 | ||
1ae3c34c VS |
1786 | if (hotplug_status) |
1787 | I915_WRITE(PORT_HOTPLUG_STAT, hotplug_status); | |
16c6c56b | 1788 | |
1ae3c34c VS |
1789 | return hotplug_status; |
1790 | } | |
1791 | ||
91d14251 | 1792 | static void i9xx_hpd_irq_handler(struct drm_i915_private *dev_priv, |
1ae3c34c VS |
1793 | u32 hotplug_status) |
1794 | { | |
1795 | u32 pin_mask = 0, long_mask = 0; | |
16c6c56b | 1796 | |
91d14251 TU |
1797 | if (IS_G4X(dev_priv) || IS_VALLEYVIEW(dev_priv) || |
1798 | IS_CHERRYVIEW(dev_priv)) { | |
0d2e4297 | 1799 | u32 hotplug_trigger = hotplug_status & HOTPLUG_INT_STATUS_G4X; |
16c6c56b | 1800 | |
58f2cf24 VS |
1801 | if (hotplug_trigger) { |
1802 | intel_get_hpd_pins(&pin_mask, &long_mask, hotplug_trigger, | |
1803 | hotplug_trigger, hpd_status_g4x, | |
1804 | i9xx_port_hotplug_long_detect); | |
1805 | ||
91d14251 | 1806 | intel_hpd_irq_handler(dev_priv, pin_mask, long_mask); |
58f2cf24 | 1807 | } |
369712e8 JN |
1808 | |
1809 | if (hotplug_status & DP_AUX_CHANNEL_MASK_INT_STATUS_G4X) | |
91d14251 | 1810 | dp_aux_irq_handler(dev_priv); |
0d2e4297 JN |
1811 | } else { |
1812 | u32 hotplug_trigger = hotplug_status & HOTPLUG_INT_STATUS_I915; | |
16c6c56b | 1813 | |
58f2cf24 VS |
1814 | if (hotplug_trigger) { |
1815 | intel_get_hpd_pins(&pin_mask, &long_mask, hotplug_trigger, | |
44cc6c08 | 1816 | hotplug_trigger, hpd_status_i915, |
58f2cf24 | 1817 | i9xx_port_hotplug_long_detect); |
91d14251 | 1818 | intel_hpd_irq_handler(dev_priv, pin_mask, long_mask); |
58f2cf24 | 1819 | } |
3ff60f89 | 1820 | } |
16c6c56b VS |
1821 | } |
1822 | ||
ff1f525e | 1823 | static irqreturn_t valleyview_irq_handler(int irq, void *arg) |
7e231dbe | 1824 | { |
45a83f84 | 1825 | struct drm_device *dev = arg; |
fac5e23e | 1826 | struct drm_i915_private *dev_priv = to_i915(dev); |
7e231dbe | 1827 | irqreturn_t ret = IRQ_NONE; |
7e231dbe | 1828 | |
2dd2a883 ID |
1829 | if (!intel_irqs_enabled(dev_priv)) |
1830 | return IRQ_NONE; | |
1831 | ||
1f814dac ID |
1832 | /* IRQs are synced during runtime_suspend, we don't require a wakeref */ |
1833 | disable_rpm_wakeref_asserts(dev_priv); | |
1834 | ||
1e1cace9 | 1835 | do { |
6e814800 | 1836 | u32 iir, gt_iir, pm_iir; |
2ecb8ca4 | 1837 | u32 pipe_stats[I915_MAX_PIPES] = {}; |
1ae3c34c | 1838 | u32 hotplug_status = 0; |
a5e485a9 | 1839 | u32 ier = 0; |
3ff60f89 | 1840 | |
7e231dbe JB |
1841 | gt_iir = I915_READ(GTIIR); |
1842 | pm_iir = I915_READ(GEN6_PMIIR); | |
3ff60f89 | 1843 | iir = I915_READ(VLV_IIR); |
7e231dbe JB |
1844 | |
1845 | if (gt_iir == 0 && pm_iir == 0 && iir == 0) | |
1e1cace9 | 1846 | break; |
7e231dbe JB |
1847 | |
1848 | ret = IRQ_HANDLED; | |
1849 | ||
a5e485a9 VS |
1850 | /* |
1851 | * Theory on interrupt generation, based on empirical evidence: | |
1852 | * | |
1853 | * x = ((VLV_IIR & VLV_IER) || | |
1854 | * (((GT_IIR & GT_IER) || (GEN6_PMIIR & GEN6_PMIER)) && | |
1855 | * (VLV_MASTER_IER & MASTER_INTERRUPT_ENABLE))); | |
1856 | * | |
1857 | * A CPU interrupt will only be raised when 'x' has a 0->1 edge. | |
1858 | * Hence we clear MASTER_INTERRUPT_ENABLE and VLV_IER to | |
1859 | * guarantee the CPU interrupt will be raised again even if we | |
1860 | * don't end up clearing all the VLV_IIR, GT_IIR, GEN6_PMIIR | |
1861 | * bits this time around. | |
1862 | */ | |
4a0a0202 | 1863 | I915_WRITE(VLV_MASTER_IER, 0); |
a5e485a9 VS |
1864 | ier = I915_READ(VLV_IER); |
1865 | I915_WRITE(VLV_IER, 0); | |
4a0a0202 VS |
1866 | |
1867 | if (gt_iir) | |
1868 | I915_WRITE(GTIIR, gt_iir); | |
1869 | if (pm_iir) | |
1870 | I915_WRITE(GEN6_PMIIR, pm_iir); | |
1871 | ||
7ce4d1f2 | 1872 | if (iir & I915_DISPLAY_PORT_INTERRUPT) |
1ae3c34c | 1873 | hotplug_status = i9xx_hpd_irq_ack(dev_priv); |
7ce4d1f2 | 1874 | |
3ff60f89 OM |
1875 | /* Call regardless, as some status bits might not be |
1876 | * signalled in iir */ | |
91d14251 | 1877 | valleyview_pipestat_irq_ack(dev_priv, iir, pipe_stats); |
7ce4d1f2 VS |
1878 | |
1879 | /* | |
1880 | * VLV_IIR is single buffered, and reflects the level | |
1881 | * from PIPESTAT/PORT_HOTPLUG_STAT, hence clear it last. | |
1882 | */ | |
1883 | if (iir) | |
1884 | I915_WRITE(VLV_IIR, iir); | |
4a0a0202 | 1885 | |
a5e485a9 | 1886 | I915_WRITE(VLV_IER, ier); |
4a0a0202 VS |
1887 | I915_WRITE(VLV_MASTER_IER, MASTER_INTERRUPT_ENABLE); |
1888 | POSTING_READ(VLV_MASTER_IER); | |
1ae3c34c | 1889 | |
52894874 | 1890 | if (gt_iir) |
261e40b8 | 1891 | snb_gt_irq_handler(dev_priv, gt_iir); |
52894874 VS |
1892 | if (pm_iir) |
1893 | gen6_rps_irq_handler(dev_priv, pm_iir); | |
1894 | ||
1ae3c34c | 1895 | if (hotplug_status) |
91d14251 | 1896 | i9xx_hpd_irq_handler(dev_priv, hotplug_status); |
2ecb8ca4 | 1897 | |
91d14251 | 1898 | valleyview_pipestat_irq_handler(dev_priv, pipe_stats); |
1e1cace9 | 1899 | } while (0); |
7e231dbe | 1900 | |
1f814dac ID |
1901 | enable_rpm_wakeref_asserts(dev_priv); |
1902 | ||
7e231dbe JB |
1903 | return ret; |
1904 | } | |
1905 | ||
43f328d7 VS |
1906 | static irqreturn_t cherryview_irq_handler(int irq, void *arg) |
1907 | { | |
45a83f84 | 1908 | struct drm_device *dev = arg; |
fac5e23e | 1909 | struct drm_i915_private *dev_priv = to_i915(dev); |
43f328d7 | 1910 | irqreturn_t ret = IRQ_NONE; |
43f328d7 | 1911 | |
2dd2a883 ID |
1912 | if (!intel_irqs_enabled(dev_priv)) |
1913 | return IRQ_NONE; | |
1914 | ||
1f814dac ID |
1915 | /* IRQs are synced during runtime_suspend, we don't require a wakeref */ |
1916 | disable_rpm_wakeref_asserts(dev_priv); | |
1917 | ||
579de73b | 1918 | do { |
6e814800 | 1919 | u32 master_ctl, iir; |
e30e251a | 1920 | u32 gt_iir[4] = {}; |
2ecb8ca4 | 1921 | u32 pipe_stats[I915_MAX_PIPES] = {}; |
1ae3c34c | 1922 | u32 hotplug_status = 0; |
a5e485a9 VS |
1923 | u32 ier = 0; |
1924 | ||
8e5fd599 VS |
1925 | master_ctl = I915_READ(GEN8_MASTER_IRQ) & ~GEN8_MASTER_IRQ_CONTROL; |
1926 | iir = I915_READ(VLV_IIR); | |
43f328d7 | 1927 | |
8e5fd599 VS |
1928 | if (master_ctl == 0 && iir == 0) |
1929 | break; | |
43f328d7 | 1930 | |
27b6c122 OM |
1931 | ret = IRQ_HANDLED; |
1932 | ||
a5e485a9 VS |
1933 | /* |
1934 | * Theory on interrupt generation, based on empirical evidence: | |
1935 | * | |
1936 | * x = ((VLV_IIR & VLV_IER) || | |
1937 | * ((GEN8_MASTER_IRQ & ~GEN8_MASTER_IRQ_CONTROL) && | |
1938 | * (GEN8_MASTER_IRQ & GEN8_MASTER_IRQ_CONTROL))); | |
1939 | * | |
1940 | * A CPU interrupt will only be raised when 'x' has a 0->1 edge. | |
1941 | * Hence we clear GEN8_MASTER_IRQ_CONTROL and VLV_IER to | |
1942 | * guarantee the CPU interrupt will be raised again even if we | |
1943 | * don't end up clearing all the VLV_IIR and GEN8_MASTER_IRQ_CONTROL | |
1944 | * bits this time around. | |
1945 | */ | |
8e5fd599 | 1946 | I915_WRITE(GEN8_MASTER_IRQ, 0); |
a5e485a9 VS |
1947 | ier = I915_READ(VLV_IER); |
1948 | I915_WRITE(VLV_IER, 0); | |
43f328d7 | 1949 | |
e30e251a | 1950 | gen8_gt_irq_ack(dev_priv, master_ctl, gt_iir); |
43f328d7 | 1951 | |
7ce4d1f2 | 1952 | if (iir & I915_DISPLAY_PORT_INTERRUPT) |
1ae3c34c | 1953 | hotplug_status = i9xx_hpd_irq_ack(dev_priv); |
7ce4d1f2 | 1954 | |
27b6c122 OM |
1955 | /* Call regardless, as some status bits might not be |
1956 | * signalled in iir */ | |
91d14251 | 1957 | valleyview_pipestat_irq_ack(dev_priv, iir, pipe_stats); |
43f328d7 | 1958 | |
7ce4d1f2 VS |
1959 | /* |
1960 | * VLV_IIR is single buffered, and reflects the level | |
1961 | * from PIPESTAT/PORT_HOTPLUG_STAT, hence clear it last. | |
1962 | */ | |
1963 | if (iir) | |
1964 | I915_WRITE(VLV_IIR, iir); | |
1965 | ||
a5e485a9 | 1966 | I915_WRITE(VLV_IER, ier); |
e5328c43 | 1967 | I915_WRITE(GEN8_MASTER_IRQ, GEN8_MASTER_IRQ_CONTROL); |
8e5fd599 | 1968 | POSTING_READ(GEN8_MASTER_IRQ); |
1ae3c34c | 1969 | |
e30e251a VS |
1970 | gen8_gt_irq_handler(dev_priv, gt_iir); |
1971 | ||
1ae3c34c | 1972 | if (hotplug_status) |
91d14251 | 1973 | i9xx_hpd_irq_handler(dev_priv, hotplug_status); |
2ecb8ca4 | 1974 | |
91d14251 | 1975 | valleyview_pipestat_irq_handler(dev_priv, pipe_stats); |
579de73b | 1976 | } while (0); |
3278f67f | 1977 | |
1f814dac ID |
1978 | enable_rpm_wakeref_asserts(dev_priv); |
1979 | ||
43f328d7 VS |
1980 | return ret; |
1981 | } | |
1982 | ||
91d14251 TU |
1983 | static void ibx_hpd_irq_handler(struct drm_i915_private *dev_priv, |
1984 | u32 hotplug_trigger, | |
40e56410 VS |
1985 | const u32 hpd[HPD_NUM_PINS]) |
1986 | { | |
40e56410 VS |
1987 | u32 dig_hotplug_reg, pin_mask = 0, long_mask = 0; |
1988 | ||
6a39d7c9 JN |
1989 | /* |
1990 | * Somehow the PCH doesn't seem to really ack the interrupt to the CPU | |
1991 | * unless we touch the hotplug register, even if hotplug_trigger is | |
1992 | * zero. Not acking leads to "The master control interrupt lied (SDE)!" | |
1993 | * errors. | |
1994 | */ | |
40e56410 | 1995 | dig_hotplug_reg = I915_READ(PCH_PORT_HOTPLUG); |
6a39d7c9 JN |
1996 | if (!hotplug_trigger) { |
1997 | u32 mask = PORTA_HOTPLUG_STATUS_MASK | | |
1998 | PORTD_HOTPLUG_STATUS_MASK | | |
1999 | PORTC_HOTPLUG_STATUS_MASK | | |
2000 | PORTB_HOTPLUG_STATUS_MASK; | |
2001 | dig_hotplug_reg &= ~mask; | |
2002 | } | |
2003 | ||
40e56410 | 2004 | I915_WRITE(PCH_PORT_HOTPLUG, dig_hotplug_reg); |
6a39d7c9 JN |
2005 | if (!hotplug_trigger) |
2006 | return; | |
40e56410 VS |
2007 | |
2008 | intel_get_hpd_pins(&pin_mask, &long_mask, hotplug_trigger, | |
2009 | dig_hotplug_reg, hpd, | |
2010 | pch_port_hotplug_long_detect); | |
2011 | ||
91d14251 | 2012 | intel_hpd_irq_handler(dev_priv, pin_mask, long_mask); |
40e56410 VS |
2013 | } |
2014 | ||
91d14251 | 2015 | static void ibx_irq_handler(struct drm_i915_private *dev_priv, u32 pch_iir) |
776ad806 | 2016 | { |
9db4a9c7 | 2017 | int pipe; |
b543fb04 | 2018 | u32 hotplug_trigger = pch_iir & SDE_HOTPLUG_MASK; |
13cf5504 | 2019 | |
91d14251 | 2020 | ibx_hpd_irq_handler(dev_priv, hotplug_trigger, hpd_ibx); |
91d131d2 | 2021 | |
cfc33bf7 VS |
2022 | if (pch_iir & SDE_AUDIO_POWER_MASK) { |
2023 | int port = ffs((pch_iir & SDE_AUDIO_POWER_MASK) >> | |
2024 | SDE_AUDIO_POWER_SHIFT); | |
776ad806 | 2025 | DRM_DEBUG_DRIVER("PCH audio power change on port %d\n", |
cfc33bf7 VS |
2026 | port_name(port)); |
2027 | } | |
776ad806 | 2028 | |
ce99c256 | 2029 | if (pch_iir & SDE_AUX_MASK) |
91d14251 | 2030 | dp_aux_irq_handler(dev_priv); |
ce99c256 | 2031 | |
776ad806 | 2032 | if (pch_iir & SDE_GMBUS) |
91d14251 | 2033 | gmbus_irq_handler(dev_priv); |
776ad806 JB |
2034 | |
2035 | if (pch_iir & SDE_AUDIO_HDCP_MASK) | |
2036 | DRM_DEBUG_DRIVER("PCH HDCP audio interrupt\n"); | |
2037 | ||
2038 | if (pch_iir & SDE_AUDIO_TRANS_MASK) | |
2039 | DRM_DEBUG_DRIVER("PCH transcoder audio interrupt\n"); | |
2040 | ||
2041 | if (pch_iir & SDE_POISON) | |
2042 | DRM_ERROR("PCH poison interrupt\n"); | |
2043 | ||
9db4a9c7 | 2044 | if (pch_iir & SDE_FDI_MASK) |
055e393f | 2045 | for_each_pipe(dev_priv, pipe) |
9db4a9c7 JB |
2046 | DRM_DEBUG_DRIVER(" pipe %c FDI IIR: 0x%08x\n", |
2047 | pipe_name(pipe), | |
2048 | I915_READ(FDI_RX_IIR(pipe))); | |
776ad806 JB |
2049 | |
2050 | if (pch_iir & (SDE_TRANSB_CRC_DONE | SDE_TRANSA_CRC_DONE)) | |
2051 | DRM_DEBUG_DRIVER("PCH transcoder CRC done interrupt\n"); | |
2052 | ||
2053 | if (pch_iir & (SDE_TRANSB_CRC_ERR | SDE_TRANSA_CRC_ERR)) | |
2054 | DRM_DEBUG_DRIVER("PCH transcoder CRC error interrupt\n"); | |
2055 | ||
776ad806 | 2056 | if (pch_iir & SDE_TRANSA_FIFO_UNDER) |
1f7247c0 | 2057 | intel_pch_fifo_underrun_irq_handler(dev_priv, TRANSCODER_A); |
8664281b PZ |
2058 | |
2059 | if (pch_iir & SDE_TRANSB_FIFO_UNDER) | |
1f7247c0 | 2060 | intel_pch_fifo_underrun_irq_handler(dev_priv, TRANSCODER_B); |
8664281b PZ |
2061 | } |
2062 | ||
91d14251 | 2063 | static void ivb_err_int_handler(struct drm_i915_private *dev_priv) |
8664281b | 2064 | { |
8664281b | 2065 | u32 err_int = I915_READ(GEN7_ERR_INT); |
5a69b89f | 2066 | enum pipe pipe; |
8664281b | 2067 | |
de032bf4 PZ |
2068 | if (err_int & ERR_INT_POISON) |
2069 | DRM_ERROR("Poison interrupt\n"); | |
2070 | ||
055e393f | 2071 | for_each_pipe(dev_priv, pipe) { |
1f7247c0 DV |
2072 | if (err_int & ERR_INT_FIFO_UNDERRUN(pipe)) |
2073 | intel_cpu_fifo_underrun_irq_handler(dev_priv, pipe); | |
8bf1e9f1 | 2074 | |
5a69b89f | 2075 | if (err_int & ERR_INT_PIPE_CRC_DONE(pipe)) { |
91d14251 TU |
2076 | if (IS_IVYBRIDGE(dev_priv)) |
2077 | ivb_pipe_crc_irq_handler(dev_priv, pipe); | |
5a69b89f | 2078 | else |
91d14251 | 2079 | hsw_pipe_crc_irq_handler(dev_priv, pipe); |
5a69b89f DV |
2080 | } |
2081 | } | |
8bf1e9f1 | 2082 | |
8664281b PZ |
2083 | I915_WRITE(GEN7_ERR_INT, err_int); |
2084 | } | |
2085 | ||
91d14251 | 2086 | static void cpt_serr_int_handler(struct drm_i915_private *dev_priv) |
8664281b | 2087 | { |
8664281b PZ |
2088 | u32 serr_int = I915_READ(SERR_INT); |
2089 | ||
de032bf4 PZ |
2090 | if (serr_int & SERR_INT_POISON) |
2091 | DRM_ERROR("PCH poison interrupt\n"); | |
2092 | ||
8664281b | 2093 | if (serr_int & SERR_INT_TRANS_A_FIFO_UNDERRUN) |
1f7247c0 | 2094 | intel_pch_fifo_underrun_irq_handler(dev_priv, TRANSCODER_A); |
8664281b PZ |
2095 | |
2096 | if (serr_int & SERR_INT_TRANS_B_FIFO_UNDERRUN) | |
1f7247c0 | 2097 | intel_pch_fifo_underrun_irq_handler(dev_priv, TRANSCODER_B); |
8664281b PZ |
2098 | |
2099 | if (serr_int & SERR_INT_TRANS_C_FIFO_UNDERRUN) | |
1f7247c0 | 2100 | intel_pch_fifo_underrun_irq_handler(dev_priv, TRANSCODER_C); |
8664281b PZ |
2101 | |
2102 | I915_WRITE(SERR_INT, serr_int); | |
776ad806 JB |
2103 | } |
2104 | ||
91d14251 | 2105 | static void cpt_irq_handler(struct drm_i915_private *dev_priv, u32 pch_iir) |
23e81d69 | 2106 | { |
23e81d69 | 2107 | int pipe; |
6dbf30ce | 2108 | u32 hotplug_trigger = pch_iir & SDE_HOTPLUG_MASK_CPT; |
13cf5504 | 2109 | |
91d14251 | 2110 | ibx_hpd_irq_handler(dev_priv, hotplug_trigger, hpd_cpt); |
91d131d2 | 2111 | |
cfc33bf7 VS |
2112 | if (pch_iir & SDE_AUDIO_POWER_MASK_CPT) { |
2113 | int port = ffs((pch_iir & SDE_AUDIO_POWER_MASK_CPT) >> | |
2114 | SDE_AUDIO_POWER_SHIFT_CPT); | |
2115 | DRM_DEBUG_DRIVER("PCH audio power change on port %c\n", | |
2116 | port_name(port)); | |
2117 | } | |
23e81d69 AJ |
2118 | |
2119 | if (pch_iir & SDE_AUX_MASK_CPT) | |
91d14251 | 2120 | dp_aux_irq_handler(dev_priv); |
23e81d69 AJ |
2121 | |
2122 | if (pch_iir & SDE_GMBUS_CPT) | |
91d14251 | 2123 | gmbus_irq_handler(dev_priv); |
23e81d69 AJ |
2124 | |
2125 | if (pch_iir & SDE_AUDIO_CP_REQ_CPT) | |
2126 | DRM_DEBUG_DRIVER("Audio CP request interrupt\n"); | |
2127 | ||
2128 | if (pch_iir & SDE_AUDIO_CP_CHG_CPT) | |
2129 | DRM_DEBUG_DRIVER("Audio CP change interrupt\n"); | |
2130 | ||
2131 | if (pch_iir & SDE_FDI_MASK_CPT) | |
055e393f | 2132 | for_each_pipe(dev_priv, pipe) |
23e81d69 AJ |
2133 | DRM_DEBUG_DRIVER(" pipe %c FDI IIR: 0x%08x\n", |
2134 | pipe_name(pipe), | |
2135 | I915_READ(FDI_RX_IIR(pipe))); | |
8664281b PZ |
2136 | |
2137 | if (pch_iir & SDE_ERROR_CPT) | |
91d14251 | 2138 | cpt_serr_int_handler(dev_priv); |
23e81d69 AJ |
2139 | } |
2140 | ||
91d14251 | 2141 | static void spt_irq_handler(struct drm_i915_private *dev_priv, u32 pch_iir) |
6dbf30ce | 2142 | { |
6dbf30ce VS |
2143 | u32 hotplug_trigger = pch_iir & SDE_HOTPLUG_MASK_SPT & |
2144 | ~SDE_PORTE_HOTPLUG_SPT; | |
2145 | u32 hotplug2_trigger = pch_iir & SDE_PORTE_HOTPLUG_SPT; | |
2146 | u32 pin_mask = 0, long_mask = 0; | |
2147 | ||
2148 | if (hotplug_trigger) { | |
2149 | u32 dig_hotplug_reg; | |
2150 | ||
2151 | dig_hotplug_reg = I915_READ(PCH_PORT_HOTPLUG); | |
2152 | I915_WRITE(PCH_PORT_HOTPLUG, dig_hotplug_reg); | |
2153 | ||
2154 | intel_get_hpd_pins(&pin_mask, &long_mask, hotplug_trigger, | |
2155 | dig_hotplug_reg, hpd_spt, | |
74c0b395 | 2156 | spt_port_hotplug_long_detect); |
6dbf30ce VS |
2157 | } |
2158 | ||
2159 | if (hotplug2_trigger) { | |
2160 | u32 dig_hotplug_reg; | |
2161 | ||
2162 | dig_hotplug_reg = I915_READ(PCH_PORT_HOTPLUG2); | |
2163 | I915_WRITE(PCH_PORT_HOTPLUG2, dig_hotplug_reg); | |
2164 | ||
2165 | intel_get_hpd_pins(&pin_mask, &long_mask, hotplug2_trigger, | |
2166 | dig_hotplug_reg, hpd_spt, | |
2167 | spt_port_hotplug2_long_detect); | |
2168 | } | |
2169 | ||
2170 | if (pin_mask) | |
91d14251 | 2171 | intel_hpd_irq_handler(dev_priv, pin_mask, long_mask); |
6dbf30ce VS |
2172 | |
2173 | if (pch_iir & SDE_GMBUS_CPT) | |
91d14251 | 2174 | gmbus_irq_handler(dev_priv); |
6dbf30ce VS |
2175 | } |
2176 | ||
91d14251 TU |
2177 | static void ilk_hpd_irq_handler(struct drm_i915_private *dev_priv, |
2178 | u32 hotplug_trigger, | |
40e56410 VS |
2179 | const u32 hpd[HPD_NUM_PINS]) |
2180 | { | |
40e56410 VS |
2181 | u32 dig_hotplug_reg, pin_mask = 0, long_mask = 0; |
2182 | ||
2183 | dig_hotplug_reg = I915_READ(DIGITAL_PORT_HOTPLUG_CNTRL); | |
2184 | I915_WRITE(DIGITAL_PORT_HOTPLUG_CNTRL, dig_hotplug_reg); | |
2185 | ||
2186 | intel_get_hpd_pins(&pin_mask, &long_mask, hotplug_trigger, | |
2187 | dig_hotplug_reg, hpd, | |
2188 | ilk_port_hotplug_long_detect); | |
2189 | ||
91d14251 | 2190 | intel_hpd_irq_handler(dev_priv, pin_mask, long_mask); |
40e56410 VS |
2191 | } |
2192 | ||
91d14251 TU |
2193 | static void ilk_display_irq_handler(struct drm_i915_private *dev_priv, |
2194 | u32 de_iir) | |
c008bc6e | 2195 | { |
40da17c2 | 2196 | enum pipe pipe; |
e4ce95aa VS |
2197 | u32 hotplug_trigger = de_iir & DE_DP_A_HOTPLUG; |
2198 | ||
40e56410 | 2199 | if (hotplug_trigger) |
91d14251 | 2200 | ilk_hpd_irq_handler(dev_priv, hotplug_trigger, hpd_ilk); |
c008bc6e PZ |
2201 | |
2202 | if (de_iir & DE_AUX_CHANNEL_A) | |
91d14251 | 2203 | dp_aux_irq_handler(dev_priv); |
c008bc6e PZ |
2204 | |
2205 | if (de_iir & DE_GSE) | |
91d14251 | 2206 | intel_opregion_asle_intr(dev_priv); |
c008bc6e | 2207 | |
c008bc6e PZ |
2208 | if (de_iir & DE_POISON) |
2209 | DRM_ERROR("Poison interrupt\n"); | |
2210 | ||
055e393f | 2211 | for_each_pipe(dev_priv, pipe) { |
5a21b665 DV |
2212 | if (de_iir & DE_PIPE_VBLANK(pipe) && |
2213 | intel_pipe_handle_vblank(dev_priv, pipe)) | |
2214 | intel_check_page_flip(dev_priv, pipe); | |
5b3a856b | 2215 | |
40da17c2 | 2216 | if (de_iir & DE_PIPE_FIFO_UNDERRUN(pipe)) |
1f7247c0 | 2217 | intel_cpu_fifo_underrun_irq_handler(dev_priv, pipe); |
5b3a856b | 2218 | |
40da17c2 | 2219 | if (de_iir & DE_PIPE_CRC_DONE(pipe)) |
91d14251 | 2220 | i9xx_pipe_crc_irq_handler(dev_priv, pipe); |
c008bc6e | 2221 | |
40da17c2 | 2222 | /* plane/pipes map 1:1 on ilk+ */ |
5251f04e | 2223 | if (de_iir & DE_PLANE_FLIP_DONE(pipe)) |
51cbaf01 | 2224 | intel_finish_page_flip_cs(dev_priv, pipe); |
c008bc6e PZ |
2225 | } |
2226 | ||
2227 | /* check event from PCH */ | |
2228 | if (de_iir & DE_PCH_EVENT) { | |
2229 | u32 pch_iir = I915_READ(SDEIIR); | |
2230 | ||
91d14251 TU |
2231 | if (HAS_PCH_CPT(dev_priv)) |
2232 | cpt_irq_handler(dev_priv, pch_iir); | |
c008bc6e | 2233 | else |
91d14251 | 2234 | ibx_irq_handler(dev_priv, pch_iir); |
c008bc6e PZ |
2235 | |
2236 | /* should clear PCH hotplug event before clear CPU irq */ | |
2237 | I915_WRITE(SDEIIR, pch_iir); | |
2238 | } | |
2239 | ||
91d14251 TU |
2240 | if (IS_GEN5(dev_priv) && de_iir & DE_PCU_EVENT) |
2241 | ironlake_rps_change_irq_handler(dev_priv); | |
c008bc6e PZ |
2242 | } |
2243 | ||
91d14251 TU |
2244 | static void ivb_display_irq_handler(struct drm_i915_private *dev_priv, |
2245 | u32 de_iir) | |
9719fb98 | 2246 | { |
07d27e20 | 2247 | enum pipe pipe; |
23bb4cb5 VS |
2248 | u32 hotplug_trigger = de_iir & DE_DP_A_HOTPLUG_IVB; |
2249 | ||
40e56410 | 2250 | if (hotplug_trigger) |
91d14251 | 2251 | ilk_hpd_irq_handler(dev_priv, hotplug_trigger, hpd_ivb); |
9719fb98 PZ |
2252 | |
2253 | if (de_iir & DE_ERR_INT_IVB) | |
91d14251 | 2254 | ivb_err_int_handler(dev_priv); |
9719fb98 PZ |
2255 | |
2256 | if (de_iir & DE_AUX_CHANNEL_A_IVB) | |
91d14251 | 2257 | dp_aux_irq_handler(dev_priv); |
9719fb98 PZ |
2258 | |
2259 | if (de_iir & DE_GSE_IVB) | |
91d14251 | 2260 | intel_opregion_asle_intr(dev_priv); |
9719fb98 | 2261 | |
055e393f | 2262 | for_each_pipe(dev_priv, pipe) { |
5a21b665 DV |
2263 | if (de_iir & (DE_PIPE_VBLANK_IVB(pipe)) && |
2264 | intel_pipe_handle_vblank(dev_priv, pipe)) | |
2265 | intel_check_page_flip(dev_priv, pipe); | |
40da17c2 DV |
2266 | |
2267 | /* plane/pipes map 1:1 on ilk+ */ | |
5251f04e | 2268 | if (de_iir & DE_PLANE_FLIP_DONE_IVB(pipe)) |
51cbaf01 | 2269 | intel_finish_page_flip_cs(dev_priv, pipe); |
9719fb98 PZ |
2270 | } |
2271 | ||
2272 | /* check event from PCH */ | |
91d14251 | 2273 | if (!HAS_PCH_NOP(dev_priv) && (de_iir & DE_PCH_EVENT_IVB)) { |
9719fb98 PZ |
2274 | u32 pch_iir = I915_READ(SDEIIR); |
2275 | ||
91d14251 | 2276 | cpt_irq_handler(dev_priv, pch_iir); |
9719fb98 PZ |
2277 | |
2278 | /* clear PCH hotplug event before clear CPU irq */ | |
2279 | I915_WRITE(SDEIIR, pch_iir); | |
2280 | } | |
2281 | } | |
2282 | ||
72c90f62 OM |
2283 | /* |
2284 | * To handle irqs with the minimum potential races with fresh interrupts, we: | |
2285 | * 1 - Disable Master Interrupt Control. | |
2286 | * 2 - Find the source(s) of the interrupt. | |
2287 | * 3 - Clear the Interrupt Identity bits (IIR). | |
2288 | * 4 - Process the interrupt(s) that had bits set in the IIRs. | |
2289 | * 5 - Re-enable Master Interrupt Control. | |
2290 | */ | |
f1af8fc1 | 2291 | static irqreturn_t ironlake_irq_handler(int irq, void *arg) |
b1f14ad0 | 2292 | { |
45a83f84 | 2293 | struct drm_device *dev = arg; |
fac5e23e | 2294 | struct drm_i915_private *dev_priv = to_i915(dev); |
f1af8fc1 | 2295 | u32 de_iir, gt_iir, de_ier, sde_ier = 0; |
0e43406b | 2296 | irqreturn_t ret = IRQ_NONE; |
b1f14ad0 | 2297 | |
2dd2a883 ID |
2298 | if (!intel_irqs_enabled(dev_priv)) |
2299 | return IRQ_NONE; | |
2300 | ||
1f814dac ID |
2301 | /* IRQs are synced during runtime_suspend, we don't require a wakeref */ |
2302 | disable_rpm_wakeref_asserts(dev_priv); | |
2303 | ||
b1f14ad0 JB |
2304 | /* disable master interrupt before clearing iir */ |
2305 | de_ier = I915_READ(DEIER); | |
2306 | I915_WRITE(DEIER, de_ier & ~DE_MASTER_IRQ_CONTROL); | |
23a78516 | 2307 | POSTING_READ(DEIER); |
b1f14ad0 | 2308 | |
44498aea PZ |
2309 | /* Disable south interrupts. We'll only write to SDEIIR once, so further |
2310 | * interrupts will will be stored on its back queue, and then we'll be | |
2311 | * able to process them after we restore SDEIER (as soon as we restore | |
2312 | * it, we'll get an interrupt if SDEIIR still has something to process | |
2313 | * due to its back queue). */ | |
91d14251 | 2314 | if (!HAS_PCH_NOP(dev_priv)) { |
ab5c608b BW |
2315 | sde_ier = I915_READ(SDEIER); |
2316 | I915_WRITE(SDEIER, 0); | |
2317 | POSTING_READ(SDEIER); | |
2318 | } | |
44498aea | 2319 | |
72c90f62 OM |
2320 | /* Find, clear, then process each source of interrupt */ |
2321 | ||
b1f14ad0 | 2322 | gt_iir = I915_READ(GTIIR); |
0e43406b | 2323 | if (gt_iir) { |
72c90f62 OM |
2324 | I915_WRITE(GTIIR, gt_iir); |
2325 | ret = IRQ_HANDLED; | |
91d14251 | 2326 | if (INTEL_GEN(dev_priv) >= 6) |
261e40b8 | 2327 | snb_gt_irq_handler(dev_priv, gt_iir); |
d8fc8a47 | 2328 | else |
261e40b8 | 2329 | ilk_gt_irq_handler(dev_priv, gt_iir); |
b1f14ad0 JB |
2330 | } |
2331 | ||
0e43406b CW |
2332 | de_iir = I915_READ(DEIIR); |
2333 | if (de_iir) { | |
72c90f62 OM |
2334 | I915_WRITE(DEIIR, de_iir); |
2335 | ret = IRQ_HANDLED; | |
91d14251 TU |
2336 | if (INTEL_GEN(dev_priv) >= 7) |
2337 | ivb_display_irq_handler(dev_priv, de_iir); | |
f1af8fc1 | 2338 | else |
91d14251 | 2339 | ilk_display_irq_handler(dev_priv, de_iir); |
b1f14ad0 JB |
2340 | } |
2341 | ||
91d14251 | 2342 | if (INTEL_GEN(dev_priv) >= 6) { |
f1af8fc1 PZ |
2343 | u32 pm_iir = I915_READ(GEN6_PMIIR); |
2344 | if (pm_iir) { | |
f1af8fc1 PZ |
2345 | I915_WRITE(GEN6_PMIIR, pm_iir); |
2346 | ret = IRQ_HANDLED; | |
72c90f62 | 2347 | gen6_rps_irq_handler(dev_priv, pm_iir); |
f1af8fc1 | 2348 | } |
0e43406b | 2349 | } |
b1f14ad0 | 2350 | |
b1f14ad0 JB |
2351 | I915_WRITE(DEIER, de_ier); |
2352 | POSTING_READ(DEIER); | |
91d14251 | 2353 | if (!HAS_PCH_NOP(dev_priv)) { |
ab5c608b BW |
2354 | I915_WRITE(SDEIER, sde_ier); |
2355 | POSTING_READ(SDEIER); | |
2356 | } | |
b1f14ad0 | 2357 | |
1f814dac ID |
2358 | /* IRQs are synced during runtime_suspend, we don't require a wakeref */ |
2359 | enable_rpm_wakeref_asserts(dev_priv); | |
2360 | ||
b1f14ad0 JB |
2361 | return ret; |
2362 | } | |
2363 | ||
91d14251 TU |
2364 | static void bxt_hpd_irq_handler(struct drm_i915_private *dev_priv, |
2365 | u32 hotplug_trigger, | |
40e56410 | 2366 | const u32 hpd[HPD_NUM_PINS]) |
d04a492d | 2367 | { |
cebd87a0 | 2368 | u32 dig_hotplug_reg, pin_mask = 0, long_mask = 0; |
d04a492d | 2369 | |
a52bb15b VS |
2370 | dig_hotplug_reg = I915_READ(PCH_PORT_HOTPLUG); |
2371 | I915_WRITE(PCH_PORT_HOTPLUG, dig_hotplug_reg); | |
d04a492d | 2372 | |
cebd87a0 | 2373 | intel_get_hpd_pins(&pin_mask, &long_mask, hotplug_trigger, |
40e56410 | 2374 | dig_hotplug_reg, hpd, |
cebd87a0 | 2375 | bxt_port_hotplug_long_detect); |
40e56410 | 2376 | |
91d14251 | 2377 | intel_hpd_irq_handler(dev_priv, pin_mask, long_mask); |
d04a492d SS |
2378 | } |
2379 | ||
f11a0f46 TU |
2380 | static irqreturn_t |
2381 | gen8_de_irq_handler(struct drm_i915_private *dev_priv, u32 master_ctl) | |
abd58f01 | 2382 | { |
abd58f01 | 2383 | irqreturn_t ret = IRQ_NONE; |
f11a0f46 | 2384 | u32 iir; |
c42664cc | 2385 | enum pipe pipe; |
88e04703 | 2386 | |
abd58f01 | 2387 | if (master_ctl & GEN8_DE_MISC_IRQ) { |
e32192e1 TU |
2388 | iir = I915_READ(GEN8_DE_MISC_IIR); |
2389 | if (iir) { | |
2390 | I915_WRITE(GEN8_DE_MISC_IIR, iir); | |
abd58f01 | 2391 | ret = IRQ_HANDLED; |
e32192e1 | 2392 | if (iir & GEN8_DE_MISC_GSE) |
91d14251 | 2393 | intel_opregion_asle_intr(dev_priv); |
38cc46d7 OM |
2394 | else |
2395 | DRM_ERROR("Unexpected DE Misc interrupt\n"); | |
abd58f01 | 2396 | } |
38cc46d7 OM |
2397 | else |
2398 | DRM_ERROR("The master control interrupt lied (DE MISC)!\n"); | |
abd58f01 BW |
2399 | } |
2400 | ||
6d766f02 | 2401 | if (master_ctl & GEN8_DE_PORT_IRQ) { |
e32192e1 TU |
2402 | iir = I915_READ(GEN8_DE_PORT_IIR); |
2403 | if (iir) { | |
2404 | u32 tmp_mask; | |
d04a492d | 2405 | bool found = false; |
cebd87a0 | 2406 | |
e32192e1 | 2407 | I915_WRITE(GEN8_DE_PORT_IIR, iir); |
6d766f02 | 2408 | ret = IRQ_HANDLED; |
88e04703 | 2409 | |
e32192e1 TU |
2410 | tmp_mask = GEN8_AUX_CHANNEL_A; |
2411 | if (INTEL_INFO(dev_priv)->gen >= 9) | |
2412 | tmp_mask |= GEN9_AUX_CHANNEL_B | | |
2413 | GEN9_AUX_CHANNEL_C | | |
2414 | GEN9_AUX_CHANNEL_D; | |
2415 | ||
2416 | if (iir & tmp_mask) { | |
91d14251 | 2417 | dp_aux_irq_handler(dev_priv); |
d04a492d SS |
2418 | found = true; |
2419 | } | |
2420 | ||
e32192e1 TU |
2421 | if (IS_BROXTON(dev_priv)) { |
2422 | tmp_mask = iir & BXT_DE_PORT_HOTPLUG_MASK; | |
2423 | if (tmp_mask) { | |
91d14251 TU |
2424 | bxt_hpd_irq_handler(dev_priv, tmp_mask, |
2425 | hpd_bxt); | |
e32192e1 TU |
2426 | found = true; |
2427 | } | |
2428 | } else if (IS_BROADWELL(dev_priv)) { | |
2429 | tmp_mask = iir & GEN8_PORT_DP_A_HOTPLUG; | |
2430 | if (tmp_mask) { | |
91d14251 TU |
2431 | ilk_hpd_irq_handler(dev_priv, |
2432 | tmp_mask, hpd_bdw); | |
e32192e1 TU |
2433 | found = true; |
2434 | } | |
d04a492d SS |
2435 | } |
2436 | ||
91d14251 TU |
2437 | if (IS_BROXTON(dev_priv) && (iir & BXT_DE_PORT_GMBUS)) { |
2438 | gmbus_irq_handler(dev_priv); | |
9e63743e SS |
2439 | found = true; |
2440 | } | |
2441 | ||
d04a492d | 2442 | if (!found) |
38cc46d7 | 2443 | DRM_ERROR("Unexpected DE Port interrupt\n"); |
6d766f02 | 2444 | } |
38cc46d7 OM |
2445 | else |
2446 | DRM_ERROR("The master control interrupt lied (DE PORT)!\n"); | |
6d766f02 DV |
2447 | } |
2448 | ||
055e393f | 2449 | for_each_pipe(dev_priv, pipe) { |
e32192e1 | 2450 | u32 flip_done, fault_errors; |
abd58f01 | 2451 | |
c42664cc DV |
2452 | if (!(master_ctl & GEN8_DE_PIPE_IRQ(pipe))) |
2453 | continue; | |
abd58f01 | 2454 | |
e32192e1 TU |
2455 | iir = I915_READ(GEN8_DE_PIPE_IIR(pipe)); |
2456 | if (!iir) { | |
2457 | DRM_ERROR("The master control interrupt lied (DE PIPE)!\n"); | |
2458 | continue; | |
2459 | } | |
770de83d | 2460 | |
e32192e1 TU |
2461 | ret = IRQ_HANDLED; |
2462 | I915_WRITE(GEN8_DE_PIPE_IIR(pipe), iir); | |
38cc46d7 | 2463 | |
5a21b665 DV |
2464 | if (iir & GEN8_PIPE_VBLANK && |
2465 | intel_pipe_handle_vblank(dev_priv, pipe)) | |
2466 | intel_check_page_flip(dev_priv, pipe); | |
770de83d | 2467 | |
e32192e1 TU |
2468 | flip_done = iir; |
2469 | if (INTEL_INFO(dev_priv)->gen >= 9) | |
2470 | flip_done &= GEN9_PIPE_PLANE1_FLIP_DONE; | |
2471 | else | |
2472 | flip_done &= GEN8_PIPE_PRIMARY_FLIP_DONE; | |
38cc46d7 | 2473 | |
5251f04e | 2474 | if (flip_done) |
51cbaf01 | 2475 | intel_finish_page_flip_cs(dev_priv, pipe); |
38cc46d7 | 2476 | |
e32192e1 | 2477 | if (iir & GEN8_PIPE_CDCLK_CRC_DONE) |
91d14251 | 2478 | hsw_pipe_crc_irq_handler(dev_priv, pipe); |
38cc46d7 | 2479 | |
e32192e1 TU |
2480 | if (iir & GEN8_PIPE_FIFO_UNDERRUN) |
2481 | intel_cpu_fifo_underrun_irq_handler(dev_priv, pipe); | |
770de83d | 2482 | |
e32192e1 TU |
2483 | fault_errors = iir; |
2484 | if (INTEL_INFO(dev_priv)->gen >= 9) | |
2485 | fault_errors &= GEN9_DE_PIPE_IRQ_FAULT_ERRORS; | |
2486 | else | |
2487 | fault_errors &= GEN8_DE_PIPE_IRQ_FAULT_ERRORS; | |
770de83d | 2488 | |
e32192e1 | 2489 | if (fault_errors) |
1353ec38 | 2490 | DRM_ERROR("Fault errors on pipe %c: 0x%08x\n", |
e32192e1 TU |
2491 | pipe_name(pipe), |
2492 | fault_errors); | |
abd58f01 BW |
2493 | } |
2494 | ||
91d14251 | 2495 | if (HAS_PCH_SPLIT(dev_priv) && !HAS_PCH_NOP(dev_priv) && |
266ea3d9 | 2496 | master_ctl & GEN8_DE_PCH_IRQ) { |
92d03a80 DV |
2497 | /* |
2498 | * FIXME(BDW): Assume for now that the new interrupt handling | |
2499 | * scheme also closed the SDE interrupt handling race we've seen | |
2500 | * on older pch-split platforms. But this needs testing. | |
2501 | */ | |
e32192e1 TU |
2502 | iir = I915_READ(SDEIIR); |
2503 | if (iir) { | |
2504 | I915_WRITE(SDEIIR, iir); | |
92d03a80 | 2505 | ret = IRQ_HANDLED; |
6dbf30ce | 2506 | |
22dea0be | 2507 | if (HAS_PCH_SPT(dev_priv) || HAS_PCH_KBP(dev_priv)) |
91d14251 | 2508 | spt_irq_handler(dev_priv, iir); |
6dbf30ce | 2509 | else |
91d14251 | 2510 | cpt_irq_handler(dev_priv, iir); |
2dfb0b81 JN |
2511 | } else { |
2512 | /* | |
2513 | * Like on previous PCH there seems to be something | |
2514 | * fishy going on with forwarding PCH interrupts. | |
2515 | */ | |
2516 | DRM_DEBUG_DRIVER("The master control interrupt lied (SDE)!\n"); | |
2517 | } | |
92d03a80 DV |
2518 | } |
2519 | ||
f11a0f46 TU |
2520 | return ret; |
2521 | } | |
2522 | ||
2523 | static irqreturn_t gen8_irq_handler(int irq, void *arg) | |
2524 | { | |
2525 | struct drm_device *dev = arg; | |
fac5e23e | 2526 | struct drm_i915_private *dev_priv = to_i915(dev); |
f11a0f46 | 2527 | u32 master_ctl; |
e30e251a | 2528 | u32 gt_iir[4] = {}; |
f11a0f46 TU |
2529 | irqreturn_t ret; |
2530 | ||
2531 | if (!intel_irqs_enabled(dev_priv)) | |
2532 | return IRQ_NONE; | |
2533 | ||
2534 | master_ctl = I915_READ_FW(GEN8_MASTER_IRQ); | |
2535 | master_ctl &= ~GEN8_MASTER_IRQ_CONTROL; | |
2536 | if (!master_ctl) | |
2537 | return IRQ_NONE; | |
2538 | ||
2539 | I915_WRITE_FW(GEN8_MASTER_IRQ, 0); | |
2540 | ||
2541 | /* IRQs are synced during runtime_suspend, we don't require a wakeref */ | |
2542 | disable_rpm_wakeref_asserts(dev_priv); | |
2543 | ||
2544 | /* Find, clear, then process each source of interrupt */ | |
e30e251a VS |
2545 | ret = gen8_gt_irq_ack(dev_priv, master_ctl, gt_iir); |
2546 | gen8_gt_irq_handler(dev_priv, gt_iir); | |
f11a0f46 TU |
2547 | ret |= gen8_de_irq_handler(dev_priv, master_ctl); |
2548 | ||
cb0d205e CW |
2549 | I915_WRITE_FW(GEN8_MASTER_IRQ, GEN8_MASTER_IRQ_CONTROL); |
2550 | POSTING_READ_FW(GEN8_MASTER_IRQ); | |
abd58f01 | 2551 | |
1f814dac ID |
2552 | enable_rpm_wakeref_asserts(dev_priv); |
2553 | ||
abd58f01 BW |
2554 | return ret; |
2555 | } | |
2556 | ||
1f15b76f | 2557 | static void i915_error_wake_up(struct drm_i915_private *dev_priv) |
17e1df07 | 2558 | { |
17e1df07 DV |
2559 | /* |
2560 | * Notify all waiters for GPU completion events that reset state has | |
2561 | * been changed, and that they need to restart their wait after | |
2562 | * checking for potential errors (and bail out to drop locks if there is | |
2563 | * a gpu reset pending so that i915_error_work_func can acquire them). | |
2564 | */ | |
2565 | ||
2566 | /* Wake up __wait_seqno, potentially holding dev->struct_mutex. */ | |
1f15b76f | 2567 | wake_up_all(&dev_priv->gpu_error.wait_queue); |
17e1df07 DV |
2568 | |
2569 | /* Wake up intel_crtc_wait_for_pending_flips, holding crtc->mutex. */ | |
2570 | wake_up_all(&dev_priv->pending_flip_queue); | |
17e1df07 DV |
2571 | } |
2572 | ||
8a905236 | 2573 | /** |
b8d24a06 | 2574 | * i915_reset_and_wakeup - do process context error handling work |
14bb2c11 | 2575 | * @dev_priv: i915 device private |
8a905236 JB |
2576 | * |
2577 | * Fire an error uevent so userspace can see that a hang or error | |
2578 | * was detected. | |
2579 | */ | |
c033666a | 2580 | static void i915_reset_and_wakeup(struct drm_i915_private *dev_priv) |
8a905236 | 2581 | { |
91c8a326 | 2582 | struct kobject *kobj = &dev_priv->drm.primary->kdev->kobj; |
cce723ed BW |
2583 | char *error_event[] = { I915_ERROR_UEVENT "=1", NULL }; |
2584 | char *reset_event[] = { I915_RESET_UEVENT "=1", NULL }; | |
2585 | char *reset_done_event[] = { I915_ERROR_UEVENT "=0", NULL }; | |
8a905236 | 2586 | |
c033666a | 2587 | kobject_uevent_env(kobj, KOBJ_CHANGE, error_event); |
f316a42c | 2588 | |
8af29b0c CW |
2589 | DRM_DEBUG_DRIVER("resetting chip\n"); |
2590 | kobject_uevent_env(kobj, KOBJ_CHANGE, reset_event); | |
2591 | ||
7db0ba24 | 2592 | /* |
8af29b0c CW |
2593 | * In most cases it's guaranteed that we get here with an RPM |
2594 | * reference held, for example because there is a pending GPU | |
2595 | * request that won't finish until the reset is done. This | |
2596 | * isn't the case at least when we get here by doing a | |
2597 | * simulated reset via debugs, so get an RPM reference. | |
7db0ba24 | 2598 | */ |
8af29b0c | 2599 | intel_runtime_pm_get(dev_priv); |
8af29b0c | 2600 | intel_prepare_reset(dev_priv); |
7514747d | 2601 | |
780f262a CW |
2602 | do { |
2603 | /* | |
2604 | * All state reset _must_ be completed before we update the | |
2605 | * reset counter, for otherwise waiters might miss the reset | |
2606 | * pending state and not properly drop locks, resulting in | |
2607 | * deadlocks with the reset work. | |
2608 | */ | |
2609 | if (mutex_trylock(&dev_priv->drm.struct_mutex)) { | |
2610 | i915_reset(dev_priv); | |
2611 | mutex_unlock(&dev_priv->drm.struct_mutex); | |
2612 | } | |
f69061be | 2613 | |
780f262a CW |
2614 | /* We need to wait for anyone holding the lock to wakeup */ |
2615 | } while (wait_on_bit_timeout(&dev_priv->gpu_error.flags, | |
2616 | I915_RESET_IN_PROGRESS, | |
2617 | TASK_UNINTERRUPTIBLE, | |
2618 | HZ)); | |
17e1df07 | 2619 | |
780f262a | 2620 | intel_finish_reset(dev_priv); |
8af29b0c | 2621 | intel_runtime_pm_put(dev_priv); |
f454c694 | 2622 | |
780f262a | 2623 | if (!test_bit(I915_WEDGED, &dev_priv->gpu_error.flags)) |
8af29b0c CW |
2624 | kobject_uevent_env(kobj, |
2625 | KOBJ_CHANGE, reset_done_event); | |
1f83fee0 | 2626 | |
8af29b0c CW |
2627 | /* |
2628 | * Note: The wake_up also serves as a memory barrier so that | |
2629 | * waiters see the updated value of the dev_priv->gpu_error. | |
2630 | */ | |
2631 | wake_up_all(&dev_priv->gpu_error.reset_queue); | |
8a905236 JB |
2632 | } |
2633 | ||
d636951e BW |
2634 | static inline void |
2635 | i915_err_print_instdone(struct drm_i915_private *dev_priv, | |
2636 | struct intel_instdone *instdone) | |
2637 | { | |
f9e61372 BW |
2638 | int slice; |
2639 | int subslice; | |
2640 | ||
d636951e BW |
2641 | pr_err(" INSTDONE: 0x%08x\n", instdone->instdone); |
2642 | ||
2643 | if (INTEL_GEN(dev_priv) <= 3) | |
2644 | return; | |
2645 | ||
2646 | pr_err(" SC_INSTDONE: 0x%08x\n", instdone->slice_common); | |
2647 | ||
2648 | if (INTEL_GEN(dev_priv) <= 6) | |
2649 | return; | |
2650 | ||
f9e61372 BW |
2651 | for_each_instdone_slice_subslice(dev_priv, slice, subslice) |
2652 | pr_err(" SAMPLER_INSTDONE[%d][%d]: 0x%08x\n", | |
2653 | slice, subslice, instdone->sampler[slice][subslice]); | |
2654 | ||
2655 | for_each_instdone_slice_subslice(dev_priv, slice, subslice) | |
2656 | pr_err(" ROW_INSTDONE[%d][%d]: 0x%08x\n", | |
2657 | slice, subslice, instdone->row[slice][subslice]); | |
d636951e BW |
2658 | } |
2659 | ||
eaa14c24 | 2660 | static void i915_clear_error_registers(struct drm_i915_private *dev_priv) |
8a905236 | 2661 | { |
eaa14c24 | 2662 | u32 eir; |
8a905236 | 2663 | |
eaa14c24 CW |
2664 | if (!IS_GEN2(dev_priv)) |
2665 | I915_WRITE(PGTBL_ER, I915_READ(PGTBL_ER)); | |
8a905236 | 2666 | |
eaa14c24 CW |
2667 | if (INTEL_GEN(dev_priv) < 4) |
2668 | I915_WRITE(IPEIR, I915_READ(IPEIR)); | |
2669 | else | |
2670 | I915_WRITE(IPEIR_I965, I915_READ(IPEIR_I965)); | |
8a905236 | 2671 | |
eaa14c24 | 2672 | I915_WRITE(EIR, I915_READ(EIR)); |
8a905236 JB |
2673 | eir = I915_READ(EIR); |
2674 | if (eir) { | |
2675 | /* | |
2676 | * some errors might have become stuck, | |
2677 | * mask them. | |
2678 | */ | |
eaa14c24 | 2679 | DRM_DEBUG_DRIVER("EIR stuck: 0x%08x, masking\n", eir); |
8a905236 JB |
2680 | I915_WRITE(EMR, I915_READ(EMR) | eir); |
2681 | I915_WRITE(IIR, I915_RENDER_COMMAND_PARSER_ERROR_INTERRUPT); | |
2682 | } | |
35aed2e6 CW |
2683 | } |
2684 | ||
2685 | /** | |
b8d24a06 | 2686 | * i915_handle_error - handle a gpu error |
14bb2c11 | 2687 | * @dev_priv: i915 device private |
14b730fc | 2688 | * @engine_mask: mask representing engines that are hung |
aafd8581 | 2689 | * Do some basic checking of register state at error time and |
35aed2e6 CW |
2690 | * dump it to the syslog. Also call i915_capture_error_state() to make |
2691 | * sure we get a record and make it available in debugfs. Fire a uevent | |
2692 | * so userspace knows something bad happened (should trigger collection | |
2693 | * of a ring dump etc.). | |
14bb2c11 | 2694 | * @fmt: Error message format string |
35aed2e6 | 2695 | */ |
c033666a CW |
2696 | void i915_handle_error(struct drm_i915_private *dev_priv, |
2697 | u32 engine_mask, | |
58174462 | 2698 | const char *fmt, ...) |
35aed2e6 | 2699 | { |
58174462 MK |
2700 | va_list args; |
2701 | char error_msg[80]; | |
35aed2e6 | 2702 | |
58174462 MK |
2703 | va_start(args, fmt); |
2704 | vscnprintf(error_msg, sizeof(error_msg), fmt, args); | |
2705 | va_end(args); | |
2706 | ||
c033666a | 2707 | i915_capture_error_state(dev_priv, engine_mask, error_msg); |
eaa14c24 | 2708 | i915_clear_error_registers(dev_priv); |
8a905236 | 2709 | |
8af29b0c CW |
2710 | if (!engine_mask) |
2711 | return; | |
ba1234d1 | 2712 | |
8af29b0c CW |
2713 | if (test_and_set_bit(I915_RESET_IN_PROGRESS, |
2714 | &dev_priv->gpu_error.flags)) | |
2715 | return; | |
2716 | ||
2717 | /* | |
2718 | * Wakeup waiting processes so that the reset function | |
2719 | * i915_reset_and_wakeup doesn't deadlock trying to grab | |
2720 | * various locks. By bumping the reset counter first, the woken | |
2721 | * processes will see a reset in progress and back off, | |
2722 | * releasing their locks and then wait for the reset completion. | |
2723 | * We must do this for _all_ gpu waiters that might hold locks | |
2724 | * that the reset work needs to acquire. | |
2725 | * | |
2726 | * Note: The wake_up also provides a memory barrier to ensure that the | |
2727 | * waiters see the updated value of the reset flags. | |
2728 | */ | |
2729 | i915_error_wake_up(dev_priv); | |
11ed50ec | 2730 | |
c033666a | 2731 | i915_reset_and_wakeup(dev_priv); |
8a905236 JB |
2732 | } |
2733 | ||
42f52ef8 KP |
2734 | /* Called from drm generic code, passed 'crtc' which |
2735 | * we use as a pipe index | |
2736 | */ | |
86e83e35 | 2737 | static int i8xx_enable_vblank(struct drm_device *dev, unsigned int pipe) |
0a3e67a4 | 2738 | { |
fac5e23e | 2739 | struct drm_i915_private *dev_priv = to_i915(dev); |
e9d21d7f | 2740 | unsigned long irqflags; |
71e0ffa5 | 2741 | |
1ec14ad3 | 2742 | spin_lock_irqsave(&dev_priv->irq_lock, irqflags); |
86e83e35 | 2743 | i915_enable_pipestat(dev_priv, pipe, PIPE_VBLANK_INTERRUPT_STATUS); |
1ec14ad3 | 2744 | spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags); |
8692d00e | 2745 | |
0a3e67a4 JB |
2746 | return 0; |
2747 | } | |
2748 | ||
86e83e35 | 2749 | static int i965_enable_vblank(struct drm_device *dev, unsigned int pipe) |
f796cf8f | 2750 | { |
fac5e23e | 2751 | struct drm_i915_private *dev_priv = to_i915(dev); |
f796cf8f JB |
2752 | unsigned long irqflags; |
2753 | ||
f796cf8f | 2754 | spin_lock_irqsave(&dev_priv->irq_lock, irqflags); |
86e83e35 CW |
2755 | i915_enable_pipestat(dev_priv, pipe, |
2756 | PIPE_START_VBLANK_INTERRUPT_STATUS); | |
b1f14ad0 JB |
2757 | spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags); |
2758 | ||
2759 | return 0; | |
2760 | } | |
2761 | ||
86e83e35 | 2762 | static int ironlake_enable_vblank(struct drm_device *dev, unsigned int pipe) |
7e231dbe | 2763 | { |
fac5e23e | 2764 | struct drm_i915_private *dev_priv = to_i915(dev); |
7e231dbe | 2765 | unsigned long irqflags; |
55b8f2a7 | 2766 | uint32_t bit = INTEL_GEN(dev_priv) >= 7 ? |
86e83e35 | 2767 | DE_PIPE_VBLANK_IVB(pipe) : DE_PIPE_VBLANK(pipe); |
7e231dbe | 2768 | |
7e231dbe | 2769 | spin_lock_irqsave(&dev_priv->irq_lock, irqflags); |
86e83e35 | 2770 | ilk_enable_display_irq(dev_priv, bit); |
7e231dbe JB |
2771 | spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags); |
2772 | ||
2773 | return 0; | |
2774 | } | |
2775 | ||
88e72717 | 2776 | static int gen8_enable_vblank(struct drm_device *dev, unsigned int pipe) |
abd58f01 | 2777 | { |
fac5e23e | 2778 | struct drm_i915_private *dev_priv = to_i915(dev); |
abd58f01 | 2779 | unsigned long irqflags; |
abd58f01 | 2780 | |
abd58f01 | 2781 | spin_lock_irqsave(&dev_priv->irq_lock, irqflags); |
013d3752 | 2782 | bdw_enable_pipe_irq(dev_priv, pipe, GEN8_PIPE_VBLANK); |
abd58f01 | 2783 | spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags); |
013d3752 | 2784 | |
abd58f01 BW |
2785 | return 0; |
2786 | } | |
2787 | ||
42f52ef8 KP |
2788 | /* Called from drm generic code, passed 'crtc' which |
2789 | * we use as a pipe index | |
2790 | */ | |
86e83e35 | 2791 | static void i8xx_disable_vblank(struct drm_device *dev, unsigned int pipe) |
0a3e67a4 | 2792 | { |
fac5e23e | 2793 | struct drm_i915_private *dev_priv = to_i915(dev); |
e9d21d7f | 2794 | unsigned long irqflags; |
0a3e67a4 | 2795 | |
1ec14ad3 | 2796 | spin_lock_irqsave(&dev_priv->irq_lock, irqflags); |
86e83e35 | 2797 | i915_disable_pipestat(dev_priv, pipe, PIPE_VBLANK_INTERRUPT_STATUS); |
f796cf8f JB |
2798 | spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags); |
2799 | } | |
2800 | ||
86e83e35 | 2801 | static void i965_disable_vblank(struct drm_device *dev, unsigned int pipe) |
f796cf8f | 2802 | { |
fac5e23e | 2803 | struct drm_i915_private *dev_priv = to_i915(dev); |
f796cf8f JB |
2804 | unsigned long irqflags; |
2805 | ||
2806 | spin_lock_irqsave(&dev_priv->irq_lock, irqflags); | |
86e83e35 CW |
2807 | i915_disable_pipestat(dev_priv, pipe, |
2808 | PIPE_START_VBLANK_INTERRUPT_STATUS); | |
b1f14ad0 JB |
2809 | spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags); |
2810 | } | |
2811 | ||
86e83e35 | 2812 | static void ironlake_disable_vblank(struct drm_device *dev, unsigned int pipe) |
7e231dbe | 2813 | { |
fac5e23e | 2814 | struct drm_i915_private *dev_priv = to_i915(dev); |
7e231dbe | 2815 | unsigned long irqflags; |
55b8f2a7 | 2816 | uint32_t bit = INTEL_GEN(dev_priv) >= 7 ? |
86e83e35 | 2817 | DE_PIPE_VBLANK_IVB(pipe) : DE_PIPE_VBLANK(pipe); |
7e231dbe JB |
2818 | |
2819 | spin_lock_irqsave(&dev_priv->irq_lock, irqflags); | |
86e83e35 | 2820 | ilk_disable_display_irq(dev_priv, bit); |
7e231dbe JB |
2821 | spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags); |
2822 | } | |
2823 | ||
88e72717 | 2824 | static void gen8_disable_vblank(struct drm_device *dev, unsigned int pipe) |
abd58f01 | 2825 | { |
fac5e23e | 2826 | struct drm_i915_private *dev_priv = to_i915(dev); |
abd58f01 | 2827 | unsigned long irqflags; |
abd58f01 | 2828 | |
abd58f01 | 2829 | spin_lock_irqsave(&dev_priv->irq_lock, irqflags); |
013d3752 | 2830 | bdw_disable_pipe_irq(dev_priv, pipe, GEN8_PIPE_VBLANK); |
abd58f01 BW |
2831 | spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags); |
2832 | } | |
2833 | ||
b243f530 | 2834 | static void ibx_irq_reset(struct drm_i915_private *dev_priv) |
91738a95 | 2835 | { |
6e266956 | 2836 | if (HAS_PCH_NOP(dev_priv)) |
91738a95 PZ |
2837 | return; |
2838 | ||
f86f3fb0 | 2839 | GEN5_IRQ_RESET(SDE); |
105b122e | 2840 | |
6e266956 | 2841 | if (HAS_PCH_CPT(dev_priv) || HAS_PCH_LPT(dev_priv)) |
105b122e | 2842 | I915_WRITE(SERR_INT, 0xffffffff); |
622364b6 | 2843 | } |
105b122e | 2844 | |
622364b6 PZ |
2845 | /* |
2846 | * SDEIER is also touched by the interrupt handler to work around missed PCH | |
2847 | * interrupts. Hence we can't update it after the interrupt handler is enabled - | |
2848 | * instead we unconditionally enable all PCH interrupt sources here, but then | |
2849 | * only unmask them as needed with SDEIMR. | |
2850 | * | |
2851 | * This function needs to be called before interrupts are enabled. | |
2852 | */ | |
2853 | static void ibx_irq_pre_postinstall(struct drm_device *dev) | |
2854 | { | |
fac5e23e | 2855 | struct drm_i915_private *dev_priv = to_i915(dev); |
622364b6 | 2856 | |
6e266956 | 2857 | if (HAS_PCH_NOP(dev_priv)) |
622364b6 PZ |
2858 | return; |
2859 | ||
2860 | WARN_ON(I915_READ(SDEIER) != 0); | |
91738a95 PZ |
2861 | I915_WRITE(SDEIER, 0xffffffff); |
2862 | POSTING_READ(SDEIER); | |
2863 | } | |
2864 | ||
b243f530 | 2865 | static void gen5_gt_irq_reset(struct drm_i915_private *dev_priv) |
d18ea1b5 | 2866 | { |
f86f3fb0 | 2867 | GEN5_IRQ_RESET(GT); |
b243f530 | 2868 | if (INTEL_GEN(dev_priv) >= 6) |
f86f3fb0 | 2869 | GEN5_IRQ_RESET(GEN6_PM); |
d18ea1b5 DV |
2870 | } |
2871 | ||
70591a41 VS |
2872 | static void vlv_display_irq_reset(struct drm_i915_private *dev_priv) |
2873 | { | |
2874 | enum pipe pipe; | |
2875 | ||
71b8b41d VS |
2876 | if (IS_CHERRYVIEW(dev_priv)) |
2877 | I915_WRITE(DPINVGTT, DPINVGTT_STATUS_MASK_CHV); | |
2878 | else | |
2879 | I915_WRITE(DPINVGTT, DPINVGTT_STATUS_MASK); | |
2880 | ||
ad22d106 | 2881 | i915_hotplug_interrupt_update_locked(dev_priv, 0xffffffff, 0); |
70591a41 VS |
2882 | I915_WRITE(PORT_HOTPLUG_STAT, I915_READ(PORT_HOTPLUG_STAT)); |
2883 | ||
ad22d106 VS |
2884 | for_each_pipe(dev_priv, pipe) { |
2885 | I915_WRITE(PIPESTAT(pipe), | |
2886 | PIPE_FIFO_UNDERRUN_STATUS | | |
2887 | PIPESTAT_INT_STATUS_MASK); | |
2888 | dev_priv->pipestat_irq_mask[pipe] = 0; | |
2889 | } | |
70591a41 VS |
2890 | |
2891 | GEN5_IRQ_RESET(VLV_); | |
ad22d106 | 2892 | dev_priv->irq_mask = ~0; |
70591a41 VS |
2893 | } |
2894 | ||
8bb61306 VS |
2895 | static void vlv_display_irq_postinstall(struct drm_i915_private *dev_priv) |
2896 | { | |
2897 | u32 pipestat_mask; | |
9ab981f2 | 2898 | u32 enable_mask; |
8bb61306 VS |
2899 | enum pipe pipe; |
2900 | ||
8bb61306 VS |
2901 | pipestat_mask = PLANE_FLIP_DONE_INT_STATUS_VLV | |
2902 | PIPE_CRC_DONE_INTERRUPT_STATUS; | |
2903 | ||
2904 | i915_enable_pipestat(dev_priv, PIPE_A, PIPE_GMBUS_INTERRUPT_STATUS); | |
2905 | for_each_pipe(dev_priv, pipe) | |
2906 | i915_enable_pipestat(dev_priv, pipe, pipestat_mask); | |
2907 | ||
9ab981f2 VS |
2908 | enable_mask = I915_DISPLAY_PORT_INTERRUPT | |
2909 | I915_DISPLAY_PIPE_A_EVENT_INTERRUPT | | |
2910 | I915_DISPLAY_PIPE_B_EVENT_INTERRUPT; | |
8bb61306 | 2911 | if (IS_CHERRYVIEW(dev_priv)) |
9ab981f2 | 2912 | enable_mask |= I915_DISPLAY_PIPE_C_EVENT_INTERRUPT; |
6b7eafc1 VS |
2913 | |
2914 | WARN_ON(dev_priv->irq_mask != ~0); | |
2915 | ||
9ab981f2 VS |
2916 | dev_priv->irq_mask = ~enable_mask; |
2917 | ||
2918 | GEN5_IRQ_INIT(VLV_, dev_priv->irq_mask, enable_mask); | |
8bb61306 VS |
2919 | } |
2920 | ||
2921 | /* drm_dma.h hooks | |
2922 | */ | |
2923 | static void ironlake_irq_reset(struct drm_device *dev) | |
2924 | { | |
fac5e23e | 2925 | struct drm_i915_private *dev_priv = to_i915(dev); |
8bb61306 VS |
2926 | |
2927 | I915_WRITE(HWSTAM, 0xffffffff); | |
2928 | ||
2929 | GEN5_IRQ_RESET(DE); | |
5db94019 | 2930 | if (IS_GEN7(dev_priv)) |
8bb61306 VS |
2931 | I915_WRITE(GEN7_ERR_INT, 0xffffffff); |
2932 | ||
b243f530 | 2933 | gen5_gt_irq_reset(dev_priv); |
8bb61306 | 2934 | |
b243f530 | 2935 | ibx_irq_reset(dev_priv); |
8bb61306 VS |
2936 | } |
2937 | ||
7e231dbe JB |
2938 | static void valleyview_irq_preinstall(struct drm_device *dev) |
2939 | { | |
fac5e23e | 2940 | struct drm_i915_private *dev_priv = to_i915(dev); |
7e231dbe | 2941 | |
34c7b8a7 VS |
2942 | I915_WRITE(VLV_MASTER_IER, 0); |
2943 | POSTING_READ(VLV_MASTER_IER); | |
2944 | ||
b243f530 | 2945 | gen5_gt_irq_reset(dev_priv); |
7e231dbe | 2946 | |
ad22d106 | 2947 | spin_lock_irq(&dev_priv->irq_lock); |
9918271e VS |
2948 | if (dev_priv->display_irqs_enabled) |
2949 | vlv_display_irq_reset(dev_priv); | |
ad22d106 | 2950 | spin_unlock_irq(&dev_priv->irq_lock); |
7e231dbe JB |
2951 | } |
2952 | ||
d6e3cca3 DV |
2953 | static void gen8_gt_irq_reset(struct drm_i915_private *dev_priv) |
2954 | { | |
2955 | GEN8_IRQ_RESET_NDX(GT, 0); | |
2956 | GEN8_IRQ_RESET_NDX(GT, 1); | |
2957 | GEN8_IRQ_RESET_NDX(GT, 2); | |
2958 | GEN8_IRQ_RESET_NDX(GT, 3); | |
2959 | } | |
2960 | ||
823f6b38 | 2961 | static void gen8_irq_reset(struct drm_device *dev) |
abd58f01 | 2962 | { |
fac5e23e | 2963 | struct drm_i915_private *dev_priv = to_i915(dev); |
abd58f01 BW |
2964 | int pipe; |
2965 | ||
abd58f01 BW |
2966 | I915_WRITE(GEN8_MASTER_IRQ, 0); |
2967 | POSTING_READ(GEN8_MASTER_IRQ); | |
2968 | ||
d6e3cca3 | 2969 | gen8_gt_irq_reset(dev_priv); |
abd58f01 | 2970 | |
055e393f | 2971 | for_each_pipe(dev_priv, pipe) |
f458ebbc DV |
2972 | if (intel_display_power_is_enabled(dev_priv, |
2973 | POWER_DOMAIN_PIPE(pipe))) | |
813bde43 | 2974 | GEN8_IRQ_RESET_NDX(DE_PIPE, pipe); |
abd58f01 | 2975 | |
f86f3fb0 PZ |
2976 | GEN5_IRQ_RESET(GEN8_DE_PORT_); |
2977 | GEN5_IRQ_RESET(GEN8_DE_MISC_); | |
2978 | GEN5_IRQ_RESET(GEN8_PCU_); | |
abd58f01 | 2979 | |
6e266956 | 2980 | if (HAS_PCH_SPLIT(dev_priv)) |
b243f530 | 2981 | ibx_irq_reset(dev_priv); |
abd58f01 | 2982 | } |
09f2344d | 2983 | |
4c6c03be DL |
2984 | void gen8_irq_power_well_post_enable(struct drm_i915_private *dev_priv, |
2985 | unsigned int pipe_mask) | |
d49bdb0e | 2986 | { |
1180e206 | 2987 | uint32_t extra_ier = GEN8_PIPE_VBLANK | GEN8_PIPE_FIFO_UNDERRUN; |
6831f3e3 | 2988 | enum pipe pipe; |
d49bdb0e | 2989 | |
13321786 | 2990 | spin_lock_irq(&dev_priv->irq_lock); |
6831f3e3 VS |
2991 | for_each_pipe_masked(dev_priv, pipe, pipe_mask) |
2992 | GEN8_IRQ_INIT_NDX(DE_PIPE, pipe, | |
2993 | dev_priv->de_irq_mask[pipe], | |
2994 | ~dev_priv->de_irq_mask[pipe] | extra_ier); | |
13321786 | 2995 | spin_unlock_irq(&dev_priv->irq_lock); |
d49bdb0e PZ |
2996 | } |
2997 | ||
aae8ba84 VS |
2998 | void gen8_irq_power_well_pre_disable(struct drm_i915_private *dev_priv, |
2999 | unsigned int pipe_mask) | |
3000 | { | |
6831f3e3 VS |
3001 | enum pipe pipe; |
3002 | ||
aae8ba84 | 3003 | spin_lock_irq(&dev_priv->irq_lock); |
6831f3e3 VS |
3004 | for_each_pipe_masked(dev_priv, pipe, pipe_mask) |
3005 | GEN8_IRQ_RESET_NDX(DE_PIPE, pipe); | |
aae8ba84 VS |
3006 | spin_unlock_irq(&dev_priv->irq_lock); |
3007 | ||
3008 | /* make sure we're done processing display irqs */ | |
91c8a326 | 3009 | synchronize_irq(dev_priv->drm.irq); |
aae8ba84 VS |
3010 | } |
3011 | ||
43f328d7 VS |
3012 | static void cherryview_irq_preinstall(struct drm_device *dev) |
3013 | { | |
fac5e23e | 3014 | struct drm_i915_private *dev_priv = to_i915(dev); |
43f328d7 VS |
3015 | |
3016 | I915_WRITE(GEN8_MASTER_IRQ, 0); | |
3017 | POSTING_READ(GEN8_MASTER_IRQ); | |
3018 | ||
d6e3cca3 | 3019 | gen8_gt_irq_reset(dev_priv); |
43f328d7 VS |
3020 | |
3021 | GEN5_IRQ_RESET(GEN8_PCU_); | |
3022 | ||
ad22d106 | 3023 | spin_lock_irq(&dev_priv->irq_lock); |
9918271e VS |
3024 | if (dev_priv->display_irqs_enabled) |
3025 | vlv_display_irq_reset(dev_priv); | |
ad22d106 | 3026 | spin_unlock_irq(&dev_priv->irq_lock); |
43f328d7 VS |
3027 | } |
3028 | ||
91d14251 | 3029 | static u32 intel_hpd_enabled_irqs(struct drm_i915_private *dev_priv, |
87a02106 VS |
3030 | const u32 hpd[HPD_NUM_PINS]) |
3031 | { | |
87a02106 VS |
3032 | struct intel_encoder *encoder; |
3033 | u32 enabled_irqs = 0; | |
3034 | ||
91c8a326 | 3035 | for_each_intel_encoder(&dev_priv->drm, encoder) |
87a02106 VS |
3036 | if (dev_priv->hotplug.stats[encoder->hpd_pin].state == HPD_ENABLED) |
3037 | enabled_irqs |= hpd[encoder->hpd_pin]; | |
3038 | ||
3039 | return enabled_irqs; | |
3040 | } | |
3041 | ||
91d14251 | 3042 | static void ibx_hpd_irq_setup(struct drm_i915_private *dev_priv) |
7fe0b973 | 3043 | { |
87a02106 | 3044 | u32 hotplug_irqs, hotplug, enabled_irqs; |
82a28bcf | 3045 | |
91d14251 | 3046 | if (HAS_PCH_IBX(dev_priv)) { |
fee884ed | 3047 | hotplug_irqs = SDE_HOTPLUG_MASK; |
91d14251 | 3048 | enabled_irqs = intel_hpd_enabled_irqs(dev_priv, hpd_ibx); |
82a28bcf | 3049 | } else { |
fee884ed | 3050 | hotplug_irqs = SDE_HOTPLUG_MASK_CPT; |
91d14251 | 3051 | enabled_irqs = intel_hpd_enabled_irqs(dev_priv, hpd_cpt); |
82a28bcf | 3052 | } |
7fe0b973 | 3053 | |
fee884ed | 3054 | ibx_display_interrupt_update(dev_priv, hotplug_irqs, enabled_irqs); |
82a28bcf DV |
3055 | |
3056 | /* | |
3057 | * Enable digital hotplug on the PCH, and configure the DP short pulse | |
6dbf30ce VS |
3058 | * duration to 2ms (which is the minimum in the Display Port spec). |
3059 | * The pulse duration bits are reserved on LPT+. | |
82a28bcf | 3060 | */ |
7fe0b973 KP |
3061 | hotplug = I915_READ(PCH_PORT_HOTPLUG); |
3062 | hotplug &= ~(PORTD_PULSE_DURATION_MASK|PORTC_PULSE_DURATION_MASK|PORTB_PULSE_DURATION_MASK); | |
3063 | hotplug |= PORTD_HOTPLUG_ENABLE | PORTD_PULSE_DURATION_2ms; | |
3064 | hotplug |= PORTC_HOTPLUG_ENABLE | PORTC_PULSE_DURATION_2ms; | |
3065 | hotplug |= PORTB_HOTPLUG_ENABLE | PORTB_PULSE_DURATION_2ms; | |
0b2eb33e VS |
3066 | /* |
3067 | * When CPU and PCH are on the same package, port A | |
3068 | * HPD must be enabled in both north and south. | |
3069 | */ | |
91d14251 | 3070 | if (HAS_PCH_LPT_LP(dev_priv)) |
0b2eb33e | 3071 | hotplug |= PORTA_HOTPLUG_ENABLE; |
7fe0b973 | 3072 | I915_WRITE(PCH_PORT_HOTPLUG, hotplug); |
6dbf30ce | 3073 | } |
26951caf | 3074 | |
207ebbb5 | 3075 | static void spt_hpd_detection_setup(struct drm_i915_private *dev_priv) |
6dbf30ce | 3076 | { |
207ebbb5 | 3077 | u32 hotplug; |
6dbf30ce VS |
3078 | |
3079 | /* Enable digital hotplug on the PCH */ | |
3080 | hotplug = I915_READ(PCH_PORT_HOTPLUG); | |
207ebbb5 ID |
3081 | hotplug |= PORTA_HOTPLUG_ENABLE | |
3082 | PORTB_HOTPLUG_ENABLE | | |
3083 | PORTC_HOTPLUG_ENABLE | | |
3084 | PORTD_HOTPLUG_ENABLE; | |
6dbf30ce VS |
3085 | I915_WRITE(PCH_PORT_HOTPLUG, hotplug); |
3086 | ||
3087 | hotplug = I915_READ(PCH_PORT_HOTPLUG2); | |
3088 | hotplug |= PORTE_HOTPLUG_ENABLE; | |
3089 | I915_WRITE(PCH_PORT_HOTPLUG2, hotplug); | |
7fe0b973 KP |
3090 | } |
3091 | ||
207ebbb5 ID |
3092 | static void spt_hpd_irq_setup(struct drm_i915_private *dev_priv) |
3093 | { | |
3094 | u32 hotplug_irqs, enabled_irqs; | |
3095 | ||
3096 | hotplug_irqs = SDE_HOTPLUG_MASK_SPT; | |
3097 | enabled_irqs = intel_hpd_enabled_irqs(dev_priv, hpd_spt); | |
3098 | ||
3099 | ibx_display_interrupt_update(dev_priv, hotplug_irqs, enabled_irqs); | |
3100 | ||
3101 | spt_hpd_detection_setup(dev_priv); | |
3102 | } | |
3103 | ||
91d14251 | 3104 | static void ilk_hpd_irq_setup(struct drm_i915_private *dev_priv) |
e4ce95aa | 3105 | { |
e4ce95aa VS |
3106 | u32 hotplug_irqs, hotplug, enabled_irqs; |
3107 | ||
91d14251 | 3108 | if (INTEL_GEN(dev_priv) >= 8) { |
3a3b3c7d | 3109 | hotplug_irqs = GEN8_PORT_DP_A_HOTPLUG; |
91d14251 | 3110 | enabled_irqs = intel_hpd_enabled_irqs(dev_priv, hpd_bdw); |
3a3b3c7d VS |
3111 | |
3112 | bdw_update_port_irq(dev_priv, hotplug_irqs, enabled_irqs); | |
91d14251 | 3113 | } else if (INTEL_GEN(dev_priv) >= 7) { |
23bb4cb5 | 3114 | hotplug_irqs = DE_DP_A_HOTPLUG_IVB; |
91d14251 | 3115 | enabled_irqs = intel_hpd_enabled_irqs(dev_priv, hpd_ivb); |
3a3b3c7d VS |
3116 | |
3117 | ilk_update_display_irq(dev_priv, hotplug_irqs, enabled_irqs); | |
23bb4cb5 VS |
3118 | } else { |
3119 | hotplug_irqs = DE_DP_A_HOTPLUG; | |
91d14251 | 3120 | enabled_irqs = intel_hpd_enabled_irqs(dev_priv, hpd_ilk); |
e4ce95aa | 3121 | |
3a3b3c7d VS |
3122 | ilk_update_display_irq(dev_priv, hotplug_irqs, enabled_irqs); |
3123 | } | |
e4ce95aa VS |
3124 | |
3125 | /* | |
3126 | * Enable digital hotplug on the CPU, and configure the DP short pulse | |
3127 | * duration to 2ms (which is the minimum in the Display Port spec) | |
23bb4cb5 | 3128 | * The pulse duration bits are reserved on HSW+. |
e4ce95aa VS |
3129 | */ |
3130 | hotplug = I915_READ(DIGITAL_PORT_HOTPLUG_CNTRL); | |
3131 | hotplug &= ~DIGITAL_PORTA_PULSE_DURATION_MASK; | |
3132 | hotplug |= DIGITAL_PORTA_HOTPLUG_ENABLE | DIGITAL_PORTA_PULSE_DURATION_2ms; | |
3133 | I915_WRITE(DIGITAL_PORT_HOTPLUG_CNTRL, hotplug); | |
3134 | ||
91d14251 | 3135 | ibx_hpd_irq_setup(dev_priv); |
e4ce95aa VS |
3136 | } |
3137 | ||
207ebbb5 ID |
3138 | static void __bxt_hpd_detection_setup(struct drm_i915_private *dev_priv, |
3139 | u32 enabled_irqs) | |
e0a20ad7 | 3140 | { |
207ebbb5 | 3141 | u32 hotplug; |
e0a20ad7 | 3142 | |
a52bb15b | 3143 | hotplug = I915_READ(PCH_PORT_HOTPLUG); |
207ebbb5 ID |
3144 | hotplug |= PORTA_HOTPLUG_ENABLE | |
3145 | PORTB_HOTPLUG_ENABLE | | |
3146 | PORTC_HOTPLUG_ENABLE; | |
d252bf68 SS |
3147 | |
3148 | DRM_DEBUG_KMS("Invert bit setting: hp_ctl:%x hp_port:%x\n", | |
3149 | hotplug, enabled_irqs); | |
3150 | hotplug &= ~BXT_DDI_HPD_INVERT_MASK; | |
3151 | ||
3152 | /* | |
3153 | * For BXT invert bit has to be set based on AOB design | |
3154 | * for HPD detection logic, update it based on VBT fields. | |
3155 | */ | |
d252bf68 SS |
3156 | if ((enabled_irqs & BXT_DE_PORT_HP_DDIA) && |
3157 | intel_bios_is_port_hpd_inverted(dev_priv, PORT_A)) | |
3158 | hotplug |= BXT_DDIA_HPD_INVERT; | |
3159 | if ((enabled_irqs & BXT_DE_PORT_HP_DDIB) && | |
3160 | intel_bios_is_port_hpd_inverted(dev_priv, PORT_B)) | |
3161 | hotplug |= BXT_DDIB_HPD_INVERT; | |
3162 | if ((enabled_irqs & BXT_DE_PORT_HP_DDIC) && | |
3163 | intel_bios_is_port_hpd_inverted(dev_priv, PORT_C)) | |
3164 | hotplug |= BXT_DDIC_HPD_INVERT; | |
3165 | ||
a52bb15b | 3166 | I915_WRITE(PCH_PORT_HOTPLUG, hotplug); |
e0a20ad7 SS |
3167 | } |
3168 | ||
207ebbb5 ID |
3169 | static void bxt_hpd_detection_setup(struct drm_i915_private *dev_priv) |
3170 | { | |
3171 | __bxt_hpd_detection_setup(dev_priv, BXT_DE_PORT_HOTPLUG_MASK); | |
3172 | } | |
3173 | ||
3174 | static void bxt_hpd_irq_setup(struct drm_i915_private *dev_priv) | |
3175 | { | |
3176 | u32 hotplug_irqs, enabled_irqs; | |
3177 | ||
3178 | enabled_irqs = intel_hpd_enabled_irqs(dev_priv, hpd_bxt); | |
3179 | hotplug_irqs = BXT_DE_PORT_HOTPLUG_MASK; | |
3180 | ||
3181 | bdw_update_port_irq(dev_priv, hotplug_irqs, enabled_irqs); | |
3182 | ||
3183 | __bxt_hpd_detection_setup(dev_priv, enabled_irqs); | |
3184 | } | |
3185 | ||
d46da437 PZ |
3186 | static void ibx_irq_postinstall(struct drm_device *dev) |
3187 | { | |
fac5e23e | 3188 | struct drm_i915_private *dev_priv = to_i915(dev); |
82a28bcf | 3189 | u32 mask; |
e5868a31 | 3190 | |
6e266956 | 3191 | if (HAS_PCH_NOP(dev_priv)) |
692a04cf DV |
3192 | return; |
3193 | ||
6e266956 | 3194 | if (HAS_PCH_IBX(dev_priv)) |
5c673b60 | 3195 | mask = SDE_GMBUS | SDE_AUX_MASK | SDE_POISON; |
105b122e | 3196 | else |
5c673b60 | 3197 | mask = SDE_GMBUS_CPT | SDE_AUX_MASK_CPT; |
8664281b | 3198 | |
b51a2842 | 3199 | gen5_assert_iir_is_zero(dev_priv, SDEIIR); |
d46da437 | 3200 | I915_WRITE(SDEIMR, ~mask); |
207ebbb5 ID |
3201 | |
3202 | if (HAS_PCH_IBX(dev_priv) || HAS_PCH_CPT(dev_priv) || | |
3203 | HAS_PCH_LPT(dev_priv)) | |
3204 | ; /* TODO: Enable HPD detection on older PCH platforms too */ | |
3205 | else | |
3206 | spt_hpd_detection_setup(dev_priv); | |
d46da437 PZ |
3207 | } |
3208 | ||
0a9a8c91 DV |
3209 | static void gen5_gt_irq_postinstall(struct drm_device *dev) |
3210 | { | |
fac5e23e | 3211 | struct drm_i915_private *dev_priv = to_i915(dev); |
0a9a8c91 DV |
3212 | u32 pm_irqs, gt_irqs; |
3213 | ||
3214 | pm_irqs = gt_irqs = 0; | |
3215 | ||
3216 | dev_priv->gt_irq_mask = ~0; | |
3c9192bc | 3217 | if (HAS_L3_DPF(dev_priv)) { |
0a9a8c91 | 3218 | /* L3 parity interrupt is always unmasked. */ |
772c2a51 TU |
3219 | dev_priv->gt_irq_mask = ~GT_PARITY_ERROR(dev_priv); |
3220 | gt_irqs |= GT_PARITY_ERROR(dev_priv); | |
0a9a8c91 DV |
3221 | } |
3222 | ||
3223 | gt_irqs |= GT_RENDER_USER_INTERRUPT; | |
5db94019 | 3224 | if (IS_GEN5(dev_priv)) { |
f8973c21 | 3225 | gt_irqs |= ILK_BSD_USER_INTERRUPT; |
0a9a8c91 DV |
3226 | } else { |
3227 | gt_irqs |= GT_BLT_USER_INTERRUPT | GT_BSD_USER_INTERRUPT; | |
3228 | } | |
3229 | ||
35079899 | 3230 | GEN5_IRQ_INIT(GT, dev_priv->gt_irq_mask, gt_irqs); |
0a9a8c91 | 3231 | |
b243f530 | 3232 | if (INTEL_GEN(dev_priv) >= 6) { |
78e68d36 ID |
3233 | /* |
3234 | * RPS interrupts will get enabled/disabled on demand when RPS | |
3235 | * itself is enabled/disabled. | |
3236 | */ | |
f4e9af4f | 3237 | if (HAS_VEBOX(dev_priv)) { |
0a9a8c91 | 3238 | pm_irqs |= PM_VEBOX_USER_INTERRUPT; |
f4e9af4f AG |
3239 | dev_priv->pm_ier |= PM_VEBOX_USER_INTERRUPT; |
3240 | } | |
0a9a8c91 | 3241 | |
f4e9af4f AG |
3242 | dev_priv->pm_imr = 0xffffffff; |
3243 | GEN5_IRQ_INIT(GEN6_PM, dev_priv->pm_imr, pm_irqs); | |
0a9a8c91 DV |
3244 | } |
3245 | } | |
3246 | ||
f71d4af4 | 3247 | static int ironlake_irq_postinstall(struct drm_device *dev) |
036a4a7d | 3248 | { |
fac5e23e | 3249 | struct drm_i915_private *dev_priv = to_i915(dev); |
8e76f8dc PZ |
3250 | u32 display_mask, extra_mask; |
3251 | ||
b243f530 | 3252 | if (INTEL_GEN(dev_priv) >= 7) { |
8e76f8dc PZ |
3253 | display_mask = (DE_MASTER_IRQ_CONTROL | DE_GSE_IVB | |
3254 | DE_PCH_EVENT_IVB | DE_PLANEC_FLIP_DONE_IVB | | |
3255 | DE_PLANEB_FLIP_DONE_IVB | | |
5c673b60 | 3256 | DE_PLANEA_FLIP_DONE_IVB | DE_AUX_CHANNEL_A_IVB); |
8e76f8dc | 3257 | extra_mask = (DE_PIPEC_VBLANK_IVB | DE_PIPEB_VBLANK_IVB | |
23bb4cb5 VS |
3258 | DE_PIPEA_VBLANK_IVB | DE_ERR_INT_IVB | |
3259 | DE_DP_A_HOTPLUG_IVB); | |
8e76f8dc PZ |
3260 | } else { |
3261 | display_mask = (DE_MASTER_IRQ_CONTROL | DE_GSE | DE_PCH_EVENT | | |
3262 | DE_PLANEA_FLIP_DONE | DE_PLANEB_FLIP_DONE | | |
5b3a856b | 3263 | DE_AUX_CHANNEL_A | |
5b3a856b DV |
3264 | DE_PIPEB_CRC_DONE | DE_PIPEA_CRC_DONE | |
3265 | DE_POISON); | |
e4ce95aa VS |
3266 | extra_mask = (DE_PIPEA_VBLANK | DE_PIPEB_VBLANK | DE_PCU_EVENT | |
3267 | DE_PIPEB_FIFO_UNDERRUN | DE_PIPEA_FIFO_UNDERRUN | | |
3268 | DE_DP_A_HOTPLUG); | |
8e76f8dc | 3269 | } |
036a4a7d | 3270 | |
1ec14ad3 | 3271 | dev_priv->irq_mask = ~display_mask; |
036a4a7d | 3272 | |
0c841212 PZ |
3273 | I915_WRITE(HWSTAM, 0xeffe); |
3274 | ||
622364b6 PZ |
3275 | ibx_irq_pre_postinstall(dev); |
3276 | ||
35079899 | 3277 | GEN5_IRQ_INIT(DE, dev_priv->irq_mask, display_mask | extra_mask); |
036a4a7d | 3278 | |
0a9a8c91 | 3279 | gen5_gt_irq_postinstall(dev); |
036a4a7d | 3280 | |
d46da437 | 3281 | ibx_irq_postinstall(dev); |
7fe0b973 | 3282 | |
50a0bc90 | 3283 | if (IS_IRONLAKE_M(dev_priv)) { |
6005ce42 DV |
3284 | /* Enable PCU event interrupts |
3285 | * | |
3286 | * spinlocking not required here for correctness since interrupt | |
4bc9d430 DV |
3287 | * setup is guaranteed to run in single-threaded context. But we |
3288 | * need it to make the assert_spin_locked happy. */ | |
d6207435 | 3289 | spin_lock_irq(&dev_priv->irq_lock); |
fbdedaea | 3290 | ilk_enable_display_irq(dev_priv, DE_PCU_EVENT); |
d6207435 | 3291 | spin_unlock_irq(&dev_priv->irq_lock); |
f97108d1 JB |
3292 | } |
3293 | ||
036a4a7d ZW |
3294 | return 0; |
3295 | } | |
3296 | ||
f8b79e58 ID |
3297 | void valleyview_enable_display_irqs(struct drm_i915_private *dev_priv) |
3298 | { | |
3299 | assert_spin_locked(&dev_priv->irq_lock); | |
3300 | ||
3301 | if (dev_priv->display_irqs_enabled) | |
3302 | return; | |
3303 | ||
3304 | dev_priv->display_irqs_enabled = true; | |
3305 | ||
d6c69803 VS |
3306 | if (intel_irqs_enabled(dev_priv)) { |
3307 | vlv_display_irq_reset(dev_priv); | |
ad22d106 | 3308 | vlv_display_irq_postinstall(dev_priv); |
d6c69803 | 3309 | } |
f8b79e58 ID |
3310 | } |
3311 | ||
3312 | void valleyview_disable_display_irqs(struct drm_i915_private *dev_priv) | |
3313 | { | |
3314 | assert_spin_locked(&dev_priv->irq_lock); | |
3315 | ||
3316 | if (!dev_priv->display_irqs_enabled) | |
3317 | return; | |
3318 | ||
3319 | dev_priv->display_irqs_enabled = false; | |
3320 | ||
950eabaf | 3321 | if (intel_irqs_enabled(dev_priv)) |
ad22d106 | 3322 | vlv_display_irq_reset(dev_priv); |
f8b79e58 ID |
3323 | } |
3324 | ||
0e6c9a9e VS |
3325 | |
3326 | static int valleyview_irq_postinstall(struct drm_device *dev) | |
3327 | { | |
fac5e23e | 3328 | struct drm_i915_private *dev_priv = to_i915(dev); |
0e6c9a9e | 3329 | |
0a9a8c91 | 3330 | gen5_gt_irq_postinstall(dev); |
7e231dbe | 3331 | |
ad22d106 | 3332 | spin_lock_irq(&dev_priv->irq_lock); |
9918271e VS |
3333 | if (dev_priv->display_irqs_enabled) |
3334 | vlv_display_irq_postinstall(dev_priv); | |
ad22d106 VS |
3335 | spin_unlock_irq(&dev_priv->irq_lock); |
3336 | ||
7e231dbe | 3337 | I915_WRITE(VLV_MASTER_IER, MASTER_INTERRUPT_ENABLE); |
34c7b8a7 | 3338 | POSTING_READ(VLV_MASTER_IER); |
20afbda2 DV |
3339 | |
3340 | return 0; | |
3341 | } | |
3342 | ||
abd58f01 BW |
3343 | static void gen8_gt_irq_postinstall(struct drm_i915_private *dev_priv) |
3344 | { | |
abd58f01 BW |
3345 | /* These are interrupts we'll toggle with the ring mask register */ |
3346 | uint32_t gt_interrupts[] = { | |
3347 | GT_RENDER_USER_INTERRUPT << GEN8_RCS_IRQ_SHIFT | | |
73d477f6 | 3348 | GT_CONTEXT_SWITCH_INTERRUPT << GEN8_RCS_IRQ_SHIFT | |
73d477f6 OM |
3349 | GT_RENDER_USER_INTERRUPT << GEN8_BCS_IRQ_SHIFT | |
3350 | GT_CONTEXT_SWITCH_INTERRUPT << GEN8_BCS_IRQ_SHIFT, | |
abd58f01 | 3351 | GT_RENDER_USER_INTERRUPT << GEN8_VCS1_IRQ_SHIFT | |
73d477f6 OM |
3352 | GT_CONTEXT_SWITCH_INTERRUPT << GEN8_VCS1_IRQ_SHIFT | |
3353 | GT_RENDER_USER_INTERRUPT << GEN8_VCS2_IRQ_SHIFT | | |
3354 | GT_CONTEXT_SWITCH_INTERRUPT << GEN8_VCS2_IRQ_SHIFT, | |
abd58f01 | 3355 | 0, |
73d477f6 OM |
3356 | GT_RENDER_USER_INTERRUPT << GEN8_VECS_IRQ_SHIFT | |
3357 | GT_CONTEXT_SWITCH_INTERRUPT << GEN8_VECS_IRQ_SHIFT | |
abd58f01 BW |
3358 | }; |
3359 | ||
98735739 TU |
3360 | if (HAS_L3_DPF(dev_priv)) |
3361 | gt_interrupts[0] |= GT_RENDER_L3_PARITY_ERROR_INTERRUPT; | |
3362 | ||
f4e9af4f AG |
3363 | dev_priv->pm_ier = 0x0; |
3364 | dev_priv->pm_imr = ~dev_priv->pm_ier; | |
9a2d2d87 D |
3365 | GEN8_IRQ_INIT_NDX(GT, 0, ~gt_interrupts[0], gt_interrupts[0]); |
3366 | GEN8_IRQ_INIT_NDX(GT, 1, ~gt_interrupts[1], gt_interrupts[1]); | |
78e68d36 ID |
3367 | /* |
3368 | * RPS interrupts will get enabled/disabled on demand when RPS itself | |
26705e20 | 3369 | * is enabled/disabled. Same wil be the case for GuC interrupts. |
78e68d36 | 3370 | */ |
f4e9af4f | 3371 | GEN8_IRQ_INIT_NDX(GT, 2, dev_priv->pm_imr, dev_priv->pm_ier); |
9a2d2d87 | 3372 | GEN8_IRQ_INIT_NDX(GT, 3, ~gt_interrupts[3], gt_interrupts[3]); |
abd58f01 BW |
3373 | } |
3374 | ||
3375 | static void gen8_de_irq_postinstall(struct drm_i915_private *dev_priv) | |
3376 | { | |
770de83d DL |
3377 | uint32_t de_pipe_masked = GEN8_PIPE_CDCLK_CRC_DONE; |
3378 | uint32_t de_pipe_enables; | |
3a3b3c7d VS |
3379 | u32 de_port_masked = GEN8_AUX_CHANNEL_A; |
3380 | u32 de_port_enables; | |
11825b0d | 3381 | u32 de_misc_masked = GEN8_DE_MISC_GSE; |
3a3b3c7d | 3382 | enum pipe pipe; |
770de83d | 3383 | |
b4834a50 | 3384 | if (INTEL_INFO(dev_priv)->gen >= 9) { |
770de83d DL |
3385 | de_pipe_masked |= GEN9_PIPE_PLANE1_FLIP_DONE | |
3386 | GEN9_DE_PIPE_IRQ_FAULT_ERRORS; | |
3a3b3c7d VS |
3387 | de_port_masked |= GEN9_AUX_CHANNEL_B | GEN9_AUX_CHANNEL_C | |
3388 | GEN9_AUX_CHANNEL_D; | |
9e63743e | 3389 | if (IS_BROXTON(dev_priv)) |
3a3b3c7d VS |
3390 | de_port_masked |= BXT_DE_PORT_GMBUS; |
3391 | } else { | |
770de83d DL |
3392 | de_pipe_masked |= GEN8_PIPE_PRIMARY_FLIP_DONE | |
3393 | GEN8_DE_PIPE_IRQ_FAULT_ERRORS; | |
3a3b3c7d | 3394 | } |
770de83d DL |
3395 | |
3396 | de_pipe_enables = de_pipe_masked | GEN8_PIPE_VBLANK | | |
3397 | GEN8_PIPE_FIFO_UNDERRUN; | |
3398 | ||
3a3b3c7d | 3399 | de_port_enables = de_port_masked; |
a52bb15b VS |
3400 | if (IS_BROXTON(dev_priv)) |
3401 | de_port_enables |= BXT_DE_PORT_HOTPLUG_MASK; | |
3402 | else if (IS_BROADWELL(dev_priv)) | |
3a3b3c7d VS |
3403 | de_port_enables |= GEN8_PORT_DP_A_HOTPLUG; |
3404 | ||
13b3a0a7 DV |
3405 | dev_priv->de_irq_mask[PIPE_A] = ~de_pipe_masked; |
3406 | dev_priv->de_irq_mask[PIPE_B] = ~de_pipe_masked; | |
3407 | dev_priv->de_irq_mask[PIPE_C] = ~de_pipe_masked; | |
abd58f01 | 3408 | |
055e393f | 3409 | for_each_pipe(dev_priv, pipe) |
f458ebbc | 3410 | if (intel_display_power_is_enabled(dev_priv, |
813bde43 PZ |
3411 | POWER_DOMAIN_PIPE(pipe))) |
3412 | GEN8_IRQ_INIT_NDX(DE_PIPE, pipe, | |
3413 | dev_priv->de_irq_mask[pipe], | |
3414 | de_pipe_enables); | |
abd58f01 | 3415 | |
3a3b3c7d | 3416 | GEN5_IRQ_INIT(GEN8_DE_PORT_, ~de_port_masked, de_port_enables); |
11825b0d | 3417 | GEN5_IRQ_INIT(GEN8_DE_MISC_, ~de_misc_masked, de_misc_masked); |
207ebbb5 ID |
3418 | |
3419 | if (IS_BROXTON(dev_priv)) | |
3420 | bxt_hpd_detection_setup(dev_priv); | |
abd58f01 BW |
3421 | } |
3422 | ||
3423 | static int gen8_irq_postinstall(struct drm_device *dev) | |
3424 | { | |
fac5e23e | 3425 | struct drm_i915_private *dev_priv = to_i915(dev); |
abd58f01 | 3426 | |
6e266956 | 3427 | if (HAS_PCH_SPLIT(dev_priv)) |
266ea3d9 | 3428 | ibx_irq_pre_postinstall(dev); |
622364b6 | 3429 | |
abd58f01 BW |
3430 | gen8_gt_irq_postinstall(dev_priv); |
3431 | gen8_de_irq_postinstall(dev_priv); | |
3432 | ||
6e266956 | 3433 | if (HAS_PCH_SPLIT(dev_priv)) |
266ea3d9 | 3434 | ibx_irq_postinstall(dev); |
abd58f01 | 3435 | |
e5328c43 | 3436 | I915_WRITE(GEN8_MASTER_IRQ, GEN8_MASTER_IRQ_CONTROL); |
abd58f01 BW |
3437 | POSTING_READ(GEN8_MASTER_IRQ); |
3438 | ||
3439 | return 0; | |
3440 | } | |
3441 | ||
43f328d7 VS |
3442 | static int cherryview_irq_postinstall(struct drm_device *dev) |
3443 | { | |
fac5e23e | 3444 | struct drm_i915_private *dev_priv = to_i915(dev); |
43f328d7 | 3445 | |
43f328d7 VS |
3446 | gen8_gt_irq_postinstall(dev_priv); |
3447 | ||
ad22d106 | 3448 | spin_lock_irq(&dev_priv->irq_lock); |
9918271e VS |
3449 | if (dev_priv->display_irqs_enabled) |
3450 | vlv_display_irq_postinstall(dev_priv); | |
ad22d106 VS |
3451 | spin_unlock_irq(&dev_priv->irq_lock); |
3452 | ||
e5328c43 | 3453 | I915_WRITE(GEN8_MASTER_IRQ, GEN8_MASTER_IRQ_CONTROL); |
43f328d7 VS |
3454 | POSTING_READ(GEN8_MASTER_IRQ); |
3455 | ||
3456 | return 0; | |
3457 | } | |
3458 | ||
abd58f01 BW |
3459 | static void gen8_irq_uninstall(struct drm_device *dev) |
3460 | { | |
fac5e23e | 3461 | struct drm_i915_private *dev_priv = to_i915(dev); |
abd58f01 BW |
3462 | |
3463 | if (!dev_priv) | |
3464 | return; | |
3465 | ||
823f6b38 | 3466 | gen8_irq_reset(dev); |
abd58f01 BW |
3467 | } |
3468 | ||
7e231dbe JB |
3469 | static void valleyview_irq_uninstall(struct drm_device *dev) |
3470 | { | |
fac5e23e | 3471 | struct drm_i915_private *dev_priv = to_i915(dev); |
7e231dbe JB |
3472 | |
3473 | if (!dev_priv) | |
3474 | return; | |
3475 | ||
843d0e7d | 3476 | I915_WRITE(VLV_MASTER_IER, 0); |
34c7b8a7 | 3477 | POSTING_READ(VLV_MASTER_IER); |
843d0e7d | 3478 | |
b243f530 | 3479 | gen5_gt_irq_reset(dev_priv); |
893fce8e | 3480 | |
7e231dbe | 3481 | I915_WRITE(HWSTAM, 0xffffffff); |
f8b79e58 | 3482 | |
ad22d106 | 3483 | spin_lock_irq(&dev_priv->irq_lock); |
9918271e VS |
3484 | if (dev_priv->display_irqs_enabled) |
3485 | vlv_display_irq_reset(dev_priv); | |
ad22d106 | 3486 | spin_unlock_irq(&dev_priv->irq_lock); |
7e231dbe JB |
3487 | } |
3488 | ||
43f328d7 VS |
3489 | static void cherryview_irq_uninstall(struct drm_device *dev) |
3490 | { | |
fac5e23e | 3491 | struct drm_i915_private *dev_priv = to_i915(dev); |
43f328d7 VS |
3492 | |
3493 | if (!dev_priv) | |
3494 | return; | |
3495 | ||
3496 | I915_WRITE(GEN8_MASTER_IRQ, 0); | |
3497 | POSTING_READ(GEN8_MASTER_IRQ); | |
3498 | ||
a2c30fba | 3499 | gen8_gt_irq_reset(dev_priv); |
43f328d7 | 3500 | |
a2c30fba | 3501 | GEN5_IRQ_RESET(GEN8_PCU_); |
43f328d7 | 3502 | |
ad22d106 | 3503 | spin_lock_irq(&dev_priv->irq_lock); |
9918271e VS |
3504 | if (dev_priv->display_irqs_enabled) |
3505 | vlv_display_irq_reset(dev_priv); | |
ad22d106 | 3506 | spin_unlock_irq(&dev_priv->irq_lock); |
43f328d7 VS |
3507 | } |
3508 | ||
f71d4af4 | 3509 | static void ironlake_irq_uninstall(struct drm_device *dev) |
036a4a7d | 3510 | { |
fac5e23e | 3511 | struct drm_i915_private *dev_priv = to_i915(dev); |
4697995b JB |
3512 | |
3513 | if (!dev_priv) | |
3514 | return; | |
3515 | ||
be30b29f | 3516 | ironlake_irq_reset(dev); |
036a4a7d ZW |
3517 | } |
3518 | ||
a266c7d5 | 3519 | static void i8xx_irq_preinstall(struct drm_device * dev) |
1da177e4 | 3520 | { |
fac5e23e | 3521 | struct drm_i915_private *dev_priv = to_i915(dev); |
9db4a9c7 | 3522 | int pipe; |
91e3738e | 3523 | |
055e393f | 3524 | for_each_pipe(dev_priv, pipe) |
9db4a9c7 | 3525 | I915_WRITE(PIPESTAT(pipe), 0); |
a266c7d5 CW |
3526 | I915_WRITE16(IMR, 0xffff); |
3527 | I915_WRITE16(IER, 0x0); | |
3528 | POSTING_READ16(IER); | |
c2798b19 CW |
3529 | } |
3530 | ||
3531 | static int i8xx_irq_postinstall(struct drm_device *dev) | |
3532 | { | |
fac5e23e | 3533 | struct drm_i915_private *dev_priv = to_i915(dev); |
c2798b19 | 3534 | |
c2798b19 CW |
3535 | I915_WRITE16(EMR, |
3536 | ~(I915_ERROR_PAGE_TABLE | I915_ERROR_MEMORY_REFRESH)); | |
3537 | ||
3538 | /* Unmask the interrupts that we always want on. */ | |
3539 | dev_priv->irq_mask = | |
3540 | ~(I915_DISPLAY_PIPE_A_EVENT_INTERRUPT | | |
3541 | I915_DISPLAY_PIPE_B_EVENT_INTERRUPT | | |
3542 | I915_DISPLAY_PLANE_A_FLIP_PENDING_INTERRUPT | | |
37ef01ab | 3543 | I915_DISPLAY_PLANE_B_FLIP_PENDING_INTERRUPT); |
c2798b19 CW |
3544 | I915_WRITE16(IMR, dev_priv->irq_mask); |
3545 | ||
3546 | I915_WRITE16(IER, | |
3547 | I915_DISPLAY_PIPE_A_EVENT_INTERRUPT | | |
3548 | I915_DISPLAY_PIPE_B_EVENT_INTERRUPT | | |
c2798b19 CW |
3549 | I915_USER_INTERRUPT); |
3550 | POSTING_READ16(IER); | |
3551 | ||
379ef82d DV |
3552 | /* Interrupt setup is already guaranteed to be single-threaded, this is |
3553 | * just to make the assert_spin_locked check happy. */ | |
d6207435 | 3554 | spin_lock_irq(&dev_priv->irq_lock); |
755e9019 ID |
3555 | i915_enable_pipestat(dev_priv, PIPE_A, PIPE_CRC_DONE_INTERRUPT_STATUS); |
3556 | i915_enable_pipestat(dev_priv, PIPE_B, PIPE_CRC_DONE_INTERRUPT_STATUS); | |
d6207435 | 3557 | spin_unlock_irq(&dev_priv->irq_lock); |
379ef82d | 3558 | |
c2798b19 CW |
3559 | return 0; |
3560 | } | |
3561 | ||
5a21b665 DV |
3562 | /* |
3563 | * Returns true when a page flip has completed. | |
3564 | */ | |
3565 | static bool i8xx_handle_vblank(struct drm_i915_private *dev_priv, | |
3566 | int plane, int pipe, u32 iir) | |
3567 | { | |
3568 | u16 flip_pending = DISPLAY_PLANE_FLIP_PENDING(plane); | |
3569 | ||
3570 | if (!intel_pipe_handle_vblank(dev_priv, pipe)) | |
3571 | return false; | |
3572 | ||
3573 | if ((iir & flip_pending) == 0) | |
3574 | goto check_page_flip; | |
3575 | ||
3576 | /* We detect FlipDone by looking for the change in PendingFlip from '1' | |
3577 | * to '0' on the following vblank, i.e. IIR has the Pendingflip | |
3578 | * asserted following the MI_DISPLAY_FLIP, but ISR is deasserted, hence | |
3579 | * the flip is completed (no longer pending). Since this doesn't raise | |
3580 | * an interrupt per se, we watch for the change at vblank. | |
3581 | */ | |
3582 | if (I915_READ16(ISR) & flip_pending) | |
3583 | goto check_page_flip; | |
3584 | ||
3585 | intel_finish_page_flip_cs(dev_priv, pipe); | |
3586 | return true; | |
3587 | ||
3588 | check_page_flip: | |
3589 | intel_check_page_flip(dev_priv, pipe); | |
3590 | return false; | |
3591 | } | |
3592 | ||
ff1f525e | 3593 | static irqreturn_t i8xx_irq_handler(int irq, void *arg) |
c2798b19 | 3594 | { |
45a83f84 | 3595 | struct drm_device *dev = arg; |
fac5e23e | 3596 | struct drm_i915_private *dev_priv = to_i915(dev); |
c2798b19 CW |
3597 | u16 iir, new_iir; |
3598 | u32 pipe_stats[2]; | |
c2798b19 CW |
3599 | int pipe; |
3600 | u16 flip_mask = | |
3601 | I915_DISPLAY_PLANE_A_FLIP_PENDING_INTERRUPT | | |
3602 | I915_DISPLAY_PLANE_B_FLIP_PENDING_INTERRUPT; | |
1f814dac | 3603 | irqreturn_t ret; |
c2798b19 | 3604 | |
2dd2a883 ID |
3605 | if (!intel_irqs_enabled(dev_priv)) |
3606 | return IRQ_NONE; | |
3607 | ||
1f814dac ID |
3608 | /* IRQs are synced during runtime_suspend, we don't require a wakeref */ |
3609 | disable_rpm_wakeref_asserts(dev_priv); | |
3610 | ||
3611 | ret = IRQ_NONE; | |
c2798b19 CW |
3612 | iir = I915_READ16(IIR); |
3613 | if (iir == 0) | |
1f814dac | 3614 | goto out; |
c2798b19 CW |
3615 | |
3616 | while (iir & ~flip_mask) { | |
3617 | /* Can't rely on pipestat interrupt bit in iir as it might | |
3618 | * have been cleared after the pipestat interrupt was received. | |
3619 | * It doesn't set the bit in iir again, but it still produces | |
3620 | * interrupts (for non-MSI). | |
3621 | */ | |
222c7f51 | 3622 | spin_lock(&dev_priv->irq_lock); |
c2798b19 | 3623 | if (iir & I915_RENDER_COMMAND_PARSER_ERROR_INTERRUPT) |
aaecdf61 | 3624 | DRM_DEBUG("Command parser error, iir 0x%08x\n", iir); |
c2798b19 | 3625 | |
055e393f | 3626 | for_each_pipe(dev_priv, pipe) { |
f0f59a00 | 3627 | i915_reg_t reg = PIPESTAT(pipe); |
c2798b19 CW |
3628 | pipe_stats[pipe] = I915_READ(reg); |
3629 | ||
3630 | /* | |
3631 | * Clear the PIPE*STAT regs before the IIR | |
3632 | */ | |
2d9d2b0b | 3633 | if (pipe_stats[pipe] & 0x8000ffff) |
c2798b19 | 3634 | I915_WRITE(reg, pipe_stats[pipe]); |
c2798b19 | 3635 | } |
222c7f51 | 3636 | spin_unlock(&dev_priv->irq_lock); |
c2798b19 CW |
3637 | |
3638 | I915_WRITE16(IIR, iir & ~flip_mask); | |
3639 | new_iir = I915_READ16(IIR); /* Flush posted writes */ | |
3640 | ||
c2798b19 | 3641 | if (iir & I915_USER_INTERRUPT) |
3b3f1650 | 3642 | notify_ring(dev_priv->engine[RCS]); |
c2798b19 | 3643 | |
055e393f | 3644 | for_each_pipe(dev_priv, pipe) { |
5a21b665 DV |
3645 | int plane = pipe; |
3646 | if (HAS_FBC(dev_priv)) | |
3647 | plane = !plane; | |
3648 | ||
3649 | if (pipe_stats[pipe] & PIPE_VBLANK_INTERRUPT_STATUS && | |
3650 | i8xx_handle_vblank(dev_priv, plane, pipe, iir)) | |
3651 | flip_mask &= ~DISPLAY_PLANE_FLIP_PENDING(plane); | |
c2798b19 | 3652 | |
4356d586 | 3653 | if (pipe_stats[pipe] & PIPE_CRC_DONE_INTERRUPT_STATUS) |
91d14251 | 3654 | i9xx_pipe_crc_irq_handler(dev_priv, pipe); |
2d9d2b0b | 3655 | |
1f7247c0 DV |
3656 | if (pipe_stats[pipe] & PIPE_FIFO_UNDERRUN_STATUS) |
3657 | intel_cpu_fifo_underrun_irq_handler(dev_priv, | |
3658 | pipe); | |
4356d586 | 3659 | } |
c2798b19 CW |
3660 | |
3661 | iir = new_iir; | |
3662 | } | |
1f814dac ID |
3663 | ret = IRQ_HANDLED; |
3664 | ||
3665 | out: | |
3666 | enable_rpm_wakeref_asserts(dev_priv); | |
c2798b19 | 3667 | |
1f814dac | 3668 | return ret; |
c2798b19 CW |
3669 | } |
3670 | ||
3671 | static void i8xx_irq_uninstall(struct drm_device * dev) | |
3672 | { | |
fac5e23e | 3673 | struct drm_i915_private *dev_priv = to_i915(dev); |
c2798b19 CW |
3674 | int pipe; |
3675 | ||
055e393f | 3676 | for_each_pipe(dev_priv, pipe) { |
c2798b19 CW |
3677 | /* Clear enable bits; then clear status bits */ |
3678 | I915_WRITE(PIPESTAT(pipe), 0); | |
3679 | I915_WRITE(PIPESTAT(pipe), I915_READ(PIPESTAT(pipe))); | |
3680 | } | |
3681 | I915_WRITE16(IMR, 0xffff); | |
3682 | I915_WRITE16(IER, 0x0); | |
3683 | I915_WRITE16(IIR, I915_READ16(IIR)); | |
3684 | } | |
3685 | ||
a266c7d5 CW |
3686 | static void i915_irq_preinstall(struct drm_device * dev) |
3687 | { | |
fac5e23e | 3688 | struct drm_i915_private *dev_priv = to_i915(dev); |
a266c7d5 CW |
3689 | int pipe; |
3690 | ||
56b857a5 | 3691 | if (I915_HAS_HOTPLUG(dev_priv)) { |
0706f17c | 3692 | i915_hotplug_interrupt_update(dev_priv, 0xffffffff, 0); |
a266c7d5 CW |
3693 | I915_WRITE(PORT_HOTPLUG_STAT, I915_READ(PORT_HOTPLUG_STAT)); |
3694 | } | |
3695 | ||
00d98ebd | 3696 | I915_WRITE16(HWSTAM, 0xeffe); |
055e393f | 3697 | for_each_pipe(dev_priv, pipe) |
a266c7d5 CW |
3698 | I915_WRITE(PIPESTAT(pipe), 0); |
3699 | I915_WRITE(IMR, 0xffffffff); | |
3700 | I915_WRITE(IER, 0x0); | |
3701 | POSTING_READ(IER); | |
3702 | } | |
3703 | ||
3704 | static int i915_irq_postinstall(struct drm_device *dev) | |
3705 | { | |
fac5e23e | 3706 | struct drm_i915_private *dev_priv = to_i915(dev); |
38bde180 | 3707 | u32 enable_mask; |
a266c7d5 | 3708 | |
38bde180 CW |
3709 | I915_WRITE(EMR, ~(I915_ERROR_PAGE_TABLE | I915_ERROR_MEMORY_REFRESH)); |
3710 | ||
3711 | /* Unmask the interrupts that we always want on. */ | |
3712 | dev_priv->irq_mask = | |
3713 | ~(I915_ASLE_INTERRUPT | | |
3714 | I915_DISPLAY_PIPE_A_EVENT_INTERRUPT | | |
3715 | I915_DISPLAY_PIPE_B_EVENT_INTERRUPT | | |
3716 | I915_DISPLAY_PLANE_A_FLIP_PENDING_INTERRUPT | | |
37ef01ab | 3717 | I915_DISPLAY_PLANE_B_FLIP_PENDING_INTERRUPT); |
38bde180 CW |
3718 | |
3719 | enable_mask = | |
3720 | I915_ASLE_INTERRUPT | | |
3721 | I915_DISPLAY_PIPE_A_EVENT_INTERRUPT | | |
3722 | I915_DISPLAY_PIPE_B_EVENT_INTERRUPT | | |
38bde180 CW |
3723 | I915_USER_INTERRUPT; |
3724 | ||
56b857a5 | 3725 | if (I915_HAS_HOTPLUG(dev_priv)) { |
0706f17c | 3726 | i915_hotplug_interrupt_update(dev_priv, 0xffffffff, 0); |
20afbda2 DV |
3727 | POSTING_READ(PORT_HOTPLUG_EN); |
3728 | ||
a266c7d5 CW |
3729 | /* Enable in IER... */ |
3730 | enable_mask |= I915_DISPLAY_PORT_INTERRUPT; | |
3731 | /* and unmask in IMR */ | |
3732 | dev_priv->irq_mask &= ~I915_DISPLAY_PORT_INTERRUPT; | |
3733 | } | |
3734 | ||
a266c7d5 CW |
3735 | I915_WRITE(IMR, dev_priv->irq_mask); |
3736 | I915_WRITE(IER, enable_mask); | |
3737 | POSTING_READ(IER); | |
3738 | ||
91d14251 | 3739 | i915_enable_asle_pipestat(dev_priv); |
20afbda2 | 3740 | |
379ef82d DV |
3741 | /* Interrupt setup is already guaranteed to be single-threaded, this is |
3742 | * just to make the assert_spin_locked check happy. */ | |
d6207435 | 3743 | spin_lock_irq(&dev_priv->irq_lock); |
755e9019 ID |
3744 | i915_enable_pipestat(dev_priv, PIPE_A, PIPE_CRC_DONE_INTERRUPT_STATUS); |
3745 | i915_enable_pipestat(dev_priv, PIPE_B, PIPE_CRC_DONE_INTERRUPT_STATUS); | |
d6207435 | 3746 | spin_unlock_irq(&dev_priv->irq_lock); |
379ef82d | 3747 | |
20afbda2 DV |
3748 | return 0; |
3749 | } | |
3750 | ||
5a21b665 DV |
3751 | /* |
3752 | * Returns true when a page flip has completed. | |
3753 | */ | |
3754 | static bool i915_handle_vblank(struct drm_i915_private *dev_priv, | |
3755 | int plane, int pipe, u32 iir) | |
3756 | { | |
3757 | u32 flip_pending = DISPLAY_PLANE_FLIP_PENDING(plane); | |
3758 | ||
3759 | if (!intel_pipe_handle_vblank(dev_priv, pipe)) | |
3760 | return false; | |
3761 | ||
3762 | if ((iir & flip_pending) == 0) | |
3763 | goto check_page_flip; | |
3764 | ||
3765 | /* We detect FlipDone by looking for the change in PendingFlip from '1' | |
3766 | * to '0' on the following vblank, i.e. IIR has the Pendingflip | |
3767 | * asserted following the MI_DISPLAY_FLIP, but ISR is deasserted, hence | |
3768 | * the flip is completed (no longer pending). Since this doesn't raise | |
3769 | * an interrupt per se, we watch for the change at vblank. | |
3770 | */ | |
3771 | if (I915_READ(ISR) & flip_pending) | |
3772 | goto check_page_flip; | |
3773 | ||
3774 | intel_finish_page_flip_cs(dev_priv, pipe); | |
3775 | return true; | |
3776 | ||
3777 | check_page_flip: | |
3778 | intel_check_page_flip(dev_priv, pipe); | |
3779 | return false; | |
3780 | } | |
3781 | ||
ff1f525e | 3782 | static irqreturn_t i915_irq_handler(int irq, void *arg) |
a266c7d5 | 3783 | { |
45a83f84 | 3784 | struct drm_device *dev = arg; |
fac5e23e | 3785 | struct drm_i915_private *dev_priv = to_i915(dev); |
8291ee90 | 3786 | u32 iir, new_iir, pipe_stats[I915_MAX_PIPES]; |
38bde180 CW |
3787 | u32 flip_mask = |
3788 | I915_DISPLAY_PLANE_A_FLIP_PENDING_INTERRUPT | | |
3789 | I915_DISPLAY_PLANE_B_FLIP_PENDING_INTERRUPT; | |
38bde180 | 3790 | int pipe, ret = IRQ_NONE; |
a266c7d5 | 3791 | |
2dd2a883 ID |
3792 | if (!intel_irqs_enabled(dev_priv)) |
3793 | return IRQ_NONE; | |
3794 | ||
1f814dac ID |
3795 | /* IRQs are synced during runtime_suspend, we don't require a wakeref */ |
3796 | disable_rpm_wakeref_asserts(dev_priv); | |
3797 | ||
a266c7d5 | 3798 | iir = I915_READ(IIR); |
38bde180 CW |
3799 | do { |
3800 | bool irq_received = (iir & ~flip_mask) != 0; | |
8291ee90 | 3801 | bool blc_event = false; |
a266c7d5 CW |
3802 | |
3803 | /* Can't rely on pipestat interrupt bit in iir as it might | |
3804 | * have been cleared after the pipestat interrupt was received. | |
3805 | * It doesn't set the bit in iir again, but it still produces | |
3806 | * interrupts (for non-MSI). | |
3807 | */ | |
222c7f51 | 3808 | spin_lock(&dev_priv->irq_lock); |
a266c7d5 | 3809 | if (iir & I915_RENDER_COMMAND_PARSER_ERROR_INTERRUPT) |
aaecdf61 | 3810 | DRM_DEBUG("Command parser error, iir 0x%08x\n", iir); |
a266c7d5 | 3811 | |
055e393f | 3812 | for_each_pipe(dev_priv, pipe) { |
f0f59a00 | 3813 | i915_reg_t reg = PIPESTAT(pipe); |
a266c7d5 CW |
3814 | pipe_stats[pipe] = I915_READ(reg); |
3815 | ||
38bde180 | 3816 | /* Clear the PIPE*STAT regs before the IIR */ |
a266c7d5 | 3817 | if (pipe_stats[pipe] & 0x8000ffff) { |
a266c7d5 | 3818 | I915_WRITE(reg, pipe_stats[pipe]); |
38bde180 | 3819 | irq_received = true; |
a266c7d5 CW |
3820 | } |
3821 | } | |
222c7f51 | 3822 | spin_unlock(&dev_priv->irq_lock); |
a266c7d5 CW |
3823 | |
3824 | if (!irq_received) | |
3825 | break; | |
3826 | ||
a266c7d5 | 3827 | /* Consume port. Then clear IIR or we'll miss events */ |
91d14251 | 3828 | if (I915_HAS_HOTPLUG(dev_priv) && |
1ae3c34c VS |
3829 | iir & I915_DISPLAY_PORT_INTERRUPT) { |
3830 | u32 hotplug_status = i9xx_hpd_irq_ack(dev_priv); | |
3831 | if (hotplug_status) | |
91d14251 | 3832 | i9xx_hpd_irq_handler(dev_priv, hotplug_status); |
1ae3c34c | 3833 | } |
a266c7d5 | 3834 | |
38bde180 | 3835 | I915_WRITE(IIR, iir & ~flip_mask); |
a266c7d5 CW |
3836 | new_iir = I915_READ(IIR); /* Flush posted writes */ |
3837 | ||
a266c7d5 | 3838 | if (iir & I915_USER_INTERRUPT) |
3b3f1650 | 3839 | notify_ring(dev_priv->engine[RCS]); |
a266c7d5 | 3840 | |
055e393f | 3841 | for_each_pipe(dev_priv, pipe) { |
5a21b665 DV |
3842 | int plane = pipe; |
3843 | if (HAS_FBC(dev_priv)) | |
3844 | plane = !plane; | |
3845 | ||
3846 | if (pipe_stats[pipe] & PIPE_VBLANK_INTERRUPT_STATUS && | |
3847 | i915_handle_vblank(dev_priv, plane, pipe, iir)) | |
3848 | flip_mask &= ~DISPLAY_PLANE_FLIP_PENDING(plane); | |
a266c7d5 CW |
3849 | |
3850 | if (pipe_stats[pipe] & PIPE_LEGACY_BLC_EVENT_STATUS) | |
3851 | blc_event = true; | |
4356d586 DV |
3852 | |
3853 | if (pipe_stats[pipe] & PIPE_CRC_DONE_INTERRUPT_STATUS) | |
91d14251 | 3854 | i9xx_pipe_crc_irq_handler(dev_priv, pipe); |
2d9d2b0b | 3855 | |
1f7247c0 DV |
3856 | if (pipe_stats[pipe] & PIPE_FIFO_UNDERRUN_STATUS) |
3857 | intel_cpu_fifo_underrun_irq_handler(dev_priv, | |
3858 | pipe); | |
a266c7d5 CW |
3859 | } |
3860 | ||
a266c7d5 | 3861 | if (blc_event || (iir & I915_ASLE_INTERRUPT)) |
91d14251 | 3862 | intel_opregion_asle_intr(dev_priv); |
a266c7d5 CW |
3863 | |
3864 | /* With MSI, interrupts are only generated when iir | |
3865 | * transitions from zero to nonzero. If another bit got | |
3866 | * set while we were handling the existing iir bits, then | |
3867 | * we would never get another interrupt. | |
3868 | * | |
3869 | * This is fine on non-MSI as well, as if we hit this path | |
3870 | * we avoid exiting the interrupt handler only to generate | |
3871 | * another one. | |
3872 | * | |
3873 | * Note that for MSI this could cause a stray interrupt report | |
3874 | * if an interrupt landed in the time between writing IIR and | |
3875 | * the posting read. This should be rare enough to never | |
3876 | * trigger the 99% of 100,000 interrupts test for disabling | |
3877 | * stray interrupts. | |
3878 | */ | |
38bde180 | 3879 | ret = IRQ_HANDLED; |
a266c7d5 | 3880 | iir = new_iir; |
38bde180 | 3881 | } while (iir & ~flip_mask); |
a266c7d5 | 3882 | |
1f814dac ID |
3883 | enable_rpm_wakeref_asserts(dev_priv); |
3884 | ||
a266c7d5 CW |
3885 | return ret; |
3886 | } | |
3887 | ||
3888 | static void i915_irq_uninstall(struct drm_device * dev) | |
3889 | { | |
fac5e23e | 3890 | struct drm_i915_private *dev_priv = to_i915(dev); |
a266c7d5 CW |
3891 | int pipe; |
3892 | ||
56b857a5 | 3893 | if (I915_HAS_HOTPLUG(dev_priv)) { |
0706f17c | 3894 | i915_hotplug_interrupt_update(dev_priv, 0xffffffff, 0); |
a266c7d5 CW |
3895 | I915_WRITE(PORT_HOTPLUG_STAT, I915_READ(PORT_HOTPLUG_STAT)); |
3896 | } | |
3897 | ||
00d98ebd | 3898 | I915_WRITE16(HWSTAM, 0xffff); |
055e393f | 3899 | for_each_pipe(dev_priv, pipe) { |
55b39755 | 3900 | /* Clear enable bits; then clear status bits */ |
a266c7d5 | 3901 | I915_WRITE(PIPESTAT(pipe), 0); |
55b39755 CW |
3902 | I915_WRITE(PIPESTAT(pipe), I915_READ(PIPESTAT(pipe))); |
3903 | } | |
a266c7d5 CW |
3904 | I915_WRITE(IMR, 0xffffffff); |
3905 | I915_WRITE(IER, 0x0); | |
3906 | ||
a266c7d5 CW |
3907 | I915_WRITE(IIR, I915_READ(IIR)); |
3908 | } | |
3909 | ||
3910 | static void i965_irq_preinstall(struct drm_device * dev) | |
3911 | { | |
fac5e23e | 3912 | struct drm_i915_private *dev_priv = to_i915(dev); |
a266c7d5 CW |
3913 | int pipe; |
3914 | ||
0706f17c | 3915 | i915_hotplug_interrupt_update(dev_priv, 0xffffffff, 0); |
adca4730 | 3916 | I915_WRITE(PORT_HOTPLUG_STAT, I915_READ(PORT_HOTPLUG_STAT)); |
a266c7d5 CW |
3917 | |
3918 | I915_WRITE(HWSTAM, 0xeffe); | |
055e393f | 3919 | for_each_pipe(dev_priv, pipe) |
a266c7d5 CW |
3920 | I915_WRITE(PIPESTAT(pipe), 0); |
3921 | I915_WRITE(IMR, 0xffffffff); | |
3922 | I915_WRITE(IER, 0x0); | |
3923 | POSTING_READ(IER); | |
3924 | } | |
3925 | ||
3926 | static int i965_irq_postinstall(struct drm_device *dev) | |
3927 | { | |
fac5e23e | 3928 | struct drm_i915_private *dev_priv = to_i915(dev); |
bbba0a97 | 3929 | u32 enable_mask; |
a266c7d5 CW |
3930 | u32 error_mask; |
3931 | ||
a266c7d5 | 3932 | /* Unmask the interrupts that we always want on. */ |
bbba0a97 | 3933 | dev_priv->irq_mask = ~(I915_ASLE_INTERRUPT | |
adca4730 | 3934 | I915_DISPLAY_PORT_INTERRUPT | |
bbba0a97 CW |
3935 | I915_DISPLAY_PIPE_A_EVENT_INTERRUPT | |
3936 | I915_DISPLAY_PIPE_B_EVENT_INTERRUPT | | |
3937 | I915_DISPLAY_PLANE_A_FLIP_PENDING_INTERRUPT | | |
3938 | I915_DISPLAY_PLANE_B_FLIP_PENDING_INTERRUPT | | |
3939 | I915_RENDER_COMMAND_PARSER_ERROR_INTERRUPT); | |
3940 | ||
3941 | enable_mask = ~dev_priv->irq_mask; | |
21ad8330 VS |
3942 | enable_mask &= ~(I915_DISPLAY_PLANE_A_FLIP_PENDING_INTERRUPT | |
3943 | I915_DISPLAY_PLANE_B_FLIP_PENDING_INTERRUPT); | |
bbba0a97 CW |
3944 | enable_mask |= I915_USER_INTERRUPT; |
3945 | ||
91d14251 | 3946 | if (IS_G4X(dev_priv)) |
bbba0a97 | 3947 | enable_mask |= I915_BSD_USER_INTERRUPT; |
a266c7d5 | 3948 | |
b79480ba DV |
3949 | /* Interrupt setup is already guaranteed to be single-threaded, this is |
3950 | * just to make the assert_spin_locked check happy. */ | |
d6207435 | 3951 | spin_lock_irq(&dev_priv->irq_lock); |
755e9019 ID |
3952 | i915_enable_pipestat(dev_priv, PIPE_A, PIPE_GMBUS_INTERRUPT_STATUS); |
3953 | i915_enable_pipestat(dev_priv, PIPE_A, PIPE_CRC_DONE_INTERRUPT_STATUS); | |
3954 | i915_enable_pipestat(dev_priv, PIPE_B, PIPE_CRC_DONE_INTERRUPT_STATUS); | |
d6207435 | 3955 | spin_unlock_irq(&dev_priv->irq_lock); |
a266c7d5 | 3956 | |
a266c7d5 CW |
3957 | /* |
3958 | * Enable some error detection, note the instruction error mask | |
3959 | * bit is reserved, so we leave it masked. | |
3960 | */ | |
91d14251 | 3961 | if (IS_G4X(dev_priv)) { |
a266c7d5 CW |
3962 | error_mask = ~(GM45_ERROR_PAGE_TABLE | |
3963 | GM45_ERROR_MEM_PRIV | | |
3964 | GM45_ERROR_CP_PRIV | | |
3965 | I915_ERROR_MEMORY_REFRESH); | |
3966 | } else { | |
3967 | error_mask = ~(I915_ERROR_PAGE_TABLE | | |
3968 | I915_ERROR_MEMORY_REFRESH); | |
3969 | } | |
3970 | I915_WRITE(EMR, error_mask); | |
3971 | ||
3972 | I915_WRITE(IMR, dev_priv->irq_mask); | |
3973 | I915_WRITE(IER, enable_mask); | |
3974 | POSTING_READ(IER); | |
3975 | ||
0706f17c | 3976 | i915_hotplug_interrupt_update(dev_priv, 0xffffffff, 0); |
20afbda2 DV |
3977 | POSTING_READ(PORT_HOTPLUG_EN); |
3978 | ||
91d14251 | 3979 | i915_enable_asle_pipestat(dev_priv); |
20afbda2 DV |
3980 | |
3981 | return 0; | |
3982 | } | |
3983 | ||
91d14251 | 3984 | static void i915_hpd_irq_setup(struct drm_i915_private *dev_priv) |
20afbda2 | 3985 | { |
20afbda2 DV |
3986 | u32 hotplug_en; |
3987 | ||
b5ea2d56 DV |
3988 | assert_spin_locked(&dev_priv->irq_lock); |
3989 | ||
778eb334 VS |
3990 | /* Note HDMI and DP share hotplug bits */ |
3991 | /* enable bits are the same for all generations */ | |
91d14251 | 3992 | hotplug_en = intel_hpd_enabled_irqs(dev_priv, hpd_mask_i915); |
778eb334 VS |
3993 | /* Programming the CRT detection parameters tends |
3994 | to generate a spurious hotplug event about three | |
3995 | seconds later. So just do it once. | |
3996 | */ | |
91d14251 | 3997 | if (IS_G4X(dev_priv)) |
778eb334 | 3998 | hotplug_en |= CRT_HOTPLUG_ACTIVATION_PERIOD_64; |
778eb334 VS |
3999 | hotplug_en |= CRT_HOTPLUG_VOLTAGE_COMPARE_50; |
4000 | ||
4001 | /* Ignore TV since it's buggy */ | |
0706f17c | 4002 | i915_hotplug_interrupt_update_locked(dev_priv, |
f9e3dc78 JN |
4003 | HOTPLUG_INT_EN_MASK | |
4004 | CRT_HOTPLUG_VOLTAGE_COMPARE_MASK | | |
4005 | CRT_HOTPLUG_ACTIVATION_PERIOD_64, | |
4006 | hotplug_en); | |
a266c7d5 CW |
4007 | } |
4008 | ||
ff1f525e | 4009 | static irqreturn_t i965_irq_handler(int irq, void *arg) |
a266c7d5 | 4010 | { |
45a83f84 | 4011 | struct drm_device *dev = arg; |
fac5e23e | 4012 | struct drm_i915_private *dev_priv = to_i915(dev); |
a266c7d5 CW |
4013 | u32 iir, new_iir; |
4014 | u32 pipe_stats[I915_MAX_PIPES]; | |
a266c7d5 | 4015 | int ret = IRQ_NONE, pipe; |
21ad8330 VS |
4016 | u32 flip_mask = |
4017 | I915_DISPLAY_PLANE_A_FLIP_PENDING_INTERRUPT | | |
4018 | I915_DISPLAY_PLANE_B_FLIP_PENDING_INTERRUPT; | |
a266c7d5 | 4019 | |
2dd2a883 ID |
4020 | if (!intel_irqs_enabled(dev_priv)) |
4021 | return IRQ_NONE; | |
4022 | ||
1f814dac ID |
4023 | /* IRQs are synced during runtime_suspend, we don't require a wakeref */ |
4024 | disable_rpm_wakeref_asserts(dev_priv); | |
4025 | ||
a266c7d5 CW |
4026 | iir = I915_READ(IIR); |
4027 | ||
a266c7d5 | 4028 | for (;;) { |
501e01d7 | 4029 | bool irq_received = (iir & ~flip_mask) != 0; |
2c8ba29f CW |
4030 | bool blc_event = false; |
4031 | ||
a266c7d5 CW |
4032 | /* Can't rely on pipestat interrupt bit in iir as it might |
4033 | * have been cleared after the pipestat interrupt was received. | |
4034 | * It doesn't set the bit in iir again, but it still produces | |
4035 | * interrupts (for non-MSI). | |
4036 | */ | |
222c7f51 | 4037 | spin_lock(&dev_priv->irq_lock); |
a266c7d5 | 4038 | if (iir & I915_RENDER_COMMAND_PARSER_ERROR_INTERRUPT) |
aaecdf61 | 4039 | DRM_DEBUG("Command parser error, iir 0x%08x\n", iir); |
a266c7d5 | 4040 | |
055e393f | 4041 | for_each_pipe(dev_priv, pipe) { |
f0f59a00 | 4042 | i915_reg_t reg = PIPESTAT(pipe); |
a266c7d5 CW |
4043 | pipe_stats[pipe] = I915_READ(reg); |
4044 | ||
4045 | /* | |
4046 | * Clear the PIPE*STAT regs before the IIR | |
4047 | */ | |
4048 | if (pipe_stats[pipe] & 0x8000ffff) { | |
a266c7d5 | 4049 | I915_WRITE(reg, pipe_stats[pipe]); |
501e01d7 | 4050 | irq_received = true; |
a266c7d5 CW |
4051 | } |
4052 | } | |
222c7f51 | 4053 | spin_unlock(&dev_priv->irq_lock); |
a266c7d5 CW |
4054 | |
4055 | if (!irq_received) | |
4056 | break; | |
4057 | ||
4058 | ret = IRQ_HANDLED; | |
4059 | ||
4060 | /* Consume port. Then clear IIR or we'll miss events */ | |
1ae3c34c VS |
4061 | if (iir & I915_DISPLAY_PORT_INTERRUPT) { |
4062 | u32 hotplug_status = i9xx_hpd_irq_ack(dev_priv); | |
4063 | if (hotplug_status) | |
91d14251 | 4064 | i9xx_hpd_irq_handler(dev_priv, hotplug_status); |
1ae3c34c | 4065 | } |
a266c7d5 | 4066 | |
21ad8330 | 4067 | I915_WRITE(IIR, iir & ~flip_mask); |
a266c7d5 CW |
4068 | new_iir = I915_READ(IIR); /* Flush posted writes */ |
4069 | ||
a266c7d5 | 4070 | if (iir & I915_USER_INTERRUPT) |
3b3f1650 | 4071 | notify_ring(dev_priv->engine[RCS]); |
a266c7d5 | 4072 | if (iir & I915_BSD_USER_INTERRUPT) |
3b3f1650 | 4073 | notify_ring(dev_priv->engine[VCS]); |
a266c7d5 | 4074 | |
055e393f | 4075 | for_each_pipe(dev_priv, pipe) { |
5a21b665 DV |
4076 | if (pipe_stats[pipe] & PIPE_START_VBLANK_INTERRUPT_STATUS && |
4077 | i915_handle_vblank(dev_priv, pipe, pipe, iir)) | |
4078 | flip_mask &= ~DISPLAY_PLANE_FLIP_PENDING(pipe); | |
a266c7d5 CW |
4079 | |
4080 | if (pipe_stats[pipe] & PIPE_LEGACY_BLC_EVENT_STATUS) | |
4081 | blc_event = true; | |
4356d586 DV |
4082 | |
4083 | if (pipe_stats[pipe] & PIPE_CRC_DONE_INTERRUPT_STATUS) | |
91d14251 | 4084 | i9xx_pipe_crc_irq_handler(dev_priv, pipe); |
a266c7d5 | 4085 | |
1f7247c0 DV |
4086 | if (pipe_stats[pipe] & PIPE_FIFO_UNDERRUN_STATUS) |
4087 | intel_cpu_fifo_underrun_irq_handler(dev_priv, pipe); | |
2d9d2b0b | 4088 | } |
a266c7d5 CW |
4089 | |
4090 | if (blc_event || (iir & I915_ASLE_INTERRUPT)) | |
91d14251 | 4091 | intel_opregion_asle_intr(dev_priv); |
a266c7d5 | 4092 | |
515ac2bb | 4093 | if (pipe_stats[0] & PIPE_GMBUS_INTERRUPT_STATUS) |
91d14251 | 4094 | gmbus_irq_handler(dev_priv); |
515ac2bb | 4095 | |
a266c7d5 CW |
4096 | /* With MSI, interrupts are only generated when iir |
4097 | * transitions from zero to nonzero. If another bit got | |
4098 | * set while we were handling the existing iir bits, then | |
4099 | * we would never get another interrupt. | |
4100 | * | |
4101 | * This is fine on non-MSI as well, as if we hit this path | |
4102 | * we avoid exiting the interrupt handler only to generate | |
4103 | * another one. | |
4104 | * | |
4105 | * Note that for MSI this could cause a stray interrupt report | |
4106 | * if an interrupt landed in the time between writing IIR and | |
4107 | * the posting read. This should be rare enough to never | |
4108 | * trigger the 99% of 100,000 interrupts test for disabling | |
4109 | * stray interrupts. | |
4110 | */ | |
4111 | iir = new_iir; | |
4112 | } | |
4113 | ||
1f814dac ID |
4114 | enable_rpm_wakeref_asserts(dev_priv); |
4115 | ||
a266c7d5 CW |
4116 | return ret; |
4117 | } | |
4118 | ||
4119 | static void i965_irq_uninstall(struct drm_device * dev) | |
4120 | { | |
fac5e23e | 4121 | struct drm_i915_private *dev_priv = to_i915(dev); |
a266c7d5 CW |
4122 | int pipe; |
4123 | ||
4124 | if (!dev_priv) | |
4125 | return; | |
4126 | ||
0706f17c | 4127 | i915_hotplug_interrupt_update(dev_priv, 0xffffffff, 0); |
adca4730 | 4128 | I915_WRITE(PORT_HOTPLUG_STAT, I915_READ(PORT_HOTPLUG_STAT)); |
a266c7d5 CW |
4129 | |
4130 | I915_WRITE(HWSTAM, 0xffffffff); | |
055e393f | 4131 | for_each_pipe(dev_priv, pipe) |
a266c7d5 CW |
4132 | I915_WRITE(PIPESTAT(pipe), 0); |
4133 | I915_WRITE(IMR, 0xffffffff); | |
4134 | I915_WRITE(IER, 0x0); | |
4135 | ||
055e393f | 4136 | for_each_pipe(dev_priv, pipe) |
a266c7d5 CW |
4137 | I915_WRITE(PIPESTAT(pipe), |
4138 | I915_READ(PIPESTAT(pipe)) & 0x8000ffff); | |
4139 | I915_WRITE(IIR, I915_READ(IIR)); | |
4140 | } | |
4141 | ||
fca52a55 DV |
4142 | /** |
4143 | * intel_irq_init - initializes irq support | |
4144 | * @dev_priv: i915 device instance | |
4145 | * | |
4146 | * This function initializes all the irq support including work items, timers | |
4147 | * and all the vtables. It does not setup the interrupt itself though. | |
4148 | */ | |
b963291c | 4149 | void intel_irq_init(struct drm_i915_private *dev_priv) |
f71d4af4 | 4150 | { |
91c8a326 | 4151 | struct drm_device *dev = &dev_priv->drm; |
8b2e326d | 4152 | |
77913b39 JN |
4153 | intel_hpd_init_work(dev_priv); |
4154 | ||
c6a828d3 | 4155 | INIT_WORK(&dev_priv->rps.work, gen6_pm_rps_work); |
a4da4fa4 | 4156 | INIT_WORK(&dev_priv->l3_parity.error_work, ivybridge_parity_work); |
8b2e326d | 4157 | |
4805fe82 | 4158 | if (HAS_GUC_SCHED(dev_priv)) |
26705e20 SAK |
4159 | dev_priv->pm_guc_events = GEN9_GUC_TO_HOST_INT_EVENT; |
4160 | ||
a6706b45 | 4161 | /* Let's track the enabled rps events */ |
666a4537 | 4162 | if (IS_VALLEYVIEW(dev_priv)) |
6c65a587 | 4163 | /* WaGsvRC0ResidencyMethod:vlv */ |
26078da9 | 4164 | dev_priv->pm_rps_events = GEN6_PM_RP_UP_EI_EXPIRED; |
31685c25 D |
4165 | else |
4166 | dev_priv->pm_rps_events = GEN6_PM_RPS_EVENTS; | |
a6706b45 | 4167 | |
1800ad25 SAK |
4168 | dev_priv->rps.pm_intr_keep = 0; |
4169 | ||
4170 | /* | |
4171 | * SNB,IVB can while VLV,CHV may hard hang on looping batchbuffer | |
4172 | * if GEN6_PM_UP_EI_EXPIRED is masked. | |
4173 | * | |
4174 | * TODO: verify if this can be reproduced on VLV,CHV. | |
4175 | */ | |
4176 | if (INTEL_INFO(dev_priv)->gen <= 7 && !IS_HASWELL(dev_priv)) | |
4177 | dev_priv->rps.pm_intr_keep |= GEN6_PM_RP_UP_EI_EXPIRED; | |
4178 | ||
4179 | if (INTEL_INFO(dev_priv)->gen >= 8) | |
b20e3cfe | 4180 | dev_priv->rps.pm_intr_keep |= GEN8_PMINTR_REDIRECT_TO_GUC; |
1800ad25 | 4181 | |
b963291c | 4182 | if (IS_GEN2(dev_priv)) { |
4194c088 | 4183 | /* Gen2 doesn't have a hardware frame counter */ |
4cdb83ec | 4184 | dev->max_vblank_count = 0; |
4194c088 | 4185 | dev->driver->get_vblank_counter = drm_vblank_no_hw_counter; |
b963291c | 4186 | } else if (IS_G4X(dev_priv) || INTEL_INFO(dev_priv)->gen >= 5) { |
f71d4af4 | 4187 | dev->max_vblank_count = 0xffffffff; /* full 32 bit counter */ |
fd8f507c | 4188 | dev->driver->get_vblank_counter = g4x_get_vblank_counter; |
391f75e2 VS |
4189 | } else { |
4190 | dev->driver->get_vblank_counter = i915_get_vblank_counter; | |
4191 | dev->max_vblank_count = 0xffffff; /* only 24 bits of frame count */ | |
f71d4af4 JB |
4192 | } |
4193 | ||
21da2700 VS |
4194 | /* |
4195 | * Opt out of the vblank disable timer on everything except gen2. | |
4196 | * Gen2 doesn't have a hardware frame counter and so depends on | |
4197 | * vblank interrupts to produce sane vblank seuquence numbers. | |
4198 | */ | |
b963291c | 4199 | if (!IS_GEN2(dev_priv)) |
21da2700 VS |
4200 | dev->vblank_disable_immediate = true; |
4201 | ||
b6f71885 CW |
4202 | /* Most platforms treat the display irq block as an always-on |
4203 | * power domain. vlv/chv can disable it at runtime and need | |
4204 | * special care to avoid writing any of the display block registers | |
4205 | * outside of the power domain. We defer setting up the display irqs | |
4206 | * in this case to the runtime pm. | |
4207 | */ | |
4208 | dev_priv->display_irqs_enabled = true; | |
4209 | if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) | |
4210 | dev_priv->display_irqs_enabled = false; | |
4211 | ||
f3a5c3f6 DV |
4212 | dev->driver->get_vblank_timestamp = i915_get_vblank_timestamp; |
4213 | dev->driver->get_scanout_position = i915_get_crtc_scanoutpos; | |
f71d4af4 | 4214 | |
b963291c | 4215 | if (IS_CHERRYVIEW(dev_priv)) { |
43f328d7 VS |
4216 | dev->driver->irq_handler = cherryview_irq_handler; |
4217 | dev->driver->irq_preinstall = cherryview_irq_preinstall; | |
4218 | dev->driver->irq_postinstall = cherryview_irq_postinstall; | |
4219 | dev->driver->irq_uninstall = cherryview_irq_uninstall; | |
86e83e35 CW |
4220 | dev->driver->enable_vblank = i965_enable_vblank; |
4221 | dev->driver->disable_vblank = i965_disable_vblank; | |
43f328d7 | 4222 | dev_priv->display.hpd_irq_setup = i915_hpd_irq_setup; |
b963291c | 4223 | } else if (IS_VALLEYVIEW(dev_priv)) { |
7e231dbe JB |
4224 | dev->driver->irq_handler = valleyview_irq_handler; |
4225 | dev->driver->irq_preinstall = valleyview_irq_preinstall; | |
4226 | dev->driver->irq_postinstall = valleyview_irq_postinstall; | |
4227 | dev->driver->irq_uninstall = valleyview_irq_uninstall; | |
86e83e35 CW |
4228 | dev->driver->enable_vblank = i965_enable_vblank; |
4229 | dev->driver->disable_vblank = i965_disable_vblank; | |
fa00abe0 | 4230 | dev_priv->display.hpd_irq_setup = i915_hpd_irq_setup; |
b963291c | 4231 | } else if (INTEL_INFO(dev_priv)->gen >= 8) { |
abd58f01 | 4232 | dev->driver->irq_handler = gen8_irq_handler; |
723761b8 | 4233 | dev->driver->irq_preinstall = gen8_irq_reset; |
abd58f01 BW |
4234 | dev->driver->irq_postinstall = gen8_irq_postinstall; |
4235 | dev->driver->irq_uninstall = gen8_irq_uninstall; | |
4236 | dev->driver->enable_vblank = gen8_enable_vblank; | |
4237 | dev->driver->disable_vblank = gen8_disable_vblank; | |
e2d214ae | 4238 | if (IS_BROXTON(dev_priv)) |
e0a20ad7 | 4239 | dev_priv->display.hpd_irq_setup = bxt_hpd_irq_setup; |
6e266956 | 4240 | else if (HAS_PCH_SPT(dev_priv) || HAS_PCH_KBP(dev_priv)) |
6dbf30ce VS |
4241 | dev_priv->display.hpd_irq_setup = spt_hpd_irq_setup; |
4242 | else | |
3a3b3c7d | 4243 | dev_priv->display.hpd_irq_setup = ilk_hpd_irq_setup; |
6e266956 | 4244 | } else if (HAS_PCH_SPLIT(dev_priv)) { |
f71d4af4 | 4245 | dev->driver->irq_handler = ironlake_irq_handler; |
723761b8 | 4246 | dev->driver->irq_preinstall = ironlake_irq_reset; |
f71d4af4 JB |
4247 | dev->driver->irq_postinstall = ironlake_irq_postinstall; |
4248 | dev->driver->irq_uninstall = ironlake_irq_uninstall; | |
4249 | dev->driver->enable_vblank = ironlake_enable_vblank; | |
4250 | dev->driver->disable_vblank = ironlake_disable_vblank; | |
23bb4cb5 | 4251 | dev_priv->display.hpd_irq_setup = ilk_hpd_irq_setup; |
f71d4af4 | 4252 | } else { |
7e22dbbb | 4253 | if (IS_GEN2(dev_priv)) { |
c2798b19 CW |
4254 | dev->driver->irq_preinstall = i8xx_irq_preinstall; |
4255 | dev->driver->irq_postinstall = i8xx_irq_postinstall; | |
4256 | dev->driver->irq_handler = i8xx_irq_handler; | |
4257 | dev->driver->irq_uninstall = i8xx_irq_uninstall; | |
86e83e35 CW |
4258 | dev->driver->enable_vblank = i8xx_enable_vblank; |
4259 | dev->driver->disable_vblank = i8xx_disable_vblank; | |
7e22dbbb | 4260 | } else if (IS_GEN3(dev_priv)) { |
a266c7d5 CW |
4261 | dev->driver->irq_preinstall = i915_irq_preinstall; |
4262 | dev->driver->irq_postinstall = i915_irq_postinstall; | |
4263 | dev->driver->irq_uninstall = i915_irq_uninstall; | |
4264 | dev->driver->irq_handler = i915_irq_handler; | |
86e83e35 CW |
4265 | dev->driver->enable_vblank = i8xx_enable_vblank; |
4266 | dev->driver->disable_vblank = i8xx_disable_vblank; | |
c2798b19 | 4267 | } else { |
a266c7d5 CW |
4268 | dev->driver->irq_preinstall = i965_irq_preinstall; |
4269 | dev->driver->irq_postinstall = i965_irq_postinstall; | |
4270 | dev->driver->irq_uninstall = i965_irq_uninstall; | |
4271 | dev->driver->irq_handler = i965_irq_handler; | |
86e83e35 CW |
4272 | dev->driver->enable_vblank = i965_enable_vblank; |
4273 | dev->driver->disable_vblank = i965_disable_vblank; | |
c2798b19 | 4274 | } |
778eb334 VS |
4275 | if (I915_HAS_HOTPLUG(dev_priv)) |
4276 | dev_priv->display.hpd_irq_setup = i915_hpd_irq_setup; | |
f71d4af4 JB |
4277 | } |
4278 | } | |
20afbda2 | 4279 | |
fca52a55 DV |
4280 | /** |
4281 | * intel_irq_install - enables the hardware interrupt | |
4282 | * @dev_priv: i915 device instance | |
4283 | * | |
4284 | * This function enables the hardware interrupt handling, but leaves the hotplug | |
4285 | * handling still disabled. It is called after intel_irq_init(). | |
4286 | * | |
4287 | * In the driver load and resume code we need working interrupts in a few places | |
4288 | * but don't want to deal with the hassle of concurrent probe and hotplug | |
4289 | * workers. Hence the split into this two-stage approach. | |
4290 | */ | |
2aeb7d3a DV |
4291 | int intel_irq_install(struct drm_i915_private *dev_priv) |
4292 | { | |
4293 | /* | |
4294 | * We enable some interrupt sources in our postinstall hooks, so mark | |
4295 | * interrupts as enabled _before_ actually enabling them to avoid | |
4296 | * special cases in our ordering checks. | |
4297 | */ | |
4298 | dev_priv->pm.irqs_enabled = true; | |
4299 | ||
91c8a326 | 4300 | return drm_irq_install(&dev_priv->drm, dev_priv->drm.pdev->irq); |
2aeb7d3a DV |
4301 | } |
4302 | ||
fca52a55 DV |
4303 | /** |
4304 | * intel_irq_uninstall - finilizes all irq handling | |
4305 | * @dev_priv: i915 device instance | |
4306 | * | |
4307 | * This stops interrupt and hotplug handling and unregisters and frees all | |
4308 | * resources acquired in the init functions. | |
4309 | */ | |
2aeb7d3a DV |
4310 | void intel_irq_uninstall(struct drm_i915_private *dev_priv) |
4311 | { | |
91c8a326 | 4312 | drm_irq_uninstall(&dev_priv->drm); |
2aeb7d3a DV |
4313 | intel_hpd_cancel_work(dev_priv); |
4314 | dev_priv->pm.irqs_enabled = false; | |
4315 | } | |
4316 | ||
fca52a55 DV |
4317 | /** |
4318 | * intel_runtime_pm_disable_interrupts - runtime interrupt disabling | |
4319 | * @dev_priv: i915 device instance | |
4320 | * | |
4321 | * This function is used to disable interrupts at runtime, both in the runtime | |
4322 | * pm and the system suspend/resume code. | |
4323 | */ | |
b963291c | 4324 | void intel_runtime_pm_disable_interrupts(struct drm_i915_private *dev_priv) |
c67a470b | 4325 | { |
91c8a326 | 4326 | dev_priv->drm.driver->irq_uninstall(&dev_priv->drm); |
2aeb7d3a | 4327 | dev_priv->pm.irqs_enabled = false; |
91c8a326 | 4328 | synchronize_irq(dev_priv->drm.irq); |
c67a470b PZ |
4329 | } |
4330 | ||
fca52a55 DV |
4331 | /** |
4332 | * intel_runtime_pm_enable_interrupts - runtime interrupt enabling | |
4333 | * @dev_priv: i915 device instance | |
4334 | * | |
4335 | * This function is used to enable interrupts at runtime, both in the runtime | |
4336 | * pm and the system suspend/resume code. | |
4337 | */ | |
b963291c | 4338 | void intel_runtime_pm_enable_interrupts(struct drm_i915_private *dev_priv) |
c67a470b | 4339 | { |
2aeb7d3a | 4340 | dev_priv->pm.irqs_enabled = true; |
91c8a326 CW |
4341 | dev_priv->drm.driver->irq_preinstall(&dev_priv->drm); |
4342 | dev_priv->drm.driver->irq_postinstall(&dev_priv->drm); | |
c67a470b | 4343 | } |