]>
Commit | Line | Data |
---|---|---|
0d6aa60b | 1 | /* i915_irq.c -- IRQ support for the I915 -*- linux-c -*- |
1da177e4 | 2 | */ |
0d6aa60b | 3 | /* |
1da177e4 LT |
4 | * Copyright 2003 Tungsten Graphics, Inc., Cedar Park, Texas. |
5 | * All Rights Reserved. | |
bc54fd1a DA |
6 | * |
7 | * Permission is hereby granted, free of charge, to any person obtaining a | |
8 | * copy of this software and associated documentation files (the | |
9 | * "Software"), to deal in the Software without restriction, including | |
10 | * without limitation the rights to use, copy, modify, merge, publish, | |
11 | * distribute, sub license, and/or sell copies of the Software, and to | |
12 | * permit persons to whom the Software is furnished to do so, subject to | |
13 | * the following conditions: | |
14 | * | |
15 | * The above copyright notice and this permission notice (including the | |
16 | * next paragraph) shall be included in all copies or substantial portions | |
17 | * of the Software. | |
18 | * | |
19 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS | |
20 | * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF | |
21 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. | |
22 | * IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR | |
23 | * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, | |
24 | * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE | |
25 | * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE. | |
26 | * | |
0d6aa60b | 27 | */ |
1da177e4 | 28 | |
a70491cc JP |
29 | #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt |
30 | ||
63eeaf38 | 31 | #include <linux/sysrq.h> |
5a0e3ad6 | 32 | #include <linux/slab.h> |
b2c88f5b | 33 | #include <linux/circ_buf.h> |
760285e7 DH |
34 | #include <drm/drmP.h> |
35 | #include <drm/i915_drm.h> | |
1da177e4 | 36 | #include "i915_drv.h" |
1c5d22f7 | 37 | #include "i915_trace.h" |
79e53945 | 38 | #include "intel_drv.h" |
1da177e4 | 39 | |
e5868a31 EE |
40 | static const u32 hpd_ibx[] = { |
41 | [HPD_CRT] = SDE_CRT_HOTPLUG, | |
42 | [HPD_SDVO_B] = SDE_SDVOB_HOTPLUG, | |
43 | [HPD_PORT_B] = SDE_PORTB_HOTPLUG, | |
44 | [HPD_PORT_C] = SDE_PORTC_HOTPLUG, | |
45 | [HPD_PORT_D] = SDE_PORTD_HOTPLUG | |
46 | }; | |
47 | ||
48 | static const u32 hpd_cpt[] = { | |
49 | [HPD_CRT] = SDE_CRT_HOTPLUG_CPT, | |
73c352a2 | 50 | [HPD_SDVO_B] = SDE_SDVOB_HOTPLUG_CPT, |
e5868a31 EE |
51 | [HPD_PORT_B] = SDE_PORTB_HOTPLUG_CPT, |
52 | [HPD_PORT_C] = SDE_PORTC_HOTPLUG_CPT, | |
53 | [HPD_PORT_D] = SDE_PORTD_HOTPLUG_CPT | |
54 | }; | |
55 | ||
56 | static const u32 hpd_mask_i915[] = { | |
57 | [HPD_CRT] = CRT_HOTPLUG_INT_EN, | |
58 | [HPD_SDVO_B] = SDVOB_HOTPLUG_INT_EN, | |
59 | [HPD_SDVO_C] = SDVOC_HOTPLUG_INT_EN, | |
60 | [HPD_PORT_B] = PORTB_HOTPLUG_INT_EN, | |
61 | [HPD_PORT_C] = PORTC_HOTPLUG_INT_EN, | |
62 | [HPD_PORT_D] = PORTD_HOTPLUG_INT_EN | |
63 | }; | |
64 | ||
704cfb87 | 65 | static const u32 hpd_status_g4x[] = { |
e5868a31 EE |
66 | [HPD_CRT] = CRT_HOTPLUG_INT_STATUS, |
67 | [HPD_SDVO_B] = SDVOB_HOTPLUG_INT_STATUS_G4X, | |
68 | [HPD_SDVO_C] = SDVOC_HOTPLUG_INT_STATUS_G4X, | |
69 | [HPD_PORT_B] = PORTB_HOTPLUG_INT_STATUS, | |
70 | [HPD_PORT_C] = PORTC_HOTPLUG_INT_STATUS, | |
71 | [HPD_PORT_D] = PORTD_HOTPLUG_INT_STATUS | |
72 | }; | |
73 | ||
e5868a31 EE |
74 | static const u32 hpd_status_i915[] = { /* i915 and valleyview are the same */ |
75 | [HPD_CRT] = CRT_HOTPLUG_INT_STATUS, | |
76 | [HPD_SDVO_B] = SDVOB_HOTPLUG_INT_STATUS_I915, | |
77 | [HPD_SDVO_C] = SDVOC_HOTPLUG_INT_STATUS_I915, | |
78 | [HPD_PORT_B] = PORTB_HOTPLUG_INT_STATUS, | |
79 | [HPD_PORT_C] = PORTC_HOTPLUG_INT_STATUS, | |
80 | [HPD_PORT_D] = PORTD_HOTPLUG_INT_STATUS | |
81 | }; | |
82 | ||
5c502442 | 83 | /* IIR can theoretically queue up two events. Be paranoid. */ |
f86f3fb0 | 84 | #define GEN8_IRQ_RESET_NDX(type, which) do { \ |
5c502442 PZ |
85 | I915_WRITE(GEN8_##type##_IMR(which), 0xffffffff); \ |
86 | POSTING_READ(GEN8_##type##_IMR(which)); \ | |
87 | I915_WRITE(GEN8_##type##_IER(which), 0); \ | |
88 | I915_WRITE(GEN8_##type##_IIR(which), 0xffffffff); \ | |
89 | POSTING_READ(GEN8_##type##_IIR(which)); \ | |
90 | I915_WRITE(GEN8_##type##_IIR(which), 0xffffffff); \ | |
91 | POSTING_READ(GEN8_##type##_IIR(which)); \ | |
92 | } while (0) | |
93 | ||
f86f3fb0 | 94 | #define GEN5_IRQ_RESET(type) do { \ |
a9d356a6 | 95 | I915_WRITE(type##IMR, 0xffffffff); \ |
5c502442 | 96 | POSTING_READ(type##IMR); \ |
a9d356a6 | 97 | I915_WRITE(type##IER, 0); \ |
5c502442 PZ |
98 | I915_WRITE(type##IIR, 0xffffffff); \ |
99 | POSTING_READ(type##IIR); \ | |
100 | I915_WRITE(type##IIR, 0xffffffff); \ | |
101 | POSTING_READ(type##IIR); \ | |
a9d356a6 PZ |
102 | } while (0) |
103 | ||
337ba017 PZ |
104 | /* |
105 | * We should clear IMR at preinstall/uninstall, and just check at postinstall. | |
106 | */ | |
107 | #define GEN5_ASSERT_IIR_IS_ZERO(reg) do { \ | |
108 | u32 val = I915_READ(reg); \ | |
109 | if (val) { \ | |
110 | WARN(1, "Interrupt register 0x%x is not zero: 0x%08x\n", \ | |
111 | (reg), val); \ | |
112 | I915_WRITE((reg), 0xffffffff); \ | |
113 | POSTING_READ(reg); \ | |
114 | I915_WRITE((reg), 0xffffffff); \ | |
115 | POSTING_READ(reg); \ | |
116 | } \ | |
117 | } while (0) | |
118 | ||
35079899 | 119 | #define GEN8_IRQ_INIT_NDX(type, which, imr_val, ier_val) do { \ |
337ba017 | 120 | GEN5_ASSERT_IIR_IS_ZERO(GEN8_##type##_IIR(which)); \ |
35079899 PZ |
121 | I915_WRITE(GEN8_##type##_IMR(which), (imr_val)); \ |
122 | I915_WRITE(GEN8_##type##_IER(which), (ier_val)); \ | |
123 | POSTING_READ(GEN8_##type##_IER(which)); \ | |
124 | } while (0) | |
125 | ||
126 | #define GEN5_IRQ_INIT(type, imr_val, ier_val) do { \ | |
337ba017 | 127 | GEN5_ASSERT_IIR_IS_ZERO(type##IIR); \ |
35079899 PZ |
128 | I915_WRITE(type##IMR, (imr_val)); \ |
129 | I915_WRITE(type##IER, (ier_val)); \ | |
130 | POSTING_READ(type##IER); \ | |
131 | } while (0) | |
132 | ||
036a4a7d | 133 | /* For display hotplug interrupt */ |
995b6762 | 134 | static void |
2d1013dd | 135 | ironlake_enable_display_irq(struct drm_i915_private *dev_priv, u32 mask) |
036a4a7d | 136 | { |
4bc9d430 DV |
137 | assert_spin_locked(&dev_priv->irq_lock); |
138 | ||
730488b2 | 139 | if (WARN_ON(dev_priv->pm.irqs_disabled)) |
c67a470b | 140 | return; |
c67a470b | 141 | |
1ec14ad3 CW |
142 | if ((dev_priv->irq_mask & mask) != 0) { |
143 | dev_priv->irq_mask &= ~mask; | |
144 | I915_WRITE(DEIMR, dev_priv->irq_mask); | |
3143a2bf | 145 | POSTING_READ(DEIMR); |
036a4a7d ZW |
146 | } |
147 | } | |
148 | ||
0ff9800a | 149 | static void |
2d1013dd | 150 | ironlake_disable_display_irq(struct drm_i915_private *dev_priv, u32 mask) |
036a4a7d | 151 | { |
4bc9d430 DV |
152 | assert_spin_locked(&dev_priv->irq_lock); |
153 | ||
730488b2 | 154 | if (WARN_ON(dev_priv->pm.irqs_disabled)) |
c67a470b | 155 | return; |
c67a470b | 156 | |
1ec14ad3 CW |
157 | if ((dev_priv->irq_mask & mask) != mask) { |
158 | dev_priv->irq_mask |= mask; | |
159 | I915_WRITE(DEIMR, dev_priv->irq_mask); | |
3143a2bf | 160 | POSTING_READ(DEIMR); |
036a4a7d ZW |
161 | } |
162 | } | |
163 | ||
43eaea13 PZ |
164 | /** |
165 | * ilk_update_gt_irq - update GTIMR | |
166 | * @dev_priv: driver private | |
167 | * @interrupt_mask: mask of interrupt bits to update | |
168 | * @enabled_irq_mask: mask of interrupt bits to enable | |
169 | */ | |
170 | static void ilk_update_gt_irq(struct drm_i915_private *dev_priv, | |
171 | uint32_t interrupt_mask, | |
172 | uint32_t enabled_irq_mask) | |
173 | { | |
174 | assert_spin_locked(&dev_priv->irq_lock); | |
175 | ||
730488b2 | 176 | if (WARN_ON(dev_priv->pm.irqs_disabled)) |
c67a470b | 177 | return; |
c67a470b | 178 | |
43eaea13 PZ |
179 | dev_priv->gt_irq_mask &= ~interrupt_mask; |
180 | dev_priv->gt_irq_mask |= (~enabled_irq_mask & interrupt_mask); | |
181 | I915_WRITE(GTIMR, dev_priv->gt_irq_mask); | |
182 | POSTING_READ(GTIMR); | |
183 | } | |
184 | ||
185 | void ilk_enable_gt_irq(struct drm_i915_private *dev_priv, uint32_t mask) | |
186 | { | |
187 | ilk_update_gt_irq(dev_priv, mask, mask); | |
188 | } | |
189 | ||
190 | void ilk_disable_gt_irq(struct drm_i915_private *dev_priv, uint32_t mask) | |
191 | { | |
192 | ilk_update_gt_irq(dev_priv, mask, 0); | |
193 | } | |
194 | ||
edbfdb45 PZ |
195 | /** |
196 | * snb_update_pm_irq - update GEN6_PMIMR | |
197 | * @dev_priv: driver private | |
198 | * @interrupt_mask: mask of interrupt bits to update | |
199 | * @enabled_irq_mask: mask of interrupt bits to enable | |
200 | */ | |
201 | static void snb_update_pm_irq(struct drm_i915_private *dev_priv, | |
202 | uint32_t interrupt_mask, | |
203 | uint32_t enabled_irq_mask) | |
204 | { | |
605cd25b | 205 | uint32_t new_val; |
edbfdb45 PZ |
206 | |
207 | assert_spin_locked(&dev_priv->irq_lock); | |
208 | ||
730488b2 | 209 | if (WARN_ON(dev_priv->pm.irqs_disabled)) |
c67a470b | 210 | return; |
c67a470b | 211 | |
605cd25b | 212 | new_val = dev_priv->pm_irq_mask; |
f52ecbcf PZ |
213 | new_val &= ~interrupt_mask; |
214 | new_val |= (~enabled_irq_mask & interrupt_mask); | |
215 | ||
605cd25b PZ |
216 | if (new_val != dev_priv->pm_irq_mask) { |
217 | dev_priv->pm_irq_mask = new_val; | |
218 | I915_WRITE(GEN6_PMIMR, dev_priv->pm_irq_mask); | |
f52ecbcf PZ |
219 | POSTING_READ(GEN6_PMIMR); |
220 | } | |
edbfdb45 PZ |
221 | } |
222 | ||
223 | void snb_enable_pm_irq(struct drm_i915_private *dev_priv, uint32_t mask) | |
224 | { | |
225 | snb_update_pm_irq(dev_priv, mask, mask); | |
226 | } | |
227 | ||
228 | void snb_disable_pm_irq(struct drm_i915_private *dev_priv, uint32_t mask) | |
229 | { | |
230 | snb_update_pm_irq(dev_priv, mask, 0); | |
231 | } | |
232 | ||
8664281b PZ |
233 | static bool ivb_can_enable_err_int(struct drm_device *dev) |
234 | { | |
235 | struct drm_i915_private *dev_priv = dev->dev_private; | |
236 | struct intel_crtc *crtc; | |
237 | enum pipe pipe; | |
238 | ||
4bc9d430 DV |
239 | assert_spin_locked(&dev_priv->irq_lock); |
240 | ||
8664281b PZ |
241 | for_each_pipe(pipe) { |
242 | crtc = to_intel_crtc(dev_priv->pipe_to_crtc_mapping[pipe]); | |
243 | ||
244 | if (crtc->cpu_fifo_underrun_disabled) | |
245 | return false; | |
246 | } | |
247 | ||
248 | return true; | |
249 | } | |
250 | ||
0961021a BW |
251 | /** |
252 | * bdw_update_pm_irq - update GT interrupt 2 | |
253 | * @dev_priv: driver private | |
254 | * @interrupt_mask: mask of interrupt bits to update | |
255 | * @enabled_irq_mask: mask of interrupt bits to enable | |
256 | * | |
257 | * Copied from the snb function, updated with relevant register offsets | |
258 | */ | |
259 | static void bdw_update_pm_irq(struct drm_i915_private *dev_priv, | |
260 | uint32_t interrupt_mask, | |
261 | uint32_t enabled_irq_mask) | |
262 | { | |
263 | uint32_t new_val; | |
264 | ||
265 | assert_spin_locked(&dev_priv->irq_lock); | |
266 | ||
267 | if (WARN_ON(dev_priv->pm.irqs_disabled)) | |
268 | return; | |
269 | ||
270 | new_val = dev_priv->pm_irq_mask; | |
271 | new_val &= ~interrupt_mask; | |
272 | new_val |= (~enabled_irq_mask & interrupt_mask); | |
273 | ||
274 | if (new_val != dev_priv->pm_irq_mask) { | |
275 | dev_priv->pm_irq_mask = new_val; | |
276 | I915_WRITE(GEN8_GT_IMR(2), dev_priv->pm_irq_mask); | |
277 | POSTING_READ(GEN8_GT_IMR(2)); | |
278 | } | |
279 | } | |
280 | ||
281 | void bdw_enable_pm_irq(struct drm_i915_private *dev_priv, uint32_t mask) | |
282 | { | |
283 | bdw_update_pm_irq(dev_priv, mask, mask); | |
284 | } | |
285 | ||
286 | void bdw_disable_pm_irq(struct drm_i915_private *dev_priv, uint32_t mask) | |
287 | { | |
288 | bdw_update_pm_irq(dev_priv, mask, 0); | |
289 | } | |
290 | ||
8664281b PZ |
291 | static bool cpt_can_enable_serr_int(struct drm_device *dev) |
292 | { | |
293 | struct drm_i915_private *dev_priv = dev->dev_private; | |
294 | enum pipe pipe; | |
295 | struct intel_crtc *crtc; | |
296 | ||
fee884ed DV |
297 | assert_spin_locked(&dev_priv->irq_lock); |
298 | ||
8664281b PZ |
299 | for_each_pipe(pipe) { |
300 | crtc = to_intel_crtc(dev_priv->pipe_to_crtc_mapping[pipe]); | |
301 | ||
302 | if (crtc->pch_fifo_underrun_disabled) | |
303 | return false; | |
304 | } | |
305 | ||
306 | return true; | |
307 | } | |
308 | ||
56b80e1f VS |
309 | void i9xx_check_fifo_underruns(struct drm_device *dev) |
310 | { | |
311 | struct drm_i915_private *dev_priv = dev->dev_private; | |
312 | struct intel_crtc *crtc; | |
313 | unsigned long flags; | |
314 | ||
315 | spin_lock_irqsave(&dev_priv->irq_lock, flags); | |
316 | ||
317 | for_each_intel_crtc(dev, crtc) { | |
318 | u32 reg = PIPESTAT(crtc->pipe); | |
319 | u32 pipestat; | |
320 | ||
321 | if (crtc->cpu_fifo_underrun_disabled) | |
322 | continue; | |
323 | ||
324 | pipestat = I915_READ(reg) & 0xffff0000; | |
325 | if ((pipestat & PIPE_FIFO_UNDERRUN_STATUS) == 0) | |
326 | continue; | |
327 | ||
328 | I915_WRITE(reg, pipestat | PIPE_FIFO_UNDERRUN_STATUS); | |
329 | POSTING_READ(reg); | |
330 | ||
331 | DRM_ERROR("pipe %c underrun\n", pipe_name(crtc->pipe)); | |
332 | } | |
333 | ||
334 | spin_unlock_irqrestore(&dev_priv->irq_lock, flags); | |
335 | } | |
336 | ||
e69abff0 | 337 | static void i9xx_set_fifo_underrun_reporting(struct drm_device *dev, |
2ae2a50c DV |
338 | enum pipe pipe, |
339 | bool enable, bool old) | |
2d9d2b0b VS |
340 | { |
341 | struct drm_i915_private *dev_priv = dev->dev_private; | |
342 | u32 reg = PIPESTAT(pipe); | |
e69abff0 | 343 | u32 pipestat = I915_READ(reg) & 0xffff0000; |
2d9d2b0b VS |
344 | |
345 | assert_spin_locked(&dev_priv->irq_lock); | |
346 | ||
e69abff0 VS |
347 | if (enable) { |
348 | I915_WRITE(reg, pipestat | PIPE_FIFO_UNDERRUN_STATUS); | |
349 | POSTING_READ(reg); | |
350 | } else { | |
2ae2a50c | 351 | if (old && pipestat & PIPE_FIFO_UNDERRUN_STATUS) |
e69abff0 VS |
352 | DRM_ERROR("pipe %c underrun\n", pipe_name(pipe)); |
353 | } | |
2d9d2b0b VS |
354 | } |
355 | ||
8664281b PZ |
356 | static void ironlake_set_fifo_underrun_reporting(struct drm_device *dev, |
357 | enum pipe pipe, bool enable) | |
358 | { | |
359 | struct drm_i915_private *dev_priv = dev->dev_private; | |
360 | uint32_t bit = (pipe == PIPE_A) ? DE_PIPEA_FIFO_UNDERRUN : | |
361 | DE_PIPEB_FIFO_UNDERRUN; | |
362 | ||
363 | if (enable) | |
364 | ironlake_enable_display_irq(dev_priv, bit); | |
365 | else | |
366 | ironlake_disable_display_irq(dev_priv, bit); | |
367 | } | |
368 | ||
369 | static void ivybridge_set_fifo_underrun_reporting(struct drm_device *dev, | |
2ae2a50c DV |
370 | enum pipe pipe, |
371 | bool enable, bool old) | |
8664281b PZ |
372 | { |
373 | struct drm_i915_private *dev_priv = dev->dev_private; | |
8664281b | 374 | if (enable) { |
7336df65 DV |
375 | I915_WRITE(GEN7_ERR_INT, ERR_INT_FIFO_UNDERRUN(pipe)); |
376 | ||
8664281b PZ |
377 | if (!ivb_can_enable_err_int(dev)) |
378 | return; | |
379 | ||
8664281b PZ |
380 | ironlake_enable_display_irq(dev_priv, DE_ERR_INT_IVB); |
381 | } else { | |
382 | ironlake_disable_display_irq(dev_priv, DE_ERR_INT_IVB); | |
7336df65 | 383 | |
2ae2a50c DV |
384 | if (old && |
385 | I915_READ(GEN7_ERR_INT) & ERR_INT_FIFO_UNDERRUN(pipe)) { | |
823c6909 VS |
386 | DRM_ERROR("uncleared fifo underrun on pipe %c\n", |
387 | pipe_name(pipe)); | |
7336df65 | 388 | } |
8664281b PZ |
389 | } |
390 | } | |
391 | ||
38d83c96 DV |
392 | static void broadwell_set_fifo_underrun_reporting(struct drm_device *dev, |
393 | enum pipe pipe, bool enable) | |
394 | { | |
395 | struct drm_i915_private *dev_priv = dev->dev_private; | |
396 | ||
397 | assert_spin_locked(&dev_priv->irq_lock); | |
398 | ||
399 | if (enable) | |
400 | dev_priv->de_irq_mask[pipe] &= ~GEN8_PIPE_FIFO_UNDERRUN; | |
401 | else | |
402 | dev_priv->de_irq_mask[pipe] |= GEN8_PIPE_FIFO_UNDERRUN; | |
403 | I915_WRITE(GEN8_DE_PIPE_IMR(pipe), dev_priv->de_irq_mask[pipe]); | |
404 | POSTING_READ(GEN8_DE_PIPE_IMR(pipe)); | |
405 | } | |
406 | ||
fee884ed DV |
407 | /** |
408 | * ibx_display_interrupt_update - update SDEIMR | |
409 | * @dev_priv: driver private | |
410 | * @interrupt_mask: mask of interrupt bits to update | |
411 | * @enabled_irq_mask: mask of interrupt bits to enable | |
412 | */ | |
413 | static void ibx_display_interrupt_update(struct drm_i915_private *dev_priv, | |
414 | uint32_t interrupt_mask, | |
415 | uint32_t enabled_irq_mask) | |
416 | { | |
417 | uint32_t sdeimr = I915_READ(SDEIMR); | |
418 | sdeimr &= ~interrupt_mask; | |
419 | sdeimr |= (~enabled_irq_mask & interrupt_mask); | |
420 | ||
421 | assert_spin_locked(&dev_priv->irq_lock); | |
422 | ||
730488b2 | 423 | if (WARN_ON(dev_priv->pm.irqs_disabled)) |
c67a470b | 424 | return; |
c67a470b | 425 | |
fee884ed DV |
426 | I915_WRITE(SDEIMR, sdeimr); |
427 | POSTING_READ(SDEIMR); | |
428 | } | |
429 | #define ibx_enable_display_interrupt(dev_priv, bits) \ | |
430 | ibx_display_interrupt_update((dev_priv), (bits), (bits)) | |
431 | #define ibx_disable_display_interrupt(dev_priv, bits) \ | |
432 | ibx_display_interrupt_update((dev_priv), (bits), 0) | |
433 | ||
de28075d DV |
434 | static void ibx_set_fifo_underrun_reporting(struct drm_device *dev, |
435 | enum transcoder pch_transcoder, | |
8664281b PZ |
436 | bool enable) |
437 | { | |
8664281b | 438 | struct drm_i915_private *dev_priv = dev->dev_private; |
de28075d DV |
439 | uint32_t bit = (pch_transcoder == TRANSCODER_A) ? |
440 | SDE_TRANSA_FIFO_UNDER : SDE_TRANSB_FIFO_UNDER; | |
8664281b PZ |
441 | |
442 | if (enable) | |
fee884ed | 443 | ibx_enable_display_interrupt(dev_priv, bit); |
8664281b | 444 | else |
fee884ed | 445 | ibx_disable_display_interrupt(dev_priv, bit); |
8664281b PZ |
446 | } |
447 | ||
448 | static void cpt_set_fifo_underrun_reporting(struct drm_device *dev, | |
449 | enum transcoder pch_transcoder, | |
2ae2a50c | 450 | bool enable, bool old) |
8664281b PZ |
451 | { |
452 | struct drm_i915_private *dev_priv = dev->dev_private; | |
453 | ||
454 | if (enable) { | |
1dd246fb DV |
455 | I915_WRITE(SERR_INT, |
456 | SERR_INT_TRANS_FIFO_UNDERRUN(pch_transcoder)); | |
457 | ||
8664281b PZ |
458 | if (!cpt_can_enable_serr_int(dev)) |
459 | return; | |
460 | ||
fee884ed | 461 | ibx_enable_display_interrupt(dev_priv, SDE_ERROR_CPT); |
8664281b | 462 | } else { |
fee884ed | 463 | ibx_disable_display_interrupt(dev_priv, SDE_ERROR_CPT); |
1dd246fb | 464 | |
2ae2a50c DV |
465 | if (old && I915_READ(SERR_INT) & |
466 | SERR_INT_TRANS_FIFO_UNDERRUN(pch_transcoder)) { | |
823c6909 VS |
467 | DRM_ERROR("uncleared pch fifo underrun on pch transcoder %c\n", |
468 | transcoder_name(pch_transcoder)); | |
1dd246fb | 469 | } |
8664281b | 470 | } |
8664281b PZ |
471 | } |
472 | ||
473 | /** | |
474 | * intel_set_cpu_fifo_underrun_reporting - enable/disable FIFO underrun messages | |
475 | * @dev: drm device | |
476 | * @pipe: pipe | |
477 | * @enable: true if we want to report FIFO underrun errors, false otherwise | |
478 | * | |
479 | * This function makes us disable or enable CPU fifo underruns for a specific | |
480 | * pipe. Notice that on some Gens (e.g. IVB, HSW), disabling FIFO underrun | |
481 | * reporting for one pipe may also disable all the other CPU error interruts for | |
482 | * the other pipes, due to the fact that there's just one interrupt mask/enable | |
483 | * bit for all the pipes. | |
484 | * | |
485 | * Returns the previous state of underrun reporting. | |
486 | */ | |
c5ab3bc0 DV |
487 | static bool __intel_set_cpu_fifo_underrun_reporting(struct drm_device *dev, |
488 | enum pipe pipe, bool enable) | |
8664281b PZ |
489 | { |
490 | struct drm_i915_private *dev_priv = dev->dev_private; | |
491 | struct drm_crtc *crtc = dev_priv->pipe_to_crtc_mapping[pipe]; | |
492 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
2ae2a50c | 493 | bool old; |
8664281b | 494 | |
77961eb9 ID |
495 | assert_spin_locked(&dev_priv->irq_lock); |
496 | ||
2ae2a50c | 497 | old = !intel_crtc->cpu_fifo_underrun_disabled; |
8664281b PZ |
498 | intel_crtc->cpu_fifo_underrun_disabled = !enable; |
499 | ||
e69abff0 | 500 | if (INTEL_INFO(dev)->gen < 5 || IS_VALLEYVIEW(dev)) |
2ae2a50c | 501 | i9xx_set_fifo_underrun_reporting(dev, pipe, enable, old); |
2d9d2b0b | 502 | else if (IS_GEN5(dev) || IS_GEN6(dev)) |
8664281b PZ |
503 | ironlake_set_fifo_underrun_reporting(dev, pipe, enable); |
504 | else if (IS_GEN7(dev)) | |
2ae2a50c | 505 | ivybridge_set_fifo_underrun_reporting(dev, pipe, enable, old); |
38d83c96 DV |
506 | else if (IS_GEN8(dev)) |
507 | broadwell_set_fifo_underrun_reporting(dev, pipe, enable); | |
8664281b | 508 | |
2ae2a50c | 509 | return old; |
f88d42f1 ID |
510 | } |
511 | ||
512 | bool intel_set_cpu_fifo_underrun_reporting(struct drm_device *dev, | |
513 | enum pipe pipe, bool enable) | |
514 | { | |
515 | struct drm_i915_private *dev_priv = dev->dev_private; | |
516 | unsigned long flags; | |
517 | bool ret; | |
518 | ||
519 | spin_lock_irqsave(&dev_priv->irq_lock, flags); | |
520 | ret = __intel_set_cpu_fifo_underrun_reporting(dev, pipe, enable); | |
8664281b | 521 | spin_unlock_irqrestore(&dev_priv->irq_lock, flags); |
f88d42f1 | 522 | |
8664281b PZ |
523 | return ret; |
524 | } | |
525 | ||
91d181dd ID |
526 | static bool __cpu_fifo_underrun_reporting_enabled(struct drm_device *dev, |
527 | enum pipe pipe) | |
528 | { | |
529 | struct drm_i915_private *dev_priv = dev->dev_private; | |
530 | struct drm_crtc *crtc = dev_priv->pipe_to_crtc_mapping[pipe]; | |
531 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
532 | ||
533 | return !intel_crtc->cpu_fifo_underrun_disabled; | |
534 | } | |
535 | ||
8664281b PZ |
536 | /** |
537 | * intel_set_pch_fifo_underrun_reporting - enable/disable FIFO underrun messages | |
538 | * @dev: drm device | |
539 | * @pch_transcoder: the PCH transcoder (same as pipe on IVB and older) | |
540 | * @enable: true if we want to report FIFO underrun errors, false otherwise | |
541 | * | |
542 | * This function makes us disable or enable PCH fifo underruns for a specific | |
543 | * PCH transcoder. Notice that on some PCHs (e.g. CPT/PPT), disabling FIFO | |
544 | * underrun reporting for one transcoder may also disable all the other PCH | |
545 | * error interruts for the other transcoders, due to the fact that there's just | |
546 | * one interrupt mask/enable bit for all the transcoders. | |
547 | * | |
548 | * Returns the previous state of underrun reporting. | |
549 | */ | |
550 | bool intel_set_pch_fifo_underrun_reporting(struct drm_device *dev, | |
551 | enum transcoder pch_transcoder, | |
552 | bool enable) | |
553 | { | |
554 | struct drm_i915_private *dev_priv = dev->dev_private; | |
de28075d DV |
555 | struct drm_crtc *crtc = dev_priv->pipe_to_crtc_mapping[pch_transcoder]; |
556 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
8664281b | 557 | unsigned long flags; |
2ae2a50c | 558 | bool old; |
8664281b | 559 | |
de28075d DV |
560 | /* |
561 | * NOTE: Pre-LPT has a fixed cpu pipe -> pch transcoder mapping, but LPT | |
562 | * has only one pch transcoder A that all pipes can use. To avoid racy | |
563 | * pch transcoder -> pipe lookups from interrupt code simply store the | |
564 | * underrun statistics in crtc A. Since we never expose this anywhere | |
565 | * nor use it outside of the fifo underrun code here using the "wrong" | |
566 | * crtc on LPT won't cause issues. | |
567 | */ | |
8664281b PZ |
568 | |
569 | spin_lock_irqsave(&dev_priv->irq_lock, flags); | |
570 | ||
2ae2a50c | 571 | old = !intel_crtc->pch_fifo_underrun_disabled; |
8664281b PZ |
572 | intel_crtc->pch_fifo_underrun_disabled = !enable; |
573 | ||
574 | if (HAS_PCH_IBX(dev)) | |
de28075d | 575 | ibx_set_fifo_underrun_reporting(dev, pch_transcoder, enable); |
8664281b | 576 | else |
2ae2a50c | 577 | cpt_set_fifo_underrun_reporting(dev, pch_transcoder, enable, old); |
8664281b | 578 | |
8664281b | 579 | spin_unlock_irqrestore(&dev_priv->irq_lock, flags); |
2ae2a50c | 580 | return old; |
8664281b PZ |
581 | } |
582 | ||
583 | ||
b5ea642a | 584 | static void |
755e9019 ID |
585 | __i915_enable_pipestat(struct drm_i915_private *dev_priv, enum pipe pipe, |
586 | u32 enable_mask, u32 status_mask) | |
7c463586 | 587 | { |
46c06a30 | 588 | u32 reg = PIPESTAT(pipe); |
755e9019 | 589 | u32 pipestat = I915_READ(reg) & PIPESTAT_INT_ENABLE_MASK; |
7c463586 | 590 | |
b79480ba DV |
591 | assert_spin_locked(&dev_priv->irq_lock); |
592 | ||
04feced9 VS |
593 | if (WARN_ONCE(enable_mask & ~PIPESTAT_INT_ENABLE_MASK || |
594 | status_mask & ~PIPESTAT_INT_STATUS_MASK, | |
595 | "pipe %c: enable_mask=0x%x, status_mask=0x%x\n", | |
596 | pipe_name(pipe), enable_mask, status_mask)) | |
755e9019 ID |
597 | return; |
598 | ||
599 | if ((pipestat & enable_mask) == enable_mask) | |
46c06a30 VS |
600 | return; |
601 | ||
91d181dd ID |
602 | dev_priv->pipestat_irq_mask[pipe] |= status_mask; |
603 | ||
46c06a30 | 604 | /* Enable the interrupt, clear any pending status */ |
755e9019 | 605 | pipestat |= enable_mask | status_mask; |
46c06a30 VS |
606 | I915_WRITE(reg, pipestat); |
607 | POSTING_READ(reg); | |
7c463586 KP |
608 | } |
609 | ||
b5ea642a | 610 | static void |
755e9019 ID |
611 | __i915_disable_pipestat(struct drm_i915_private *dev_priv, enum pipe pipe, |
612 | u32 enable_mask, u32 status_mask) | |
7c463586 | 613 | { |
46c06a30 | 614 | u32 reg = PIPESTAT(pipe); |
755e9019 | 615 | u32 pipestat = I915_READ(reg) & PIPESTAT_INT_ENABLE_MASK; |
7c463586 | 616 | |
b79480ba DV |
617 | assert_spin_locked(&dev_priv->irq_lock); |
618 | ||
04feced9 VS |
619 | if (WARN_ONCE(enable_mask & ~PIPESTAT_INT_ENABLE_MASK || |
620 | status_mask & ~PIPESTAT_INT_STATUS_MASK, | |
621 | "pipe %c: enable_mask=0x%x, status_mask=0x%x\n", | |
622 | pipe_name(pipe), enable_mask, status_mask)) | |
46c06a30 VS |
623 | return; |
624 | ||
755e9019 ID |
625 | if ((pipestat & enable_mask) == 0) |
626 | return; | |
627 | ||
91d181dd ID |
628 | dev_priv->pipestat_irq_mask[pipe] &= ~status_mask; |
629 | ||
755e9019 | 630 | pipestat &= ~enable_mask; |
46c06a30 VS |
631 | I915_WRITE(reg, pipestat); |
632 | POSTING_READ(reg); | |
7c463586 KP |
633 | } |
634 | ||
10c59c51 ID |
635 | static u32 vlv_get_pipestat_enable_mask(struct drm_device *dev, u32 status_mask) |
636 | { | |
637 | u32 enable_mask = status_mask << 16; | |
638 | ||
639 | /* | |
724a6905 VS |
640 | * On pipe A we don't support the PSR interrupt yet, |
641 | * on pipe B and C the same bit MBZ. | |
10c59c51 ID |
642 | */ |
643 | if (WARN_ON_ONCE(status_mask & PIPE_A_PSR_STATUS_VLV)) | |
644 | return 0; | |
724a6905 VS |
645 | /* |
646 | * On pipe B and C we don't support the PSR interrupt yet, on pipe | |
647 | * A the same bit is for perf counters which we don't use either. | |
648 | */ | |
649 | if (WARN_ON_ONCE(status_mask & PIPE_B_PSR_STATUS_VLV)) | |
650 | return 0; | |
10c59c51 ID |
651 | |
652 | enable_mask &= ~(PIPE_FIFO_UNDERRUN_STATUS | | |
653 | SPRITE0_FLIP_DONE_INT_EN_VLV | | |
654 | SPRITE1_FLIP_DONE_INT_EN_VLV); | |
655 | if (status_mask & SPRITE0_FLIP_DONE_INT_STATUS_VLV) | |
656 | enable_mask |= SPRITE0_FLIP_DONE_INT_EN_VLV; | |
657 | if (status_mask & SPRITE1_FLIP_DONE_INT_STATUS_VLV) | |
658 | enable_mask |= SPRITE1_FLIP_DONE_INT_EN_VLV; | |
659 | ||
660 | return enable_mask; | |
661 | } | |
662 | ||
755e9019 ID |
663 | void |
664 | i915_enable_pipestat(struct drm_i915_private *dev_priv, enum pipe pipe, | |
665 | u32 status_mask) | |
666 | { | |
667 | u32 enable_mask; | |
668 | ||
10c59c51 ID |
669 | if (IS_VALLEYVIEW(dev_priv->dev)) |
670 | enable_mask = vlv_get_pipestat_enable_mask(dev_priv->dev, | |
671 | status_mask); | |
672 | else | |
673 | enable_mask = status_mask << 16; | |
755e9019 ID |
674 | __i915_enable_pipestat(dev_priv, pipe, enable_mask, status_mask); |
675 | } | |
676 | ||
677 | void | |
678 | i915_disable_pipestat(struct drm_i915_private *dev_priv, enum pipe pipe, | |
679 | u32 status_mask) | |
680 | { | |
681 | u32 enable_mask; | |
682 | ||
10c59c51 ID |
683 | if (IS_VALLEYVIEW(dev_priv->dev)) |
684 | enable_mask = vlv_get_pipestat_enable_mask(dev_priv->dev, | |
685 | status_mask); | |
686 | else | |
687 | enable_mask = status_mask << 16; | |
755e9019 ID |
688 | __i915_disable_pipestat(dev_priv, pipe, enable_mask, status_mask); |
689 | } | |
690 | ||
01c66889 | 691 | /** |
f49e38dd | 692 | * i915_enable_asle_pipestat - enable ASLE pipestat for OpRegion |
01c66889 | 693 | */ |
f49e38dd | 694 | static void i915_enable_asle_pipestat(struct drm_device *dev) |
01c66889 | 695 | { |
2d1013dd | 696 | struct drm_i915_private *dev_priv = dev->dev_private; |
1ec14ad3 CW |
697 | unsigned long irqflags; |
698 | ||
f49e38dd JN |
699 | if (!dev_priv->opregion.asle || !IS_MOBILE(dev)) |
700 | return; | |
701 | ||
1ec14ad3 | 702 | spin_lock_irqsave(&dev_priv->irq_lock, irqflags); |
01c66889 | 703 | |
755e9019 | 704 | i915_enable_pipestat(dev_priv, PIPE_B, PIPE_LEGACY_BLC_EVENT_STATUS); |
f898780b | 705 | if (INTEL_INFO(dev)->gen >= 4) |
3b6c42e8 | 706 | i915_enable_pipestat(dev_priv, PIPE_A, |
755e9019 | 707 | PIPE_LEGACY_BLC_EVENT_STATUS); |
1ec14ad3 CW |
708 | |
709 | spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags); | |
01c66889 ZY |
710 | } |
711 | ||
0a3e67a4 JB |
712 | /** |
713 | * i915_pipe_enabled - check if a pipe is enabled | |
714 | * @dev: DRM device | |
715 | * @pipe: pipe to check | |
716 | * | |
717 | * Reading certain registers when the pipe is disabled can hang the chip. | |
718 | * Use this routine to make sure the PLL is running and the pipe is active | |
719 | * before reading such registers if unsure. | |
720 | */ | |
721 | static int | |
722 | i915_pipe_enabled(struct drm_device *dev, int pipe) | |
723 | { | |
2d1013dd | 724 | struct drm_i915_private *dev_priv = dev->dev_private; |
702e7a56 | 725 | |
a01025af DV |
726 | if (drm_core_check_feature(dev, DRIVER_MODESET)) { |
727 | /* Locking is horribly broken here, but whatever. */ | |
728 | struct drm_crtc *crtc = dev_priv->pipe_to_crtc_mapping[pipe]; | |
729 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
71f8ba6b | 730 | |
a01025af DV |
731 | return intel_crtc->active; |
732 | } else { | |
733 | return I915_READ(PIPECONF(pipe)) & PIPECONF_ENABLE; | |
734 | } | |
0a3e67a4 JB |
735 | } |
736 | ||
f75f3746 VS |
737 | /* |
738 | * This timing diagram depicts the video signal in and | |
739 | * around the vertical blanking period. | |
740 | * | |
741 | * Assumptions about the fictitious mode used in this example: | |
742 | * vblank_start >= 3 | |
743 | * vsync_start = vblank_start + 1 | |
744 | * vsync_end = vblank_start + 2 | |
745 | * vtotal = vblank_start + 3 | |
746 | * | |
747 | * start of vblank: | |
748 | * latch double buffered registers | |
749 | * increment frame counter (ctg+) | |
750 | * generate start of vblank interrupt (gen4+) | |
751 | * | | |
752 | * | frame start: | |
753 | * | generate frame start interrupt (aka. vblank interrupt) (gmch) | |
754 | * | may be shifted forward 1-3 extra lines via PIPECONF | |
755 | * | | | |
756 | * | | start of vsync: | |
757 | * | | generate vsync interrupt | |
758 | * | | | | |
759 | * ___xxxx___ ___xxxx___ ___xxxx___ ___xxxx___ ___xxxx___ ___xxxx | |
760 | * . \hs/ . \hs/ \hs/ \hs/ . \hs/ | |
761 | * ----va---> <-----------------vb--------------------> <--------va------------- | |
762 | * | | <----vs-----> | | |
763 | * -vbs-----> <---vbs+1---> <---vbs+2---> <-----0-----> <-----1-----> <-----2--- (scanline counter gen2) | |
764 | * -vbs-2---> <---vbs-1---> <---vbs-----> <---vbs+1---> <---vbs+2---> <-----0--- (scanline counter gen3+) | |
765 | * -vbs-2---> <---vbs-2---> <---vbs-1---> <---vbs-----> <---vbs+1---> <---vbs+2- (scanline counter hsw+ hdmi) | |
766 | * | | | | |
767 | * last visible pixel first visible pixel | |
768 | * | increment frame counter (gen3/4) | |
769 | * pixel counter = vblank_start * htotal pixel counter = 0 (gen3/4) | |
770 | * | |
771 | * x = horizontal active | |
772 | * _ = horizontal blanking | |
773 | * hs = horizontal sync | |
774 | * va = vertical active | |
775 | * vb = vertical blanking | |
776 | * vs = vertical sync | |
777 | * vbs = vblank_start (number) | |
778 | * | |
779 | * Summary: | |
780 | * - most events happen at the start of horizontal sync | |
781 | * - frame start happens at the start of horizontal blank, 1-4 lines | |
782 | * (depending on PIPECONF settings) after the start of vblank | |
783 | * - gen3/4 pixel and frame counter are synchronized with the start | |
784 | * of horizontal active on the first line of vertical active | |
785 | */ | |
786 | ||
4cdb83ec VS |
787 | static u32 i8xx_get_vblank_counter(struct drm_device *dev, int pipe) |
788 | { | |
789 | /* Gen2 doesn't have a hardware frame counter */ | |
790 | return 0; | |
791 | } | |
792 | ||
42f52ef8 KP |
793 | /* Called from drm generic code, passed a 'crtc', which |
794 | * we use as a pipe index | |
795 | */ | |
f71d4af4 | 796 | static u32 i915_get_vblank_counter(struct drm_device *dev, int pipe) |
0a3e67a4 | 797 | { |
2d1013dd | 798 | struct drm_i915_private *dev_priv = dev->dev_private; |
0a3e67a4 JB |
799 | unsigned long high_frame; |
800 | unsigned long low_frame; | |
0b2a8e09 | 801 | u32 high1, high2, low, pixel, vbl_start, hsync_start, htotal; |
0a3e67a4 JB |
802 | |
803 | if (!i915_pipe_enabled(dev, pipe)) { | |
44d98a61 | 804 | DRM_DEBUG_DRIVER("trying to get vblank count for disabled " |
9db4a9c7 | 805 | "pipe %c\n", pipe_name(pipe)); |
0a3e67a4 JB |
806 | return 0; |
807 | } | |
808 | ||
391f75e2 VS |
809 | if (drm_core_check_feature(dev, DRIVER_MODESET)) { |
810 | struct intel_crtc *intel_crtc = | |
811 | to_intel_crtc(dev_priv->pipe_to_crtc_mapping[pipe]); | |
812 | const struct drm_display_mode *mode = | |
813 | &intel_crtc->config.adjusted_mode; | |
814 | ||
0b2a8e09 VS |
815 | htotal = mode->crtc_htotal; |
816 | hsync_start = mode->crtc_hsync_start; | |
817 | vbl_start = mode->crtc_vblank_start; | |
818 | if (mode->flags & DRM_MODE_FLAG_INTERLACE) | |
819 | vbl_start = DIV_ROUND_UP(vbl_start, 2); | |
391f75e2 | 820 | } else { |
a2d213dd | 821 | enum transcoder cpu_transcoder = (enum transcoder) pipe; |
391f75e2 VS |
822 | |
823 | htotal = ((I915_READ(HTOTAL(cpu_transcoder)) >> 16) & 0x1fff) + 1; | |
0b2a8e09 | 824 | hsync_start = (I915_READ(HSYNC(cpu_transcoder)) & 0x1fff) + 1; |
391f75e2 | 825 | vbl_start = (I915_READ(VBLANK(cpu_transcoder)) & 0x1fff) + 1; |
0b2a8e09 VS |
826 | if ((I915_READ(PIPECONF(cpu_transcoder)) & |
827 | PIPECONF_INTERLACE_MASK) != PIPECONF_PROGRESSIVE) | |
828 | vbl_start = DIV_ROUND_UP(vbl_start, 2); | |
391f75e2 VS |
829 | } |
830 | ||
0b2a8e09 VS |
831 | /* Convert to pixel count */ |
832 | vbl_start *= htotal; | |
833 | ||
834 | /* Start of vblank event occurs at start of hsync */ | |
835 | vbl_start -= htotal - hsync_start; | |
836 | ||
9db4a9c7 JB |
837 | high_frame = PIPEFRAME(pipe); |
838 | low_frame = PIPEFRAMEPIXEL(pipe); | |
5eddb70b | 839 | |
0a3e67a4 JB |
840 | /* |
841 | * High & low register fields aren't synchronized, so make sure | |
842 | * we get a low value that's stable across two reads of the high | |
843 | * register. | |
844 | */ | |
845 | do { | |
5eddb70b | 846 | high1 = I915_READ(high_frame) & PIPE_FRAME_HIGH_MASK; |
391f75e2 | 847 | low = I915_READ(low_frame); |
5eddb70b | 848 | high2 = I915_READ(high_frame) & PIPE_FRAME_HIGH_MASK; |
0a3e67a4 JB |
849 | } while (high1 != high2); |
850 | ||
5eddb70b | 851 | high1 >>= PIPE_FRAME_HIGH_SHIFT; |
391f75e2 | 852 | pixel = low & PIPE_PIXEL_MASK; |
5eddb70b | 853 | low >>= PIPE_FRAME_LOW_SHIFT; |
391f75e2 VS |
854 | |
855 | /* | |
856 | * The frame counter increments at beginning of active. | |
857 | * Cook up a vblank counter by also checking the pixel | |
858 | * counter against vblank start. | |
859 | */ | |
edc08d0a | 860 | return (((high1 << 8) | low) + (pixel >= vbl_start)) & 0xffffff; |
0a3e67a4 JB |
861 | } |
862 | ||
f71d4af4 | 863 | static u32 gm45_get_vblank_counter(struct drm_device *dev, int pipe) |
9880b7a5 | 864 | { |
2d1013dd | 865 | struct drm_i915_private *dev_priv = dev->dev_private; |
9db4a9c7 | 866 | int reg = PIPE_FRMCOUNT_GM45(pipe); |
9880b7a5 JB |
867 | |
868 | if (!i915_pipe_enabled(dev, pipe)) { | |
44d98a61 | 869 | DRM_DEBUG_DRIVER("trying to get vblank count for disabled " |
9db4a9c7 | 870 | "pipe %c\n", pipe_name(pipe)); |
9880b7a5 JB |
871 | return 0; |
872 | } | |
873 | ||
874 | return I915_READ(reg); | |
875 | } | |
876 | ||
ad3543ed MK |
877 | /* raw reads, only for fast reads of display block, no need for forcewake etc. */ |
878 | #define __raw_i915_read32(dev_priv__, reg__) readl((dev_priv__)->regs + (reg__)) | |
ad3543ed | 879 | |
a225f079 VS |
880 | static int __intel_get_crtc_scanline(struct intel_crtc *crtc) |
881 | { | |
882 | struct drm_device *dev = crtc->base.dev; | |
883 | struct drm_i915_private *dev_priv = dev->dev_private; | |
884 | const struct drm_display_mode *mode = &crtc->config.adjusted_mode; | |
885 | enum pipe pipe = crtc->pipe; | |
80715b2f | 886 | int position, vtotal; |
a225f079 | 887 | |
80715b2f | 888 | vtotal = mode->crtc_vtotal; |
a225f079 VS |
889 | if (mode->flags & DRM_MODE_FLAG_INTERLACE) |
890 | vtotal /= 2; | |
891 | ||
892 | if (IS_GEN2(dev)) | |
893 | position = __raw_i915_read32(dev_priv, PIPEDSL(pipe)) & DSL_LINEMASK_GEN2; | |
894 | else | |
895 | position = __raw_i915_read32(dev_priv, PIPEDSL(pipe)) & DSL_LINEMASK_GEN3; | |
896 | ||
897 | /* | |
80715b2f VS |
898 | * See update_scanline_offset() for the details on the |
899 | * scanline_offset adjustment. | |
a225f079 | 900 | */ |
80715b2f | 901 | return (position + crtc->scanline_offset) % vtotal; |
a225f079 VS |
902 | } |
903 | ||
f71d4af4 | 904 | static int i915_get_crtc_scanoutpos(struct drm_device *dev, int pipe, |
abca9e45 VS |
905 | unsigned int flags, int *vpos, int *hpos, |
906 | ktime_t *stime, ktime_t *etime) | |
0af7e4df | 907 | { |
c2baf4b7 VS |
908 | struct drm_i915_private *dev_priv = dev->dev_private; |
909 | struct drm_crtc *crtc = dev_priv->pipe_to_crtc_mapping[pipe]; | |
910 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
911 | const struct drm_display_mode *mode = &intel_crtc->config.adjusted_mode; | |
3aa18df8 | 912 | int position; |
78e8fc6b | 913 | int vbl_start, vbl_end, hsync_start, htotal, vtotal; |
0af7e4df MK |
914 | bool in_vbl = true; |
915 | int ret = 0; | |
ad3543ed | 916 | unsigned long irqflags; |
0af7e4df | 917 | |
c2baf4b7 | 918 | if (!intel_crtc->active) { |
0af7e4df | 919 | DRM_DEBUG_DRIVER("trying to get scanoutpos for disabled " |
9db4a9c7 | 920 | "pipe %c\n", pipe_name(pipe)); |
0af7e4df MK |
921 | return 0; |
922 | } | |
923 | ||
c2baf4b7 | 924 | htotal = mode->crtc_htotal; |
78e8fc6b | 925 | hsync_start = mode->crtc_hsync_start; |
c2baf4b7 VS |
926 | vtotal = mode->crtc_vtotal; |
927 | vbl_start = mode->crtc_vblank_start; | |
928 | vbl_end = mode->crtc_vblank_end; | |
0af7e4df | 929 | |
d31faf65 VS |
930 | if (mode->flags & DRM_MODE_FLAG_INTERLACE) { |
931 | vbl_start = DIV_ROUND_UP(vbl_start, 2); | |
932 | vbl_end /= 2; | |
933 | vtotal /= 2; | |
934 | } | |
935 | ||
c2baf4b7 VS |
936 | ret |= DRM_SCANOUTPOS_VALID | DRM_SCANOUTPOS_ACCURATE; |
937 | ||
ad3543ed MK |
938 | /* |
939 | * Lock uncore.lock, as we will do multiple timing critical raw | |
940 | * register reads, potentially with preemption disabled, so the | |
941 | * following code must not block on uncore.lock. | |
942 | */ | |
943 | spin_lock_irqsave(&dev_priv->uncore.lock, irqflags); | |
78e8fc6b | 944 | |
ad3543ed MK |
945 | /* preempt_disable_rt() should go right here in PREEMPT_RT patchset. */ |
946 | ||
947 | /* Get optional system timestamp before query. */ | |
948 | if (stime) | |
949 | *stime = ktime_get(); | |
950 | ||
7c06b08a | 951 | if (IS_GEN2(dev) || IS_G4X(dev) || INTEL_INFO(dev)->gen >= 5) { |
0af7e4df MK |
952 | /* No obvious pixelcount register. Only query vertical |
953 | * scanout position from Display scan line register. | |
954 | */ | |
a225f079 | 955 | position = __intel_get_crtc_scanline(intel_crtc); |
0af7e4df MK |
956 | } else { |
957 | /* Have access to pixelcount since start of frame. | |
958 | * We can split this into vertical and horizontal | |
959 | * scanout position. | |
960 | */ | |
ad3543ed | 961 | position = (__raw_i915_read32(dev_priv, PIPEFRAMEPIXEL(pipe)) & PIPE_PIXEL_MASK) >> PIPE_PIXEL_SHIFT; |
0af7e4df | 962 | |
3aa18df8 VS |
963 | /* convert to pixel counts */ |
964 | vbl_start *= htotal; | |
965 | vbl_end *= htotal; | |
966 | vtotal *= htotal; | |
78e8fc6b | 967 | |
7e78f1cb VS |
968 | /* |
969 | * In interlaced modes, the pixel counter counts all pixels, | |
970 | * so one field will have htotal more pixels. In order to avoid | |
971 | * the reported position from jumping backwards when the pixel | |
972 | * counter is beyond the length of the shorter field, just | |
973 | * clamp the position the length of the shorter field. This | |
974 | * matches how the scanline counter based position works since | |
975 | * the scanline counter doesn't count the two half lines. | |
976 | */ | |
977 | if (position >= vtotal) | |
978 | position = vtotal - 1; | |
979 | ||
78e8fc6b VS |
980 | /* |
981 | * Start of vblank interrupt is triggered at start of hsync, | |
982 | * just prior to the first active line of vblank. However we | |
983 | * consider lines to start at the leading edge of horizontal | |
984 | * active. So, should we get here before we've crossed into | |
985 | * the horizontal active of the first line in vblank, we would | |
986 | * not set the DRM_SCANOUTPOS_INVBL flag. In order to fix that, | |
987 | * always add htotal-hsync_start to the current pixel position. | |
988 | */ | |
989 | position = (position + htotal - hsync_start) % vtotal; | |
0af7e4df MK |
990 | } |
991 | ||
ad3543ed MK |
992 | /* Get optional system timestamp after query. */ |
993 | if (etime) | |
994 | *etime = ktime_get(); | |
995 | ||
996 | /* preempt_enable_rt() should go right here in PREEMPT_RT patchset. */ | |
997 | ||
998 | spin_unlock_irqrestore(&dev_priv->uncore.lock, irqflags); | |
999 | ||
3aa18df8 VS |
1000 | in_vbl = position >= vbl_start && position < vbl_end; |
1001 | ||
1002 | /* | |
1003 | * While in vblank, position will be negative | |
1004 | * counting up towards 0 at vbl_end. And outside | |
1005 | * vblank, position will be positive counting | |
1006 | * up since vbl_end. | |
1007 | */ | |
1008 | if (position >= vbl_start) | |
1009 | position -= vbl_end; | |
1010 | else | |
1011 | position += vtotal - vbl_end; | |
0af7e4df | 1012 | |
7c06b08a | 1013 | if (IS_GEN2(dev) || IS_G4X(dev) || INTEL_INFO(dev)->gen >= 5) { |
3aa18df8 VS |
1014 | *vpos = position; |
1015 | *hpos = 0; | |
1016 | } else { | |
1017 | *vpos = position / htotal; | |
1018 | *hpos = position - (*vpos * htotal); | |
1019 | } | |
0af7e4df | 1020 | |
0af7e4df MK |
1021 | /* In vblank? */ |
1022 | if (in_vbl) | |
1023 | ret |= DRM_SCANOUTPOS_INVBL; | |
1024 | ||
1025 | return ret; | |
1026 | } | |
1027 | ||
a225f079 VS |
1028 | int intel_get_crtc_scanline(struct intel_crtc *crtc) |
1029 | { | |
1030 | struct drm_i915_private *dev_priv = crtc->base.dev->dev_private; | |
1031 | unsigned long irqflags; | |
1032 | int position; | |
1033 | ||
1034 | spin_lock_irqsave(&dev_priv->uncore.lock, irqflags); | |
1035 | position = __intel_get_crtc_scanline(crtc); | |
1036 | spin_unlock_irqrestore(&dev_priv->uncore.lock, irqflags); | |
1037 | ||
1038 | return position; | |
1039 | } | |
1040 | ||
f71d4af4 | 1041 | static int i915_get_vblank_timestamp(struct drm_device *dev, int pipe, |
0af7e4df MK |
1042 | int *max_error, |
1043 | struct timeval *vblank_time, | |
1044 | unsigned flags) | |
1045 | { | |
4041b853 | 1046 | struct drm_crtc *crtc; |
0af7e4df | 1047 | |
7eb552ae | 1048 | if (pipe < 0 || pipe >= INTEL_INFO(dev)->num_pipes) { |
4041b853 | 1049 | DRM_ERROR("Invalid crtc %d\n", pipe); |
0af7e4df MK |
1050 | return -EINVAL; |
1051 | } | |
1052 | ||
1053 | /* Get drm_crtc to timestamp: */ | |
4041b853 CW |
1054 | crtc = intel_get_crtc_for_pipe(dev, pipe); |
1055 | if (crtc == NULL) { | |
1056 | DRM_ERROR("Invalid crtc %d\n", pipe); | |
1057 | return -EINVAL; | |
1058 | } | |
1059 | ||
1060 | if (!crtc->enabled) { | |
1061 | DRM_DEBUG_KMS("crtc %d is disabled\n", pipe); | |
1062 | return -EBUSY; | |
1063 | } | |
0af7e4df MK |
1064 | |
1065 | /* Helper routine in DRM core does all the work: */ | |
4041b853 CW |
1066 | return drm_calc_vbltimestamp_from_scanoutpos(dev, pipe, max_error, |
1067 | vblank_time, flags, | |
7da903ef VS |
1068 | crtc, |
1069 | &to_intel_crtc(crtc)->config.adjusted_mode); | |
0af7e4df MK |
1070 | } |
1071 | ||
67c347ff JN |
1072 | static bool intel_hpd_irq_event(struct drm_device *dev, |
1073 | struct drm_connector *connector) | |
321a1b30 EE |
1074 | { |
1075 | enum drm_connector_status old_status; | |
1076 | ||
1077 | WARN_ON(!mutex_is_locked(&dev->mode_config.mutex)); | |
1078 | old_status = connector->status; | |
1079 | ||
1080 | connector->status = connector->funcs->detect(connector, false); | |
67c347ff JN |
1081 | if (old_status == connector->status) |
1082 | return false; | |
1083 | ||
1084 | DRM_DEBUG_KMS("[CONNECTOR:%d:%s] status updated from %s to %s\n", | |
321a1b30 | 1085 | connector->base.id, |
c23cc417 | 1086 | connector->name, |
67c347ff JN |
1087 | drm_get_connector_status_name(old_status), |
1088 | drm_get_connector_status_name(connector->status)); | |
1089 | ||
1090 | return true; | |
321a1b30 EE |
1091 | } |
1092 | ||
5ca58282 JB |
1093 | /* |
1094 | * Handle hotplug events outside the interrupt handler proper. | |
1095 | */ | |
ac4c16c5 EE |
1096 | #define I915_REENABLE_HOTPLUG_DELAY (2*60*1000) |
1097 | ||
5ca58282 JB |
1098 | static void i915_hotplug_work_func(struct work_struct *work) |
1099 | { | |
2d1013dd JN |
1100 | struct drm_i915_private *dev_priv = |
1101 | container_of(work, struct drm_i915_private, hotplug_work); | |
5ca58282 | 1102 | struct drm_device *dev = dev_priv->dev; |
c31c4ba3 | 1103 | struct drm_mode_config *mode_config = &dev->mode_config; |
cd569aed EE |
1104 | struct intel_connector *intel_connector; |
1105 | struct intel_encoder *intel_encoder; | |
1106 | struct drm_connector *connector; | |
1107 | unsigned long irqflags; | |
1108 | bool hpd_disabled = false; | |
321a1b30 | 1109 | bool changed = false; |
142e2398 | 1110 | u32 hpd_event_bits; |
4ef69c7a | 1111 | |
52d7eced DV |
1112 | /* HPD irq before everything is fully set up. */ |
1113 | if (!dev_priv->enable_hotplug_processing) | |
1114 | return; | |
1115 | ||
a65e34c7 | 1116 | mutex_lock(&mode_config->mutex); |
e67189ab JB |
1117 | DRM_DEBUG_KMS("running encoder hotplug functions\n"); |
1118 | ||
cd569aed | 1119 | spin_lock_irqsave(&dev_priv->irq_lock, irqflags); |
142e2398 EE |
1120 | |
1121 | hpd_event_bits = dev_priv->hpd_event_bits; | |
1122 | dev_priv->hpd_event_bits = 0; | |
cd569aed EE |
1123 | list_for_each_entry(connector, &mode_config->connector_list, head) { |
1124 | intel_connector = to_intel_connector(connector); | |
1125 | intel_encoder = intel_connector->encoder; | |
1126 | if (intel_encoder->hpd_pin > HPD_NONE && | |
1127 | dev_priv->hpd_stats[intel_encoder->hpd_pin].hpd_mark == HPD_MARK_DISABLED && | |
1128 | connector->polled == DRM_CONNECTOR_POLL_HPD) { | |
1129 | DRM_INFO("HPD interrupt storm detected on connector %s: " | |
1130 | "switching from hotplug detection to polling\n", | |
c23cc417 | 1131 | connector->name); |
cd569aed EE |
1132 | dev_priv->hpd_stats[intel_encoder->hpd_pin].hpd_mark = HPD_DISABLED; |
1133 | connector->polled = DRM_CONNECTOR_POLL_CONNECT | |
1134 | | DRM_CONNECTOR_POLL_DISCONNECT; | |
1135 | hpd_disabled = true; | |
1136 | } | |
142e2398 EE |
1137 | if (hpd_event_bits & (1 << intel_encoder->hpd_pin)) { |
1138 | DRM_DEBUG_KMS("Connector %s (pin %i) received hotplug event.\n", | |
c23cc417 | 1139 | connector->name, intel_encoder->hpd_pin); |
142e2398 | 1140 | } |
cd569aed EE |
1141 | } |
1142 | /* if there were no outputs to poll, poll was disabled, | |
1143 | * therefore make sure it's enabled when disabling HPD on | |
1144 | * some connectors */ | |
ac4c16c5 | 1145 | if (hpd_disabled) { |
cd569aed | 1146 | drm_kms_helper_poll_enable(dev); |
ac4c16c5 EE |
1147 | mod_timer(&dev_priv->hotplug_reenable_timer, |
1148 | jiffies + msecs_to_jiffies(I915_REENABLE_HOTPLUG_DELAY)); | |
1149 | } | |
cd569aed EE |
1150 | |
1151 | spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags); | |
1152 | ||
321a1b30 EE |
1153 | list_for_each_entry(connector, &mode_config->connector_list, head) { |
1154 | intel_connector = to_intel_connector(connector); | |
1155 | intel_encoder = intel_connector->encoder; | |
1156 | if (hpd_event_bits & (1 << intel_encoder->hpd_pin)) { | |
1157 | if (intel_encoder->hot_plug) | |
1158 | intel_encoder->hot_plug(intel_encoder); | |
1159 | if (intel_hpd_irq_event(dev, connector)) | |
1160 | changed = true; | |
1161 | } | |
1162 | } | |
40ee3381 KP |
1163 | mutex_unlock(&mode_config->mutex); |
1164 | ||
321a1b30 EE |
1165 | if (changed) |
1166 | drm_kms_helper_hotplug_event(dev); | |
5ca58282 JB |
1167 | } |
1168 | ||
3ca1cced VS |
1169 | static void intel_hpd_irq_uninstall(struct drm_i915_private *dev_priv) |
1170 | { | |
1171 | del_timer_sync(&dev_priv->hotplug_reenable_timer); | |
1172 | } | |
1173 | ||
d0ecd7e2 | 1174 | static void ironlake_rps_change_irq_handler(struct drm_device *dev) |
f97108d1 | 1175 | { |
2d1013dd | 1176 | struct drm_i915_private *dev_priv = dev->dev_private; |
b5b72e89 | 1177 | u32 busy_up, busy_down, max_avg, min_avg; |
9270388e | 1178 | u8 new_delay; |
9270388e | 1179 | |
d0ecd7e2 | 1180 | spin_lock(&mchdev_lock); |
f97108d1 | 1181 | |
73edd18f DV |
1182 | I915_WRITE16(MEMINTRSTS, I915_READ(MEMINTRSTS)); |
1183 | ||
20e4d407 | 1184 | new_delay = dev_priv->ips.cur_delay; |
9270388e | 1185 | |
7648fa99 | 1186 | I915_WRITE16(MEMINTRSTS, MEMINT_EVAL_CHG); |
b5b72e89 MG |
1187 | busy_up = I915_READ(RCPREVBSYTUPAVG); |
1188 | busy_down = I915_READ(RCPREVBSYTDNAVG); | |
f97108d1 JB |
1189 | max_avg = I915_READ(RCBMAXAVG); |
1190 | min_avg = I915_READ(RCBMINAVG); | |
1191 | ||
1192 | /* Handle RCS change request from hw */ | |
b5b72e89 | 1193 | if (busy_up > max_avg) { |
20e4d407 DV |
1194 | if (dev_priv->ips.cur_delay != dev_priv->ips.max_delay) |
1195 | new_delay = dev_priv->ips.cur_delay - 1; | |
1196 | if (new_delay < dev_priv->ips.max_delay) | |
1197 | new_delay = dev_priv->ips.max_delay; | |
b5b72e89 | 1198 | } else if (busy_down < min_avg) { |
20e4d407 DV |
1199 | if (dev_priv->ips.cur_delay != dev_priv->ips.min_delay) |
1200 | new_delay = dev_priv->ips.cur_delay + 1; | |
1201 | if (new_delay > dev_priv->ips.min_delay) | |
1202 | new_delay = dev_priv->ips.min_delay; | |
f97108d1 JB |
1203 | } |
1204 | ||
7648fa99 | 1205 | if (ironlake_set_drps(dev, new_delay)) |
20e4d407 | 1206 | dev_priv->ips.cur_delay = new_delay; |
f97108d1 | 1207 | |
d0ecd7e2 | 1208 | spin_unlock(&mchdev_lock); |
9270388e | 1209 | |
f97108d1 JB |
1210 | return; |
1211 | } | |
1212 | ||
549f7365 | 1213 | static void notify_ring(struct drm_device *dev, |
a4872ba6 | 1214 | struct intel_engine_cs *ring) |
549f7365 | 1215 | { |
93b0a4e0 | 1216 | if (!intel_ring_initialized(ring)) |
475553de CW |
1217 | return; |
1218 | ||
814e9b57 | 1219 | trace_i915_gem_request_complete(ring); |
9862e600 | 1220 | |
549f7365 | 1221 | wake_up_all(&ring->irq_queue); |
10cd45b6 | 1222 | i915_queue_hangcheck(dev); |
549f7365 CW |
1223 | } |
1224 | ||
4912d041 | 1225 | static void gen6_pm_rps_work(struct work_struct *work) |
3b8d8d91 | 1226 | { |
2d1013dd JN |
1227 | struct drm_i915_private *dev_priv = |
1228 | container_of(work, struct drm_i915_private, rps.work); | |
edbfdb45 | 1229 | u32 pm_iir; |
dd75fdc8 | 1230 | int new_delay, adj; |
4912d041 | 1231 | |
59cdb63d | 1232 | spin_lock_irq(&dev_priv->irq_lock); |
c6a828d3 DV |
1233 | pm_iir = dev_priv->rps.pm_iir; |
1234 | dev_priv->rps.pm_iir = 0; | |
0961021a BW |
1235 | if (IS_BROADWELL(dev_priv->dev)) |
1236 | bdw_enable_pm_irq(dev_priv, dev_priv->pm_rps_events); | |
1237 | else { | |
1238 | /* Make sure not to corrupt PMIMR state used by ringbuffer */ | |
1239 | snb_enable_pm_irq(dev_priv, dev_priv->pm_rps_events); | |
1240 | } | |
59cdb63d | 1241 | spin_unlock_irq(&dev_priv->irq_lock); |
3b8d8d91 | 1242 | |
60611c13 | 1243 | /* Make sure we didn't queue anything we're not going to process. */ |
a6706b45 | 1244 | WARN_ON(pm_iir & ~dev_priv->pm_rps_events); |
60611c13 | 1245 | |
a6706b45 | 1246 | if ((pm_iir & dev_priv->pm_rps_events) == 0) |
3b8d8d91 JB |
1247 | return; |
1248 | ||
4fc688ce | 1249 | mutex_lock(&dev_priv->rps.hw_lock); |
7b9e0ae6 | 1250 | |
dd75fdc8 | 1251 | adj = dev_priv->rps.last_adj; |
7425034a | 1252 | if (pm_iir & GEN6_PM_RP_UP_THRESHOLD) { |
dd75fdc8 CW |
1253 | if (adj > 0) |
1254 | adj *= 2; | |
1255 | else | |
1256 | adj = 1; | |
b39fb297 | 1257 | new_delay = dev_priv->rps.cur_freq + adj; |
7425034a VS |
1258 | |
1259 | /* | |
1260 | * For better performance, jump directly | |
1261 | * to RPe if we're below it. | |
1262 | */ | |
b39fb297 BW |
1263 | if (new_delay < dev_priv->rps.efficient_freq) |
1264 | new_delay = dev_priv->rps.efficient_freq; | |
dd75fdc8 | 1265 | } else if (pm_iir & GEN6_PM_RP_DOWN_TIMEOUT) { |
b39fb297 BW |
1266 | if (dev_priv->rps.cur_freq > dev_priv->rps.efficient_freq) |
1267 | new_delay = dev_priv->rps.efficient_freq; | |
dd75fdc8 | 1268 | else |
b39fb297 | 1269 | new_delay = dev_priv->rps.min_freq_softlimit; |
dd75fdc8 CW |
1270 | adj = 0; |
1271 | } else if (pm_iir & GEN6_PM_RP_DOWN_THRESHOLD) { | |
1272 | if (adj < 0) | |
1273 | adj *= 2; | |
1274 | else | |
1275 | adj = -1; | |
b39fb297 | 1276 | new_delay = dev_priv->rps.cur_freq + adj; |
dd75fdc8 | 1277 | } else { /* unknown event */ |
b39fb297 | 1278 | new_delay = dev_priv->rps.cur_freq; |
dd75fdc8 | 1279 | } |
3b8d8d91 | 1280 | |
79249636 BW |
1281 | /* sysfs frequency interfaces may have snuck in while servicing the |
1282 | * interrupt | |
1283 | */ | |
1272e7b8 | 1284 | new_delay = clamp_t(int, new_delay, |
b39fb297 BW |
1285 | dev_priv->rps.min_freq_softlimit, |
1286 | dev_priv->rps.max_freq_softlimit); | |
27544369 | 1287 | |
b39fb297 | 1288 | dev_priv->rps.last_adj = new_delay - dev_priv->rps.cur_freq; |
dd75fdc8 CW |
1289 | |
1290 | if (IS_VALLEYVIEW(dev_priv->dev)) | |
1291 | valleyview_set_rps(dev_priv->dev, new_delay); | |
1292 | else | |
1293 | gen6_set_rps(dev_priv->dev, new_delay); | |
3b8d8d91 | 1294 | |
4fc688ce | 1295 | mutex_unlock(&dev_priv->rps.hw_lock); |
3b8d8d91 JB |
1296 | } |
1297 | ||
e3689190 BW |
1298 | |
1299 | /** | |
1300 | * ivybridge_parity_work - Workqueue called when a parity error interrupt | |
1301 | * occurred. | |
1302 | * @work: workqueue struct | |
1303 | * | |
1304 | * Doesn't actually do anything except notify userspace. As a consequence of | |
1305 | * this event, userspace should try to remap the bad rows since statistically | |
1306 | * it is likely the same row is more likely to go bad again. | |
1307 | */ | |
1308 | static void ivybridge_parity_work(struct work_struct *work) | |
1309 | { | |
2d1013dd JN |
1310 | struct drm_i915_private *dev_priv = |
1311 | container_of(work, struct drm_i915_private, l3_parity.error_work); | |
e3689190 | 1312 | u32 error_status, row, bank, subbank; |
35a85ac6 | 1313 | char *parity_event[6]; |
e3689190 BW |
1314 | uint32_t misccpctl; |
1315 | unsigned long flags; | |
35a85ac6 | 1316 | uint8_t slice = 0; |
e3689190 BW |
1317 | |
1318 | /* We must turn off DOP level clock gating to access the L3 registers. | |
1319 | * In order to prevent a get/put style interface, acquire struct mutex | |
1320 | * any time we access those registers. | |
1321 | */ | |
1322 | mutex_lock(&dev_priv->dev->struct_mutex); | |
1323 | ||
35a85ac6 BW |
1324 | /* If we've screwed up tracking, just let the interrupt fire again */ |
1325 | if (WARN_ON(!dev_priv->l3_parity.which_slice)) | |
1326 | goto out; | |
1327 | ||
e3689190 BW |
1328 | misccpctl = I915_READ(GEN7_MISCCPCTL); |
1329 | I915_WRITE(GEN7_MISCCPCTL, misccpctl & ~GEN7_DOP_CLOCK_GATE_ENABLE); | |
1330 | POSTING_READ(GEN7_MISCCPCTL); | |
1331 | ||
35a85ac6 BW |
1332 | while ((slice = ffs(dev_priv->l3_parity.which_slice)) != 0) { |
1333 | u32 reg; | |
e3689190 | 1334 | |
35a85ac6 BW |
1335 | slice--; |
1336 | if (WARN_ON_ONCE(slice >= NUM_L3_SLICES(dev_priv->dev))) | |
1337 | break; | |
e3689190 | 1338 | |
35a85ac6 | 1339 | dev_priv->l3_parity.which_slice &= ~(1<<slice); |
e3689190 | 1340 | |
35a85ac6 | 1341 | reg = GEN7_L3CDERRST1 + (slice * 0x200); |
e3689190 | 1342 | |
35a85ac6 BW |
1343 | error_status = I915_READ(reg); |
1344 | row = GEN7_PARITY_ERROR_ROW(error_status); | |
1345 | bank = GEN7_PARITY_ERROR_BANK(error_status); | |
1346 | subbank = GEN7_PARITY_ERROR_SUBBANK(error_status); | |
1347 | ||
1348 | I915_WRITE(reg, GEN7_PARITY_ERROR_VALID | GEN7_L3CDERRST1_ENABLE); | |
1349 | POSTING_READ(reg); | |
1350 | ||
1351 | parity_event[0] = I915_L3_PARITY_UEVENT "=1"; | |
1352 | parity_event[1] = kasprintf(GFP_KERNEL, "ROW=%d", row); | |
1353 | parity_event[2] = kasprintf(GFP_KERNEL, "BANK=%d", bank); | |
1354 | parity_event[3] = kasprintf(GFP_KERNEL, "SUBBANK=%d", subbank); | |
1355 | parity_event[4] = kasprintf(GFP_KERNEL, "SLICE=%d", slice); | |
1356 | parity_event[5] = NULL; | |
1357 | ||
5bdebb18 | 1358 | kobject_uevent_env(&dev_priv->dev->primary->kdev->kobj, |
35a85ac6 | 1359 | KOBJ_CHANGE, parity_event); |
e3689190 | 1360 | |
35a85ac6 BW |
1361 | DRM_DEBUG("Parity error: Slice = %d, Row = %d, Bank = %d, Sub bank = %d.\n", |
1362 | slice, row, bank, subbank); | |
e3689190 | 1363 | |
35a85ac6 BW |
1364 | kfree(parity_event[4]); |
1365 | kfree(parity_event[3]); | |
1366 | kfree(parity_event[2]); | |
1367 | kfree(parity_event[1]); | |
1368 | } | |
e3689190 | 1369 | |
35a85ac6 | 1370 | I915_WRITE(GEN7_MISCCPCTL, misccpctl); |
e3689190 | 1371 | |
35a85ac6 BW |
1372 | out: |
1373 | WARN_ON(dev_priv->l3_parity.which_slice); | |
1374 | spin_lock_irqsave(&dev_priv->irq_lock, flags); | |
1375 | ilk_enable_gt_irq(dev_priv, GT_PARITY_ERROR(dev_priv->dev)); | |
1376 | spin_unlock_irqrestore(&dev_priv->irq_lock, flags); | |
1377 | ||
1378 | mutex_unlock(&dev_priv->dev->struct_mutex); | |
e3689190 BW |
1379 | } |
1380 | ||
35a85ac6 | 1381 | static void ivybridge_parity_error_irq_handler(struct drm_device *dev, u32 iir) |
e3689190 | 1382 | { |
2d1013dd | 1383 | struct drm_i915_private *dev_priv = dev->dev_private; |
e3689190 | 1384 | |
040d2baa | 1385 | if (!HAS_L3_DPF(dev)) |
e3689190 BW |
1386 | return; |
1387 | ||
d0ecd7e2 | 1388 | spin_lock(&dev_priv->irq_lock); |
35a85ac6 | 1389 | ilk_disable_gt_irq(dev_priv, GT_PARITY_ERROR(dev)); |
d0ecd7e2 | 1390 | spin_unlock(&dev_priv->irq_lock); |
e3689190 | 1391 | |
35a85ac6 BW |
1392 | iir &= GT_PARITY_ERROR(dev); |
1393 | if (iir & GT_RENDER_L3_PARITY_ERROR_INTERRUPT_S1) | |
1394 | dev_priv->l3_parity.which_slice |= 1 << 1; | |
1395 | ||
1396 | if (iir & GT_RENDER_L3_PARITY_ERROR_INTERRUPT) | |
1397 | dev_priv->l3_parity.which_slice |= 1 << 0; | |
1398 | ||
a4da4fa4 | 1399 | queue_work(dev_priv->wq, &dev_priv->l3_parity.error_work); |
e3689190 BW |
1400 | } |
1401 | ||
f1af8fc1 PZ |
1402 | static void ilk_gt_irq_handler(struct drm_device *dev, |
1403 | struct drm_i915_private *dev_priv, | |
1404 | u32 gt_iir) | |
1405 | { | |
1406 | if (gt_iir & | |
1407 | (GT_RENDER_USER_INTERRUPT | GT_RENDER_PIPECTL_NOTIFY_INTERRUPT)) | |
1408 | notify_ring(dev, &dev_priv->ring[RCS]); | |
1409 | if (gt_iir & ILK_BSD_USER_INTERRUPT) | |
1410 | notify_ring(dev, &dev_priv->ring[VCS]); | |
1411 | } | |
1412 | ||
e7b4c6b1 DV |
1413 | static void snb_gt_irq_handler(struct drm_device *dev, |
1414 | struct drm_i915_private *dev_priv, | |
1415 | u32 gt_iir) | |
1416 | { | |
1417 | ||
cc609d5d BW |
1418 | if (gt_iir & |
1419 | (GT_RENDER_USER_INTERRUPT | GT_RENDER_PIPECTL_NOTIFY_INTERRUPT)) | |
e7b4c6b1 | 1420 | notify_ring(dev, &dev_priv->ring[RCS]); |
cc609d5d | 1421 | if (gt_iir & GT_BSD_USER_INTERRUPT) |
e7b4c6b1 | 1422 | notify_ring(dev, &dev_priv->ring[VCS]); |
cc609d5d | 1423 | if (gt_iir & GT_BLT_USER_INTERRUPT) |
e7b4c6b1 DV |
1424 | notify_ring(dev, &dev_priv->ring[BCS]); |
1425 | ||
cc609d5d BW |
1426 | if (gt_iir & (GT_BLT_CS_ERROR_INTERRUPT | |
1427 | GT_BSD_CS_ERROR_INTERRUPT | | |
1428 | GT_RENDER_CS_MASTER_ERROR_INTERRUPT)) { | |
58174462 MK |
1429 | i915_handle_error(dev, false, "GT error interrupt 0x%08x", |
1430 | gt_iir); | |
e7b4c6b1 | 1431 | } |
e3689190 | 1432 | |
35a85ac6 BW |
1433 | if (gt_iir & GT_PARITY_ERROR(dev)) |
1434 | ivybridge_parity_error_irq_handler(dev, gt_iir); | |
e7b4c6b1 DV |
1435 | } |
1436 | ||
0961021a BW |
1437 | static void gen8_rps_irq_handler(struct drm_i915_private *dev_priv, u32 pm_iir) |
1438 | { | |
1439 | if ((pm_iir & dev_priv->pm_rps_events) == 0) | |
1440 | return; | |
1441 | ||
1442 | spin_lock(&dev_priv->irq_lock); | |
1443 | dev_priv->rps.pm_iir |= pm_iir & dev_priv->pm_rps_events; | |
1444 | bdw_disable_pm_irq(dev_priv, pm_iir & dev_priv->pm_rps_events); | |
1445 | spin_unlock(&dev_priv->irq_lock); | |
1446 | ||
1447 | queue_work(dev_priv->wq, &dev_priv->rps.work); | |
1448 | } | |
1449 | ||
abd58f01 BW |
1450 | static irqreturn_t gen8_gt_irq_handler(struct drm_device *dev, |
1451 | struct drm_i915_private *dev_priv, | |
1452 | u32 master_ctl) | |
1453 | { | |
1454 | u32 rcs, bcs, vcs; | |
1455 | uint32_t tmp = 0; | |
1456 | irqreturn_t ret = IRQ_NONE; | |
1457 | ||
1458 | if (master_ctl & (GEN8_GT_RCS_IRQ | GEN8_GT_BCS_IRQ)) { | |
1459 | tmp = I915_READ(GEN8_GT_IIR(0)); | |
1460 | if (tmp) { | |
1461 | ret = IRQ_HANDLED; | |
1462 | rcs = tmp >> GEN8_RCS_IRQ_SHIFT; | |
1463 | bcs = tmp >> GEN8_BCS_IRQ_SHIFT; | |
1464 | if (rcs & GT_RENDER_USER_INTERRUPT) | |
1465 | notify_ring(dev, &dev_priv->ring[RCS]); | |
1466 | if (bcs & GT_RENDER_USER_INTERRUPT) | |
1467 | notify_ring(dev, &dev_priv->ring[BCS]); | |
1468 | I915_WRITE(GEN8_GT_IIR(0), tmp); | |
1469 | } else | |
1470 | DRM_ERROR("The master control interrupt lied (GT0)!\n"); | |
1471 | } | |
1472 | ||
85f9b5f9 | 1473 | if (master_ctl & (GEN8_GT_VCS1_IRQ | GEN8_GT_VCS2_IRQ)) { |
abd58f01 BW |
1474 | tmp = I915_READ(GEN8_GT_IIR(1)); |
1475 | if (tmp) { | |
1476 | ret = IRQ_HANDLED; | |
1477 | vcs = tmp >> GEN8_VCS1_IRQ_SHIFT; | |
1478 | if (vcs & GT_RENDER_USER_INTERRUPT) | |
1479 | notify_ring(dev, &dev_priv->ring[VCS]); | |
85f9b5f9 ZY |
1480 | vcs = tmp >> GEN8_VCS2_IRQ_SHIFT; |
1481 | if (vcs & GT_RENDER_USER_INTERRUPT) | |
1482 | notify_ring(dev, &dev_priv->ring[VCS2]); | |
abd58f01 BW |
1483 | I915_WRITE(GEN8_GT_IIR(1), tmp); |
1484 | } else | |
1485 | DRM_ERROR("The master control interrupt lied (GT1)!\n"); | |
1486 | } | |
1487 | ||
0961021a BW |
1488 | if (master_ctl & GEN8_GT_PM_IRQ) { |
1489 | tmp = I915_READ(GEN8_GT_IIR(2)); | |
1490 | if (tmp & dev_priv->pm_rps_events) { | |
1491 | ret = IRQ_HANDLED; | |
1492 | gen8_rps_irq_handler(dev_priv, tmp); | |
1493 | I915_WRITE(GEN8_GT_IIR(2), | |
1494 | tmp & dev_priv->pm_rps_events); | |
1495 | } else | |
1496 | DRM_ERROR("The master control interrupt lied (PM)!\n"); | |
1497 | } | |
1498 | ||
abd58f01 BW |
1499 | if (master_ctl & GEN8_GT_VECS_IRQ) { |
1500 | tmp = I915_READ(GEN8_GT_IIR(3)); | |
1501 | if (tmp) { | |
1502 | ret = IRQ_HANDLED; | |
1503 | vcs = tmp >> GEN8_VECS_IRQ_SHIFT; | |
1504 | if (vcs & GT_RENDER_USER_INTERRUPT) | |
1505 | notify_ring(dev, &dev_priv->ring[VECS]); | |
1506 | I915_WRITE(GEN8_GT_IIR(3), tmp); | |
1507 | } else | |
1508 | DRM_ERROR("The master control interrupt lied (GT3)!\n"); | |
1509 | } | |
1510 | ||
1511 | return ret; | |
1512 | } | |
1513 | ||
b543fb04 EE |
1514 | #define HPD_STORM_DETECT_PERIOD 1000 |
1515 | #define HPD_STORM_THRESHOLD 5 | |
1516 | ||
10a504de | 1517 | static inline void intel_hpd_irq_handler(struct drm_device *dev, |
22062dba DV |
1518 | u32 hotplug_trigger, |
1519 | const u32 *hpd) | |
b543fb04 | 1520 | { |
2d1013dd | 1521 | struct drm_i915_private *dev_priv = dev->dev_private; |
b543fb04 | 1522 | int i; |
10a504de | 1523 | bool storm_detected = false; |
b543fb04 | 1524 | |
91d131d2 DV |
1525 | if (!hotplug_trigger) |
1526 | return; | |
1527 | ||
cc9bd499 ID |
1528 | DRM_DEBUG_DRIVER("hotplug event received, stat 0x%08x\n", |
1529 | hotplug_trigger); | |
1530 | ||
b5ea2d56 | 1531 | spin_lock(&dev_priv->irq_lock); |
b543fb04 | 1532 | for (i = 1; i < HPD_NUM_PINS; i++) { |
821450c6 | 1533 | |
3ff04a16 DV |
1534 | if (hpd[i] & hotplug_trigger && |
1535 | dev_priv->hpd_stats[i].hpd_mark == HPD_DISABLED) { | |
1536 | /* | |
1537 | * On GMCH platforms the interrupt mask bits only | |
1538 | * prevent irq generation, not the setting of the | |
1539 | * hotplug bits itself. So only WARN about unexpected | |
1540 | * interrupts on saner platforms. | |
1541 | */ | |
1542 | WARN_ONCE(INTEL_INFO(dev)->gen >= 5 && !IS_VALLEYVIEW(dev), | |
1543 | "Received HPD interrupt (0x%08x) on pin %d (0x%08x) although disabled\n", | |
1544 | hotplug_trigger, i, hpd[i]); | |
1545 | ||
1546 | continue; | |
1547 | } | |
b8f102e8 | 1548 | |
b543fb04 EE |
1549 | if (!(hpd[i] & hotplug_trigger) || |
1550 | dev_priv->hpd_stats[i].hpd_mark != HPD_ENABLED) | |
1551 | continue; | |
1552 | ||
bc5ead8c | 1553 | dev_priv->hpd_event_bits |= (1 << i); |
b543fb04 EE |
1554 | if (!time_in_range(jiffies, dev_priv->hpd_stats[i].hpd_last_jiffies, |
1555 | dev_priv->hpd_stats[i].hpd_last_jiffies | |
1556 | + msecs_to_jiffies(HPD_STORM_DETECT_PERIOD))) { | |
1557 | dev_priv->hpd_stats[i].hpd_last_jiffies = jiffies; | |
1558 | dev_priv->hpd_stats[i].hpd_cnt = 0; | |
b8f102e8 | 1559 | DRM_DEBUG_KMS("Received HPD interrupt on PIN %d - cnt: 0\n", i); |
b543fb04 EE |
1560 | } else if (dev_priv->hpd_stats[i].hpd_cnt > HPD_STORM_THRESHOLD) { |
1561 | dev_priv->hpd_stats[i].hpd_mark = HPD_MARK_DISABLED; | |
142e2398 | 1562 | dev_priv->hpd_event_bits &= ~(1 << i); |
b543fb04 | 1563 | DRM_DEBUG_KMS("HPD interrupt storm detected on PIN %d\n", i); |
10a504de | 1564 | storm_detected = true; |
b543fb04 EE |
1565 | } else { |
1566 | dev_priv->hpd_stats[i].hpd_cnt++; | |
b8f102e8 EE |
1567 | DRM_DEBUG_KMS("Received HPD interrupt on PIN %d - cnt: %d\n", i, |
1568 | dev_priv->hpd_stats[i].hpd_cnt); | |
b543fb04 EE |
1569 | } |
1570 | } | |
1571 | ||
10a504de DV |
1572 | if (storm_detected) |
1573 | dev_priv->display.hpd_irq_setup(dev); | |
b5ea2d56 | 1574 | spin_unlock(&dev_priv->irq_lock); |
5876fa0d | 1575 | |
645416f5 DV |
1576 | /* |
1577 | * Our hotplug handler can grab modeset locks (by calling down into the | |
1578 | * fb helpers). Hence it must not be run on our own dev-priv->wq work | |
1579 | * queue for otherwise the flush_work in the pageflip code will | |
1580 | * deadlock. | |
1581 | */ | |
1582 | schedule_work(&dev_priv->hotplug_work); | |
b543fb04 EE |
1583 | } |
1584 | ||
515ac2bb DV |
1585 | static void gmbus_irq_handler(struct drm_device *dev) |
1586 | { | |
2d1013dd | 1587 | struct drm_i915_private *dev_priv = dev->dev_private; |
28c70f16 | 1588 | |
28c70f16 | 1589 | wake_up_all(&dev_priv->gmbus_wait_queue); |
515ac2bb DV |
1590 | } |
1591 | ||
ce99c256 DV |
1592 | static void dp_aux_irq_handler(struct drm_device *dev) |
1593 | { | |
2d1013dd | 1594 | struct drm_i915_private *dev_priv = dev->dev_private; |
9ee32fea | 1595 | |
9ee32fea | 1596 | wake_up_all(&dev_priv->gmbus_wait_queue); |
ce99c256 DV |
1597 | } |
1598 | ||
8bf1e9f1 | 1599 | #if defined(CONFIG_DEBUG_FS) |
277de95e DV |
1600 | static void display_pipe_crc_irq_handler(struct drm_device *dev, enum pipe pipe, |
1601 | uint32_t crc0, uint32_t crc1, | |
1602 | uint32_t crc2, uint32_t crc3, | |
1603 | uint32_t crc4) | |
8bf1e9f1 SH |
1604 | { |
1605 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1606 | struct intel_pipe_crc *pipe_crc = &dev_priv->pipe_crc[pipe]; | |
1607 | struct intel_pipe_crc_entry *entry; | |
ac2300d4 | 1608 | int head, tail; |
b2c88f5b | 1609 | |
d538bbdf DL |
1610 | spin_lock(&pipe_crc->lock); |
1611 | ||
0c912c79 | 1612 | if (!pipe_crc->entries) { |
d538bbdf | 1613 | spin_unlock(&pipe_crc->lock); |
0c912c79 DL |
1614 | DRM_ERROR("spurious interrupt\n"); |
1615 | return; | |
1616 | } | |
1617 | ||
d538bbdf DL |
1618 | head = pipe_crc->head; |
1619 | tail = pipe_crc->tail; | |
b2c88f5b DL |
1620 | |
1621 | if (CIRC_SPACE(head, tail, INTEL_PIPE_CRC_ENTRIES_NR) < 1) { | |
d538bbdf | 1622 | spin_unlock(&pipe_crc->lock); |
b2c88f5b DL |
1623 | DRM_ERROR("CRC buffer overflowing\n"); |
1624 | return; | |
1625 | } | |
1626 | ||
1627 | entry = &pipe_crc->entries[head]; | |
8bf1e9f1 | 1628 | |
8bc5e955 | 1629 | entry->frame = dev->driver->get_vblank_counter(dev, pipe); |
eba94eb9 DV |
1630 | entry->crc[0] = crc0; |
1631 | entry->crc[1] = crc1; | |
1632 | entry->crc[2] = crc2; | |
1633 | entry->crc[3] = crc3; | |
1634 | entry->crc[4] = crc4; | |
b2c88f5b DL |
1635 | |
1636 | head = (head + 1) & (INTEL_PIPE_CRC_ENTRIES_NR - 1); | |
d538bbdf DL |
1637 | pipe_crc->head = head; |
1638 | ||
1639 | spin_unlock(&pipe_crc->lock); | |
07144428 DL |
1640 | |
1641 | wake_up_interruptible(&pipe_crc->wq); | |
8bf1e9f1 | 1642 | } |
277de95e DV |
1643 | #else |
1644 | static inline void | |
1645 | display_pipe_crc_irq_handler(struct drm_device *dev, enum pipe pipe, | |
1646 | uint32_t crc0, uint32_t crc1, | |
1647 | uint32_t crc2, uint32_t crc3, | |
1648 | uint32_t crc4) {} | |
1649 | #endif | |
1650 | ||
eba94eb9 | 1651 | |
277de95e | 1652 | static void hsw_pipe_crc_irq_handler(struct drm_device *dev, enum pipe pipe) |
5a69b89f DV |
1653 | { |
1654 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1655 | ||
277de95e DV |
1656 | display_pipe_crc_irq_handler(dev, pipe, |
1657 | I915_READ(PIPE_CRC_RES_1_IVB(pipe)), | |
1658 | 0, 0, 0, 0); | |
5a69b89f DV |
1659 | } |
1660 | ||
277de95e | 1661 | static void ivb_pipe_crc_irq_handler(struct drm_device *dev, enum pipe pipe) |
eba94eb9 DV |
1662 | { |
1663 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1664 | ||
277de95e DV |
1665 | display_pipe_crc_irq_handler(dev, pipe, |
1666 | I915_READ(PIPE_CRC_RES_1_IVB(pipe)), | |
1667 | I915_READ(PIPE_CRC_RES_2_IVB(pipe)), | |
1668 | I915_READ(PIPE_CRC_RES_3_IVB(pipe)), | |
1669 | I915_READ(PIPE_CRC_RES_4_IVB(pipe)), | |
1670 | I915_READ(PIPE_CRC_RES_5_IVB(pipe))); | |
eba94eb9 | 1671 | } |
5b3a856b | 1672 | |
277de95e | 1673 | static void i9xx_pipe_crc_irq_handler(struct drm_device *dev, enum pipe pipe) |
5b3a856b DV |
1674 | { |
1675 | struct drm_i915_private *dev_priv = dev->dev_private; | |
0b5c5ed0 DV |
1676 | uint32_t res1, res2; |
1677 | ||
1678 | if (INTEL_INFO(dev)->gen >= 3) | |
1679 | res1 = I915_READ(PIPE_CRC_RES_RES1_I915(pipe)); | |
1680 | else | |
1681 | res1 = 0; | |
1682 | ||
1683 | if (INTEL_INFO(dev)->gen >= 5 || IS_G4X(dev)) | |
1684 | res2 = I915_READ(PIPE_CRC_RES_RES2_G4X(pipe)); | |
1685 | else | |
1686 | res2 = 0; | |
5b3a856b | 1687 | |
277de95e DV |
1688 | display_pipe_crc_irq_handler(dev, pipe, |
1689 | I915_READ(PIPE_CRC_RES_RED(pipe)), | |
1690 | I915_READ(PIPE_CRC_RES_GREEN(pipe)), | |
1691 | I915_READ(PIPE_CRC_RES_BLUE(pipe)), | |
1692 | res1, res2); | |
5b3a856b | 1693 | } |
8bf1e9f1 | 1694 | |
1403c0d4 PZ |
1695 | /* The RPS events need forcewake, so we add them to a work queue and mask their |
1696 | * IMR bits until the work is done. Other interrupts can be processed without | |
1697 | * the work queue. */ | |
1698 | static void gen6_rps_irq_handler(struct drm_i915_private *dev_priv, u32 pm_iir) | |
baf02a1f | 1699 | { |
a6706b45 | 1700 | if (pm_iir & dev_priv->pm_rps_events) { |
59cdb63d | 1701 | spin_lock(&dev_priv->irq_lock); |
a6706b45 D |
1702 | dev_priv->rps.pm_iir |= pm_iir & dev_priv->pm_rps_events; |
1703 | snb_disable_pm_irq(dev_priv, pm_iir & dev_priv->pm_rps_events); | |
59cdb63d | 1704 | spin_unlock(&dev_priv->irq_lock); |
2adbee62 DV |
1705 | |
1706 | queue_work(dev_priv->wq, &dev_priv->rps.work); | |
baf02a1f | 1707 | } |
baf02a1f | 1708 | |
1403c0d4 PZ |
1709 | if (HAS_VEBOX(dev_priv->dev)) { |
1710 | if (pm_iir & PM_VEBOX_USER_INTERRUPT) | |
1711 | notify_ring(dev_priv->dev, &dev_priv->ring[VECS]); | |
12638c57 | 1712 | |
1403c0d4 | 1713 | if (pm_iir & PM_VEBOX_CS_ERROR_INTERRUPT) { |
58174462 MK |
1714 | i915_handle_error(dev_priv->dev, false, |
1715 | "VEBOX CS error interrupt 0x%08x", | |
1716 | pm_iir); | |
1403c0d4 | 1717 | } |
12638c57 | 1718 | } |
baf02a1f BW |
1719 | } |
1720 | ||
8d7849db VS |
1721 | static bool intel_pipe_handle_vblank(struct drm_device *dev, enum pipe pipe) |
1722 | { | |
1723 | struct intel_crtc *crtc; | |
1724 | ||
1725 | if (!drm_handle_vblank(dev, pipe)) | |
1726 | return false; | |
1727 | ||
1728 | crtc = to_intel_crtc(intel_get_crtc_for_pipe(dev, pipe)); | |
1729 | wake_up(&crtc->vbl_wait); | |
1730 | ||
1731 | return true; | |
1732 | } | |
1733 | ||
c1874ed7 ID |
1734 | static void valleyview_pipestat_irq_handler(struct drm_device *dev, u32 iir) |
1735 | { | |
1736 | struct drm_i915_private *dev_priv = dev->dev_private; | |
91d181dd | 1737 | u32 pipe_stats[I915_MAX_PIPES] = { }; |
c1874ed7 ID |
1738 | int pipe; |
1739 | ||
58ead0d7 | 1740 | spin_lock(&dev_priv->irq_lock); |
c1874ed7 | 1741 | for_each_pipe(pipe) { |
91d181dd | 1742 | int reg; |
bbb5eebf | 1743 | u32 mask, iir_bit = 0; |
91d181dd | 1744 | |
bbb5eebf DV |
1745 | /* |
1746 | * PIPESTAT bits get signalled even when the interrupt is | |
1747 | * disabled with the mask bits, and some of the status bits do | |
1748 | * not generate interrupts at all (like the underrun bit). Hence | |
1749 | * we need to be careful that we only handle what we want to | |
1750 | * handle. | |
1751 | */ | |
1752 | mask = 0; | |
1753 | if (__cpu_fifo_underrun_reporting_enabled(dev, pipe)) | |
1754 | mask |= PIPE_FIFO_UNDERRUN_STATUS; | |
1755 | ||
1756 | switch (pipe) { | |
1757 | case PIPE_A: | |
1758 | iir_bit = I915_DISPLAY_PIPE_A_EVENT_INTERRUPT; | |
1759 | break; | |
1760 | case PIPE_B: | |
1761 | iir_bit = I915_DISPLAY_PIPE_B_EVENT_INTERRUPT; | |
1762 | break; | |
3278f67f VS |
1763 | case PIPE_C: |
1764 | iir_bit = I915_DISPLAY_PIPE_C_EVENT_INTERRUPT; | |
1765 | break; | |
bbb5eebf DV |
1766 | } |
1767 | if (iir & iir_bit) | |
1768 | mask |= dev_priv->pipestat_irq_mask[pipe]; | |
1769 | ||
1770 | if (!mask) | |
91d181dd ID |
1771 | continue; |
1772 | ||
1773 | reg = PIPESTAT(pipe); | |
bbb5eebf DV |
1774 | mask |= PIPESTAT_INT_ENABLE_MASK; |
1775 | pipe_stats[pipe] = I915_READ(reg) & mask; | |
c1874ed7 ID |
1776 | |
1777 | /* | |
1778 | * Clear the PIPE*STAT regs before the IIR | |
1779 | */ | |
91d181dd ID |
1780 | if (pipe_stats[pipe] & (PIPE_FIFO_UNDERRUN_STATUS | |
1781 | PIPESTAT_INT_STATUS_MASK)) | |
c1874ed7 ID |
1782 | I915_WRITE(reg, pipe_stats[pipe]); |
1783 | } | |
58ead0d7 | 1784 | spin_unlock(&dev_priv->irq_lock); |
c1874ed7 ID |
1785 | |
1786 | for_each_pipe(pipe) { | |
1787 | if (pipe_stats[pipe] & PIPE_START_VBLANK_INTERRUPT_STATUS) | |
8d7849db | 1788 | intel_pipe_handle_vblank(dev, pipe); |
c1874ed7 | 1789 | |
579a9b0e | 1790 | if (pipe_stats[pipe] & PLANE_FLIP_DONE_INT_STATUS_VLV) { |
c1874ed7 ID |
1791 | intel_prepare_page_flip(dev, pipe); |
1792 | intel_finish_page_flip(dev, pipe); | |
1793 | } | |
1794 | ||
1795 | if (pipe_stats[pipe] & PIPE_CRC_DONE_INTERRUPT_STATUS) | |
1796 | i9xx_pipe_crc_irq_handler(dev, pipe); | |
1797 | ||
1798 | if (pipe_stats[pipe] & PIPE_FIFO_UNDERRUN_STATUS && | |
1799 | intel_set_cpu_fifo_underrun_reporting(dev, pipe, false)) | |
1800 | DRM_ERROR("pipe %c underrun\n", pipe_name(pipe)); | |
1801 | } | |
1802 | ||
1803 | if (pipe_stats[0] & PIPE_GMBUS_INTERRUPT_STATUS) | |
1804 | gmbus_irq_handler(dev); | |
1805 | } | |
1806 | ||
16c6c56b VS |
1807 | static void i9xx_hpd_irq_handler(struct drm_device *dev) |
1808 | { | |
1809 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1810 | u32 hotplug_status = I915_READ(PORT_HOTPLUG_STAT); | |
1811 | ||
1812 | if (IS_G4X(dev)) { | |
1813 | u32 hotplug_trigger = hotplug_status & HOTPLUG_INT_STATUS_G4X; | |
1814 | ||
1815 | intel_hpd_irq_handler(dev, hotplug_trigger, hpd_status_g4x); | |
1816 | } else { | |
1817 | u32 hotplug_trigger = hotplug_status & HOTPLUG_INT_STATUS_I915; | |
1818 | ||
1819 | intel_hpd_irq_handler(dev, hotplug_trigger, hpd_status_i915); | |
1820 | } | |
1821 | ||
1822 | if ((IS_G4X(dev) || IS_VALLEYVIEW(dev)) && | |
1823 | hotplug_status & DP_AUX_CHANNEL_MASK_INT_STATUS_G4X) | |
1824 | dp_aux_irq_handler(dev); | |
1825 | ||
1826 | I915_WRITE(PORT_HOTPLUG_STAT, hotplug_status); | |
1827 | /* | |
1828 | * Make sure hotplug status is cleared before we clear IIR, or else we | |
1829 | * may miss hotplug events. | |
1830 | */ | |
1831 | POSTING_READ(PORT_HOTPLUG_STAT); | |
1832 | } | |
1833 | ||
ff1f525e | 1834 | static irqreturn_t valleyview_irq_handler(int irq, void *arg) |
7e231dbe | 1835 | { |
45a83f84 | 1836 | struct drm_device *dev = arg; |
2d1013dd | 1837 | struct drm_i915_private *dev_priv = dev->dev_private; |
7e231dbe JB |
1838 | u32 iir, gt_iir, pm_iir; |
1839 | irqreturn_t ret = IRQ_NONE; | |
7e231dbe | 1840 | |
7e231dbe JB |
1841 | while (true) { |
1842 | iir = I915_READ(VLV_IIR); | |
1843 | gt_iir = I915_READ(GTIIR); | |
1844 | pm_iir = I915_READ(GEN6_PMIIR); | |
1845 | ||
1846 | if (gt_iir == 0 && pm_iir == 0 && iir == 0) | |
1847 | goto out; | |
1848 | ||
1849 | ret = IRQ_HANDLED; | |
1850 | ||
e7b4c6b1 | 1851 | snb_gt_irq_handler(dev, dev_priv, gt_iir); |
7e231dbe | 1852 | |
c1874ed7 | 1853 | valleyview_pipestat_irq_handler(dev, iir); |
31acc7f5 | 1854 | |
7e231dbe | 1855 | /* Consume port. Then clear IIR or we'll miss events */ |
16c6c56b VS |
1856 | if (iir & I915_DISPLAY_PORT_INTERRUPT) |
1857 | i9xx_hpd_irq_handler(dev); | |
7e231dbe | 1858 | |
60611c13 | 1859 | if (pm_iir) |
d0ecd7e2 | 1860 | gen6_rps_irq_handler(dev_priv, pm_iir); |
7e231dbe JB |
1861 | |
1862 | I915_WRITE(GTIIR, gt_iir); | |
1863 | I915_WRITE(GEN6_PMIIR, pm_iir); | |
1864 | I915_WRITE(VLV_IIR, iir); | |
1865 | } | |
1866 | ||
1867 | out: | |
1868 | return ret; | |
1869 | } | |
1870 | ||
43f328d7 VS |
1871 | static irqreturn_t cherryview_irq_handler(int irq, void *arg) |
1872 | { | |
45a83f84 | 1873 | struct drm_device *dev = arg; |
43f328d7 VS |
1874 | struct drm_i915_private *dev_priv = dev->dev_private; |
1875 | u32 master_ctl, iir; | |
1876 | irqreturn_t ret = IRQ_NONE; | |
43f328d7 | 1877 | |
8e5fd599 VS |
1878 | for (;;) { |
1879 | master_ctl = I915_READ(GEN8_MASTER_IRQ) & ~GEN8_MASTER_IRQ_CONTROL; | |
1880 | iir = I915_READ(VLV_IIR); | |
43f328d7 | 1881 | |
8e5fd599 VS |
1882 | if (master_ctl == 0 && iir == 0) |
1883 | break; | |
43f328d7 | 1884 | |
8e5fd599 | 1885 | I915_WRITE(GEN8_MASTER_IRQ, 0); |
43f328d7 | 1886 | |
8e5fd599 | 1887 | gen8_gt_irq_handler(dev, dev_priv, master_ctl); |
43f328d7 | 1888 | |
8e5fd599 | 1889 | valleyview_pipestat_irq_handler(dev, iir); |
43f328d7 | 1890 | |
8e5fd599 | 1891 | /* Consume port. Then clear IIR or we'll miss events */ |
3278f67f | 1892 | i9xx_hpd_irq_handler(dev); |
43f328d7 | 1893 | |
8e5fd599 | 1894 | I915_WRITE(VLV_IIR, iir); |
43f328d7 | 1895 | |
8e5fd599 VS |
1896 | I915_WRITE(GEN8_MASTER_IRQ, DE_MASTER_IRQ_CONTROL); |
1897 | POSTING_READ(GEN8_MASTER_IRQ); | |
43f328d7 | 1898 | |
8e5fd599 VS |
1899 | ret = IRQ_HANDLED; |
1900 | } | |
3278f67f | 1901 | |
43f328d7 VS |
1902 | return ret; |
1903 | } | |
1904 | ||
23e81d69 | 1905 | static void ibx_irq_handler(struct drm_device *dev, u32 pch_iir) |
776ad806 | 1906 | { |
2d1013dd | 1907 | struct drm_i915_private *dev_priv = dev->dev_private; |
9db4a9c7 | 1908 | int pipe; |
b543fb04 | 1909 | u32 hotplug_trigger = pch_iir & SDE_HOTPLUG_MASK; |
776ad806 | 1910 | |
91d131d2 DV |
1911 | intel_hpd_irq_handler(dev, hotplug_trigger, hpd_ibx); |
1912 | ||
cfc33bf7 VS |
1913 | if (pch_iir & SDE_AUDIO_POWER_MASK) { |
1914 | int port = ffs((pch_iir & SDE_AUDIO_POWER_MASK) >> | |
1915 | SDE_AUDIO_POWER_SHIFT); | |
776ad806 | 1916 | DRM_DEBUG_DRIVER("PCH audio power change on port %d\n", |
cfc33bf7 VS |
1917 | port_name(port)); |
1918 | } | |
776ad806 | 1919 | |
ce99c256 DV |
1920 | if (pch_iir & SDE_AUX_MASK) |
1921 | dp_aux_irq_handler(dev); | |
1922 | ||
776ad806 | 1923 | if (pch_iir & SDE_GMBUS) |
515ac2bb | 1924 | gmbus_irq_handler(dev); |
776ad806 JB |
1925 | |
1926 | if (pch_iir & SDE_AUDIO_HDCP_MASK) | |
1927 | DRM_DEBUG_DRIVER("PCH HDCP audio interrupt\n"); | |
1928 | ||
1929 | if (pch_iir & SDE_AUDIO_TRANS_MASK) | |
1930 | DRM_DEBUG_DRIVER("PCH transcoder audio interrupt\n"); | |
1931 | ||
1932 | if (pch_iir & SDE_POISON) | |
1933 | DRM_ERROR("PCH poison interrupt\n"); | |
1934 | ||
9db4a9c7 JB |
1935 | if (pch_iir & SDE_FDI_MASK) |
1936 | for_each_pipe(pipe) | |
1937 | DRM_DEBUG_DRIVER(" pipe %c FDI IIR: 0x%08x\n", | |
1938 | pipe_name(pipe), | |
1939 | I915_READ(FDI_RX_IIR(pipe))); | |
776ad806 JB |
1940 | |
1941 | if (pch_iir & (SDE_TRANSB_CRC_DONE | SDE_TRANSA_CRC_DONE)) | |
1942 | DRM_DEBUG_DRIVER("PCH transcoder CRC done interrupt\n"); | |
1943 | ||
1944 | if (pch_iir & (SDE_TRANSB_CRC_ERR | SDE_TRANSA_CRC_ERR)) | |
1945 | DRM_DEBUG_DRIVER("PCH transcoder CRC error interrupt\n"); | |
1946 | ||
776ad806 | 1947 | if (pch_iir & SDE_TRANSA_FIFO_UNDER) |
8664281b PZ |
1948 | if (intel_set_pch_fifo_underrun_reporting(dev, TRANSCODER_A, |
1949 | false)) | |
fc2c807b | 1950 | DRM_ERROR("PCH transcoder A FIFO underrun\n"); |
8664281b PZ |
1951 | |
1952 | if (pch_iir & SDE_TRANSB_FIFO_UNDER) | |
1953 | if (intel_set_pch_fifo_underrun_reporting(dev, TRANSCODER_B, | |
1954 | false)) | |
fc2c807b | 1955 | DRM_ERROR("PCH transcoder B FIFO underrun\n"); |
8664281b PZ |
1956 | } |
1957 | ||
1958 | static void ivb_err_int_handler(struct drm_device *dev) | |
1959 | { | |
1960 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1961 | u32 err_int = I915_READ(GEN7_ERR_INT); | |
5a69b89f | 1962 | enum pipe pipe; |
8664281b | 1963 | |
de032bf4 PZ |
1964 | if (err_int & ERR_INT_POISON) |
1965 | DRM_ERROR("Poison interrupt\n"); | |
1966 | ||
5a69b89f DV |
1967 | for_each_pipe(pipe) { |
1968 | if (err_int & ERR_INT_FIFO_UNDERRUN(pipe)) { | |
1969 | if (intel_set_cpu_fifo_underrun_reporting(dev, pipe, | |
1970 | false)) | |
fc2c807b VS |
1971 | DRM_ERROR("Pipe %c FIFO underrun\n", |
1972 | pipe_name(pipe)); | |
5a69b89f | 1973 | } |
8bf1e9f1 | 1974 | |
5a69b89f DV |
1975 | if (err_int & ERR_INT_PIPE_CRC_DONE(pipe)) { |
1976 | if (IS_IVYBRIDGE(dev)) | |
277de95e | 1977 | ivb_pipe_crc_irq_handler(dev, pipe); |
5a69b89f | 1978 | else |
277de95e | 1979 | hsw_pipe_crc_irq_handler(dev, pipe); |
5a69b89f DV |
1980 | } |
1981 | } | |
8bf1e9f1 | 1982 | |
8664281b PZ |
1983 | I915_WRITE(GEN7_ERR_INT, err_int); |
1984 | } | |
1985 | ||
1986 | static void cpt_serr_int_handler(struct drm_device *dev) | |
1987 | { | |
1988 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1989 | u32 serr_int = I915_READ(SERR_INT); | |
1990 | ||
de032bf4 PZ |
1991 | if (serr_int & SERR_INT_POISON) |
1992 | DRM_ERROR("PCH poison interrupt\n"); | |
1993 | ||
8664281b PZ |
1994 | if (serr_int & SERR_INT_TRANS_A_FIFO_UNDERRUN) |
1995 | if (intel_set_pch_fifo_underrun_reporting(dev, TRANSCODER_A, | |
1996 | false)) | |
fc2c807b | 1997 | DRM_ERROR("PCH transcoder A FIFO underrun\n"); |
8664281b PZ |
1998 | |
1999 | if (serr_int & SERR_INT_TRANS_B_FIFO_UNDERRUN) | |
2000 | if (intel_set_pch_fifo_underrun_reporting(dev, TRANSCODER_B, | |
2001 | false)) | |
fc2c807b | 2002 | DRM_ERROR("PCH transcoder B FIFO underrun\n"); |
8664281b PZ |
2003 | |
2004 | if (serr_int & SERR_INT_TRANS_C_FIFO_UNDERRUN) | |
2005 | if (intel_set_pch_fifo_underrun_reporting(dev, TRANSCODER_C, | |
2006 | false)) | |
fc2c807b | 2007 | DRM_ERROR("PCH transcoder C FIFO underrun\n"); |
8664281b PZ |
2008 | |
2009 | I915_WRITE(SERR_INT, serr_int); | |
776ad806 JB |
2010 | } |
2011 | ||
23e81d69 AJ |
2012 | static void cpt_irq_handler(struct drm_device *dev, u32 pch_iir) |
2013 | { | |
2d1013dd | 2014 | struct drm_i915_private *dev_priv = dev->dev_private; |
23e81d69 | 2015 | int pipe; |
b543fb04 | 2016 | u32 hotplug_trigger = pch_iir & SDE_HOTPLUG_MASK_CPT; |
23e81d69 | 2017 | |
91d131d2 DV |
2018 | intel_hpd_irq_handler(dev, hotplug_trigger, hpd_cpt); |
2019 | ||
cfc33bf7 VS |
2020 | if (pch_iir & SDE_AUDIO_POWER_MASK_CPT) { |
2021 | int port = ffs((pch_iir & SDE_AUDIO_POWER_MASK_CPT) >> | |
2022 | SDE_AUDIO_POWER_SHIFT_CPT); | |
2023 | DRM_DEBUG_DRIVER("PCH audio power change on port %c\n", | |
2024 | port_name(port)); | |
2025 | } | |
23e81d69 AJ |
2026 | |
2027 | if (pch_iir & SDE_AUX_MASK_CPT) | |
ce99c256 | 2028 | dp_aux_irq_handler(dev); |
23e81d69 AJ |
2029 | |
2030 | if (pch_iir & SDE_GMBUS_CPT) | |
515ac2bb | 2031 | gmbus_irq_handler(dev); |
23e81d69 AJ |
2032 | |
2033 | if (pch_iir & SDE_AUDIO_CP_REQ_CPT) | |
2034 | DRM_DEBUG_DRIVER("Audio CP request interrupt\n"); | |
2035 | ||
2036 | if (pch_iir & SDE_AUDIO_CP_CHG_CPT) | |
2037 | DRM_DEBUG_DRIVER("Audio CP change interrupt\n"); | |
2038 | ||
2039 | if (pch_iir & SDE_FDI_MASK_CPT) | |
2040 | for_each_pipe(pipe) | |
2041 | DRM_DEBUG_DRIVER(" pipe %c FDI IIR: 0x%08x\n", | |
2042 | pipe_name(pipe), | |
2043 | I915_READ(FDI_RX_IIR(pipe))); | |
8664281b PZ |
2044 | |
2045 | if (pch_iir & SDE_ERROR_CPT) | |
2046 | cpt_serr_int_handler(dev); | |
23e81d69 AJ |
2047 | } |
2048 | ||
c008bc6e PZ |
2049 | static void ilk_display_irq_handler(struct drm_device *dev, u32 de_iir) |
2050 | { | |
2051 | struct drm_i915_private *dev_priv = dev->dev_private; | |
40da17c2 | 2052 | enum pipe pipe; |
c008bc6e PZ |
2053 | |
2054 | if (de_iir & DE_AUX_CHANNEL_A) | |
2055 | dp_aux_irq_handler(dev); | |
2056 | ||
2057 | if (de_iir & DE_GSE) | |
2058 | intel_opregion_asle_intr(dev); | |
2059 | ||
c008bc6e PZ |
2060 | if (de_iir & DE_POISON) |
2061 | DRM_ERROR("Poison interrupt\n"); | |
2062 | ||
40da17c2 DV |
2063 | for_each_pipe(pipe) { |
2064 | if (de_iir & DE_PIPE_VBLANK(pipe)) | |
8d7849db | 2065 | intel_pipe_handle_vblank(dev, pipe); |
5b3a856b | 2066 | |
40da17c2 DV |
2067 | if (de_iir & DE_PIPE_FIFO_UNDERRUN(pipe)) |
2068 | if (intel_set_cpu_fifo_underrun_reporting(dev, pipe, false)) | |
fc2c807b VS |
2069 | DRM_ERROR("Pipe %c FIFO underrun\n", |
2070 | pipe_name(pipe)); | |
5b3a856b | 2071 | |
40da17c2 DV |
2072 | if (de_iir & DE_PIPE_CRC_DONE(pipe)) |
2073 | i9xx_pipe_crc_irq_handler(dev, pipe); | |
c008bc6e | 2074 | |
40da17c2 DV |
2075 | /* plane/pipes map 1:1 on ilk+ */ |
2076 | if (de_iir & DE_PLANE_FLIP_DONE(pipe)) { | |
2077 | intel_prepare_page_flip(dev, pipe); | |
2078 | intel_finish_page_flip_plane(dev, pipe); | |
2079 | } | |
c008bc6e PZ |
2080 | } |
2081 | ||
2082 | /* check event from PCH */ | |
2083 | if (de_iir & DE_PCH_EVENT) { | |
2084 | u32 pch_iir = I915_READ(SDEIIR); | |
2085 | ||
2086 | if (HAS_PCH_CPT(dev)) | |
2087 | cpt_irq_handler(dev, pch_iir); | |
2088 | else | |
2089 | ibx_irq_handler(dev, pch_iir); | |
2090 | ||
2091 | /* should clear PCH hotplug event before clear CPU irq */ | |
2092 | I915_WRITE(SDEIIR, pch_iir); | |
2093 | } | |
2094 | ||
2095 | if (IS_GEN5(dev) && de_iir & DE_PCU_EVENT) | |
2096 | ironlake_rps_change_irq_handler(dev); | |
2097 | } | |
2098 | ||
9719fb98 PZ |
2099 | static void ivb_display_irq_handler(struct drm_device *dev, u32 de_iir) |
2100 | { | |
2101 | struct drm_i915_private *dev_priv = dev->dev_private; | |
07d27e20 | 2102 | enum pipe pipe; |
9719fb98 PZ |
2103 | |
2104 | if (de_iir & DE_ERR_INT_IVB) | |
2105 | ivb_err_int_handler(dev); | |
2106 | ||
2107 | if (de_iir & DE_AUX_CHANNEL_A_IVB) | |
2108 | dp_aux_irq_handler(dev); | |
2109 | ||
2110 | if (de_iir & DE_GSE_IVB) | |
2111 | intel_opregion_asle_intr(dev); | |
2112 | ||
07d27e20 DL |
2113 | for_each_pipe(pipe) { |
2114 | if (de_iir & (DE_PIPE_VBLANK_IVB(pipe))) | |
8d7849db | 2115 | intel_pipe_handle_vblank(dev, pipe); |
40da17c2 DV |
2116 | |
2117 | /* plane/pipes map 1:1 on ilk+ */ | |
07d27e20 DL |
2118 | if (de_iir & DE_PLANE_FLIP_DONE_IVB(pipe)) { |
2119 | intel_prepare_page_flip(dev, pipe); | |
2120 | intel_finish_page_flip_plane(dev, pipe); | |
9719fb98 PZ |
2121 | } |
2122 | } | |
2123 | ||
2124 | /* check event from PCH */ | |
2125 | if (!HAS_PCH_NOP(dev) && (de_iir & DE_PCH_EVENT_IVB)) { | |
2126 | u32 pch_iir = I915_READ(SDEIIR); | |
2127 | ||
2128 | cpt_irq_handler(dev, pch_iir); | |
2129 | ||
2130 | /* clear PCH hotplug event before clear CPU irq */ | |
2131 | I915_WRITE(SDEIIR, pch_iir); | |
2132 | } | |
2133 | } | |
2134 | ||
f1af8fc1 | 2135 | static irqreturn_t ironlake_irq_handler(int irq, void *arg) |
b1f14ad0 | 2136 | { |
45a83f84 | 2137 | struct drm_device *dev = arg; |
2d1013dd | 2138 | struct drm_i915_private *dev_priv = dev->dev_private; |
f1af8fc1 | 2139 | u32 de_iir, gt_iir, de_ier, sde_ier = 0; |
0e43406b | 2140 | irqreturn_t ret = IRQ_NONE; |
b1f14ad0 | 2141 | |
8664281b PZ |
2142 | /* We get interrupts on unclaimed registers, so check for this before we |
2143 | * do any I915_{READ,WRITE}. */ | |
907b28c5 | 2144 | intel_uncore_check_errors(dev); |
8664281b | 2145 | |
b1f14ad0 JB |
2146 | /* disable master interrupt before clearing iir */ |
2147 | de_ier = I915_READ(DEIER); | |
2148 | I915_WRITE(DEIER, de_ier & ~DE_MASTER_IRQ_CONTROL); | |
23a78516 | 2149 | POSTING_READ(DEIER); |
b1f14ad0 | 2150 | |
44498aea PZ |
2151 | /* Disable south interrupts. We'll only write to SDEIIR once, so further |
2152 | * interrupts will will be stored on its back queue, and then we'll be | |
2153 | * able to process them after we restore SDEIER (as soon as we restore | |
2154 | * it, we'll get an interrupt if SDEIIR still has something to process | |
2155 | * due to its back queue). */ | |
ab5c608b BW |
2156 | if (!HAS_PCH_NOP(dev)) { |
2157 | sde_ier = I915_READ(SDEIER); | |
2158 | I915_WRITE(SDEIER, 0); | |
2159 | POSTING_READ(SDEIER); | |
2160 | } | |
44498aea | 2161 | |
b1f14ad0 | 2162 | gt_iir = I915_READ(GTIIR); |
0e43406b | 2163 | if (gt_iir) { |
d8fc8a47 | 2164 | if (INTEL_INFO(dev)->gen >= 6) |
f1af8fc1 | 2165 | snb_gt_irq_handler(dev, dev_priv, gt_iir); |
d8fc8a47 PZ |
2166 | else |
2167 | ilk_gt_irq_handler(dev, dev_priv, gt_iir); | |
0e43406b CW |
2168 | I915_WRITE(GTIIR, gt_iir); |
2169 | ret = IRQ_HANDLED; | |
b1f14ad0 JB |
2170 | } |
2171 | ||
0e43406b CW |
2172 | de_iir = I915_READ(DEIIR); |
2173 | if (de_iir) { | |
f1af8fc1 PZ |
2174 | if (INTEL_INFO(dev)->gen >= 7) |
2175 | ivb_display_irq_handler(dev, de_iir); | |
2176 | else | |
2177 | ilk_display_irq_handler(dev, de_iir); | |
0e43406b CW |
2178 | I915_WRITE(DEIIR, de_iir); |
2179 | ret = IRQ_HANDLED; | |
b1f14ad0 JB |
2180 | } |
2181 | ||
f1af8fc1 PZ |
2182 | if (INTEL_INFO(dev)->gen >= 6) { |
2183 | u32 pm_iir = I915_READ(GEN6_PMIIR); | |
2184 | if (pm_iir) { | |
1403c0d4 | 2185 | gen6_rps_irq_handler(dev_priv, pm_iir); |
f1af8fc1 PZ |
2186 | I915_WRITE(GEN6_PMIIR, pm_iir); |
2187 | ret = IRQ_HANDLED; | |
2188 | } | |
0e43406b | 2189 | } |
b1f14ad0 | 2190 | |
b1f14ad0 JB |
2191 | I915_WRITE(DEIER, de_ier); |
2192 | POSTING_READ(DEIER); | |
ab5c608b BW |
2193 | if (!HAS_PCH_NOP(dev)) { |
2194 | I915_WRITE(SDEIER, sde_ier); | |
2195 | POSTING_READ(SDEIER); | |
2196 | } | |
b1f14ad0 JB |
2197 | |
2198 | return ret; | |
2199 | } | |
2200 | ||
abd58f01 BW |
2201 | static irqreturn_t gen8_irq_handler(int irq, void *arg) |
2202 | { | |
2203 | struct drm_device *dev = arg; | |
2204 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2205 | u32 master_ctl; | |
2206 | irqreturn_t ret = IRQ_NONE; | |
2207 | uint32_t tmp = 0; | |
c42664cc | 2208 | enum pipe pipe; |
abd58f01 | 2209 | |
abd58f01 BW |
2210 | master_ctl = I915_READ(GEN8_MASTER_IRQ); |
2211 | master_ctl &= ~GEN8_MASTER_IRQ_CONTROL; | |
2212 | if (!master_ctl) | |
2213 | return IRQ_NONE; | |
2214 | ||
2215 | I915_WRITE(GEN8_MASTER_IRQ, 0); | |
2216 | POSTING_READ(GEN8_MASTER_IRQ); | |
2217 | ||
2218 | ret = gen8_gt_irq_handler(dev, dev_priv, master_ctl); | |
2219 | ||
2220 | if (master_ctl & GEN8_DE_MISC_IRQ) { | |
2221 | tmp = I915_READ(GEN8_DE_MISC_IIR); | |
2222 | if (tmp & GEN8_DE_MISC_GSE) | |
2223 | intel_opregion_asle_intr(dev); | |
2224 | else if (tmp) | |
2225 | DRM_ERROR("Unexpected DE Misc interrupt\n"); | |
2226 | else | |
2227 | DRM_ERROR("The master control interrupt lied (DE MISC)!\n"); | |
2228 | ||
2229 | if (tmp) { | |
2230 | I915_WRITE(GEN8_DE_MISC_IIR, tmp); | |
2231 | ret = IRQ_HANDLED; | |
2232 | } | |
2233 | } | |
2234 | ||
6d766f02 DV |
2235 | if (master_ctl & GEN8_DE_PORT_IRQ) { |
2236 | tmp = I915_READ(GEN8_DE_PORT_IIR); | |
2237 | if (tmp & GEN8_AUX_CHANNEL_A) | |
2238 | dp_aux_irq_handler(dev); | |
2239 | else if (tmp) | |
2240 | DRM_ERROR("Unexpected DE Port interrupt\n"); | |
2241 | else | |
2242 | DRM_ERROR("The master control interrupt lied (DE PORT)!\n"); | |
2243 | ||
2244 | if (tmp) { | |
2245 | I915_WRITE(GEN8_DE_PORT_IIR, tmp); | |
2246 | ret = IRQ_HANDLED; | |
2247 | } | |
2248 | } | |
2249 | ||
c42664cc DV |
2250 | for_each_pipe(pipe) { |
2251 | uint32_t pipe_iir; | |
abd58f01 | 2252 | |
c42664cc DV |
2253 | if (!(master_ctl & GEN8_DE_PIPE_IRQ(pipe))) |
2254 | continue; | |
abd58f01 | 2255 | |
c42664cc DV |
2256 | pipe_iir = I915_READ(GEN8_DE_PIPE_IIR(pipe)); |
2257 | if (pipe_iir & GEN8_PIPE_VBLANK) | |
8d7849db | 2258 | intel_pipe_handle_vblank(dev, pipe); |
abd58f01 | 2259 | |
d0e1f1cb | 2260 | if (pipe_iir & GEN8_PIPE_PRIMARY_FLIP_DONE) { |
c42664cc DV |
2261 | intel_prepare_page_flip(dev, pipe); |
2262 | intel_finish_page_flip_plane(dev, pipe); | |
abd58f01 | 2263 | } |
c42664cc | 2264 | |
0fbe7870 DV |
2265 | if (pipe_iir & GEN8_PIPE_CDCLK_CRC_DONE) |
2266 | hsw_pipe_crc_irq_handler(dev, pipe); | |
2267 | ||
38d83c96 DV |
2268 | if (pipe_iir & GEN8_PIPE_FIFO_UNDERRUN) { |
2269 | if (intel_set_cpu_fifo_underrun_reporting(dev, pipe, | |
2270 | false)) | |
fc2c807b VS |
2271 | DRM_ERROR("Pipe %c FIFO underrun\n", |
2272 | pipe_name(pipe)); | |
38d83c96 DV |
2273 | } |
2274 | ||
30100f2b DV |
2275 | if (pipe_iir & GEN8_DE_PIPE_IRQ_FAULT_ERRORS) { |
2276 | DRM_ERROR("Fault errors on pipe %c\n: 0x%08x", | |
2277 | pipe_name(pipe), | |
2278 | pipe_iir & GEN8_DE_PIPE_IRQ_FAULT_ERRORS); | |
2279 | } | |
c42664cc DV |
2280 | |
2281 | if (pipe_iir) { | |
2282 | ret = IRQ_HANDLED; | |
2283 | I915_WRITE(GEN8_DE_PIPE_IIR(pipe), pipe_iir); | |
2284 | } else | |
abd58f01 BW |
2285 | DRM_ERROR("The master control interrupt lied (DE PIPE)!\n"); |
2286 | } | |
2287 | ||
92d03a80 DV |
2288 | if (!HAS_PCH_NOP(dev) && master_ctl & GEN8_DE_PCH_IRQ) { |
2289 | /* | |
2290 | * FIXME(BDW): Assume for now that the new interrupt handling | |
2291 | * scheme also closed the SDE interrupt handling race we've seen | |
2292 | * on older pch-split platforms. But this needs testing. | |
2293 | */ | |
2294 | u32 pch_iir = I915_READ(SDEIIR); | |
2295 | ||
2296 | cpt_irq_handler(dev, pch_iir); | |
2297 | ||
2298 | if (pch_iir) { | |
2299 | I915_WRITE(SDEIIR, pch_iir); | |
2300 | ret = IRQ_HANDLED; | |
2301 | } | |
2302 | } | |
2303 | ||
abd58f01 BW |
2304 | I915_WRITE(GEN8_MASTER_IRQ, GEN8_MASTER_IRQ_CONTROL); |
2305 | POSTING_READ(GEN8_MASTER_IRQ); | |
2306 | ||
2307 | return ret; | |
2308 | } | |
2309 | ||
17e1df07 DV |
2310 | static void i915_error_wake_up(struct drm_i915_private *dev_priv, |
2311 | bool reset_completed) | |
2312 | { | |
a4872ba6 | 2313 | struct intel_engine_cs *ring; |
17e1df07 DV |
2314 | int i; |
2315 | ||
2316 | /* | |
2317 | * Notify all waiters for GPU completion events that reset state has | |
2318 | * been changed, and that they need to restart their wait after | |
2319 | * checking for potential errors (and bail out to drop locks if there is | |
2320 | * a gpu reset pending so that i915_error_work_func can acquire them). | |
2321 | */ | |
2322 | ||
2323 | /* Wake up __wait_seqno, potentially holding dev->struct_mutex. */ | |
2324 | for_each_ring(ring, dev_priv, i) | |
2325 | wake_up_all(&ring->irq_queue); | |
2326 | ||
2327 | /* Wake up intel_crtc_wait_for_pending_flips, holding crtc->mutex. */ | |
2328 | wake_up_all(&dev_priv->pending_flip_queue); | |
2329 | ||
2330 | /* | |
2331 | * Signal tasks blocked in i915_gem_wait_for_error that the pending | |
2332 | * reset state is cleared. | |
2333 | */ | |
2334 | if (reset_completed) | |
2335 | wake_up_all(&dev_priv->gpu_error.reset_queue); | |
2336 | } | |
2337 | ||
8a905236 JB |
2338 | /** |
2339 | * i915_error_work_func - do process context error handling work | |
2340 | * @work: work struct | |
2341 | * | |
2342 | * Fire an error uevent so userspace can see that a hang or error | |
2343 | * was detected. | |
2344 | */ | |
2345 | static void i915_error_work_func(struct work_struct *work) | |
2346 | { | |
1f83fee0 DV |
2347 | struct i915_gpu_error *error = container_of(work, struct i915_gpu_error, |
2348 | work); | |
2d1013dd JN |
2349 | struct drm_i915_private *dev_priv = |
2350 | container_of(error, struct drm_i915_private, gpu_error); | |
8a905236 | 2351 | struct drm_device *dev = dev_priv->dev; |
cce723ed BW |
2352 | char *error_event[] = { I915_ERROR_UEVENT "=1", NULL }; |
2353 | char *reset_event[] = { I915_RESET_UEVENT "=1", NULL }; | |
2354 | char *reset_done_event[] = { I915_ERROR_UEVENT "=0", NULL }; | |
17e1df07 | 2355 | int ret; |
8a905236 | 2356 | |
5bdebb18 | 2357 | kobject_uevent_env(&dev->primary->kdev->kobj, KOBJ_CHANGE, error_event); |
f316a42c | 2358 | |
7db0ba24 DV |
2359 | /* |
2360 | * Note that there's only one work item which does gpu resets, so we | |
2361 | * need not worry about concurrent gpu resets potentially incrementing | |
2362 | * error->reset_counter twice. We only need to take care of another | |
2363 | * racing irq/hangcheck declaring the gpu dead for a second time. A | |
2364 | * quick check for that is good enough: schedule_work ensures the | |
2365 | * correct ordering between hang detection and this work item, and since | |
2366 | * the reset in-progress bit is only ever set by code outside of this | |
2367 | * work we don't need to worry about any other races. | |
2368 | */ | |
2369 | if (i915_reset_in_progress(error) && !i915_terminally_wedged(error)) { | |
f803aa55 | 2370 | DRM_DEBUG_DRIVER("resetting chip\n"); |
5bdebb18 | 2371 | kobject_uevent_env(&dev->primary->kdev->kobj, KOBJ_CHANGE, |
7db0ba24 | 2372 | reset_event); |
1f83fee0 | 2373 | |
f454c694 ID |
2374 | /* |
2375 | * In most cases it's guaranteed that we get here with an RPM | |
2376 | * reference held, for example because there is a pending GPU | |
2377 | * request that won't finish until the reset is done. This | |
2378 | * isn't the case at least when we get here by doing a | |
2379 | * simulated reset via debugs, so get an RPM reference. | |
2380 | */ | |
2381 | intel_runtime_pm_get(dev_priv); | |
17e1df07 DV |
2382 | /* |
2383 | * All state reset _must_ be completed before we update the | |
2384 | * reset counter, for otherwise waiters might miss the reset | |
2385 | * pending state and not properly drop locks, resulting in | |
2386 | * deadlocks with the reset work. | |
2387 | */ | |
f69061be DV |
2388 | ret = i915_reset(dev); |
2389 | ||
17e1df07 DV |
2390 | intel_display_handle_reset(dev); |
2391 | ||
f454c694 ID |
2392 | intel_runtime_pm_put(dev_priv); |
2393 | ||
f69061be DV |
2394 | if (ret == 0) { |
2395 | /* | |
2396 | * After all the gem state is reset, increment the reset | |
2397 | * counter and wake up everyone waiting for the reset to | |
2398 | * complete. | |
2399 | * | |
2400 | * Since unlock operations are a one-sided barrier only, | |
2401 | * we need to insert a barrier here to order any seqno | |
2402 | * updates before | |
2403 | * the counter increment. | |
2404 | */ | |
2405 | smp_mb__before_atomic_inc(); | |
2406 | atomic_inc(&dev_priv->gpu_error.reset_counter); | |
2407 | ||
5bdebb18 | 2408 | kobject_uevent_env(&dev->primary->kdev->kobj, |
f69061be | 2409 | KOBJ_CHANGE, reset_done_event); |
1f83fee0 | 2410 | } else { |
2ac0f450 | 2411 | atomic_set_mask(I915_WEDGED, &error->reset_counter); |
f316a42c | 2412 | } |
1f83fee0 | 2413 | |
17e1df07 DV |
2414 | /* |
2415 | * Note: The wake_up also serves as a memory barrier so that | |
2416 | * waiters see the update value of the reset counter atomic_t. | |
2417 | */ | |
2418 | i915_error_wake_up(dev_priv, true); | |
f316a42c | 2419 | } |
8a905236 JB |
2420 | } |
2421 | ||
35aed2e6 | 2422 | static void i915_report_and_clear_eir(struct drm_device *dev) |
8a905236 JB |
2423 | { |
2424 | struct drm_i915_private *dev_priv = dev->dev_private; | |
bd9854f9 | 2425 | uint32_t instdone[I915_NUM_INSTDONE_REG]; |
8a905236 | 2426 | u32 eir = I915_READ(EIR); |
050ee91f | 2427 | int pipe, i; |
8a905236 | 2428 | |
35aed2e6 CW |
2429 | if (!eir) |
2430 | return; | |
8a905236 | 2431 | |
a70491cc | 2432 | pr_err("render error detected, EIR: 0x%08x\n", eir); |
8a905236 | 2433 | |
bd9854f9 BW |
2434 | i915_get_extra_instdone(dev, instdone); |
2435 | ||
8a905236 JB |
2436 | if (IS_G4X(dev)) { |
2437 | if (eir & (GM45_ERROR_MEM_PRIV | GM45_ERROR_CP_PRIV)) { | |
2438 | u32 ipeir = I915_READ(IPEIR_I965); | |
2439 | ||
a70491cc JP |
2440 | pr_err(" IPEIR: 0x%08x\n", I915_READ(IPEIR_I965)); |
2441 | pr_err(" IPEHR: 0x%08x\n", I915_READ(IPEHR_I965)); | |
050ee91f BW |
2442 | for (i = 0; i < ARRAY_SIZE(instdone); i++) |
2443 | pr_err(" INSTDONE_%d: 0x%08x\n", i, instdone[i]); | |
a70491cc | 2444 | pr_err(" INSTPS: 0x%08x\n", I915_READ(INSTPS)); |
a70491cc | 2445 | pr_err(" ACTHD: 0x%08x\n", I915_READ(ACTHD_I965)); |
8a905236 | 2446 | I915_WRITE(IPEIR_I965, ipeir); |
3143a2bf | 2447 | POSTING_READ(IPEIR_I965); |
8a905236 JB |
2448 | } |
2449 | if (eir & GM45_ERROR_PAGE_TABLE) { | |
2450 | u32 pgtbl_err = I915_READ(PGTBL_ER); | |
a70491cc JP |
2451 | pr_err("page table error\n"); |
2452 | pr_err(" PGTBL_ER: 0x%08x\n", pgtbl_err); | |
8a905236 | 2453 | I915_WRITE(PGTBL_ER, pgtbl_err); |
3143a2bf | 2454 | POSTING_READ(PGTBL_ER); |
8a905236 JB |
2455 | } |
2456 | } | |
2457 | ||
a6c45cf0 | 2458 | if (!IS_GEN2(dev)) { |
8a905236 JB |
2459 | if (eir & I915_ERROR_PAGE_TABLE) { |
2460 | u32 pgtbl_err = I915_READ(PGTBL_ER); | |
a70491cc JP |
2461 | pr_err("page table error\n"); |
2462 | pr_err(" PGTBL_ER: 0x%08x\n", pgtbl_err); | |
8a905236 | 2463 | I915_WRITE(PGTBL_ER, pgtbl_err); |
3143a2bf | 2464 | POSTING_READ(PGTBL_ER); |
8a905236 JB |
2465 | } |
2466 | } | |
2467 | ||
2468 | if (eir & I915_ERROR_MEMORY_REFRESH) { | |
a70491cc | 2469 | pr_err("memory refresh error:\n"); |
9db4a9c7 | 2470 | for_each_pipe(pipe) |
a70491cc | 2471 | pr_err("pipe %c stat: 0x%08x\n", |
9db4a9c7 | 2472 | pipe_name(pipe), I915_READ(PIPESTAT(pipe))); |
8a905236 JB |
2473 | /* pipestat has already been acked */ |
2474 | } | |
2475 | if (eir & I915_ERROR_INSTRUCTION) { | |
a70491cc JP |
2476 | pr_err("instruction error\n"); |
2477 | pr_err(" INSTPM: 0x%08x\n", I915_READ(INSTPM)); | |
050ee91f BW |
2478 | for (i = 0; i < ARRAY_SIZE(instdone); i++) |
2479 | pr_err(" INSTDONE_%d: 0x%08x\n", i, instdone[i]); | |
a6c45cf0 | 2480 | if (INTEL_INFO(dev)->gen < 4) { |
8a905236 JB |
2481 | u32 ipeir = I915_READ(IPEIR); |
2482 | ||
a70491cc JP |
2483 | pr_err(" IPEIR: 0x%08x\n", I915_READ(IPEIR)); |
2484 | pr_err(" IPEHR: 0x%08x\n", I915_READ(IPEHR)); | |
a70491cc | 2485 | pr_err(" ACTHD: 0x%08x\n", I915_READ(ACTHD)); |
8a905236 | 2486 | I915_WRITE(IPEIR, ipeir); |
3143a2bf | 2487 | POSTING_READ(IPEIR); |
8a905236 JB |
2488 | } else { |
2489 | u32 ipeir = I915_READ(IPEIR_I965); | |
2490 | ||
a70491cc JP |
2491 | pr_err(" IPEIR: 0x%08x\n", I915_READ(IPEIR_I965)); |
2492 | pr_err(" IPEHR: 0x%08x\n", I915_READ(IPEHR_I965)); | |
a70491cc | 2493 | pr_err(" INSTPS: 0x%08x\n", I915_READ(INSTPS)); |
a70491cc | 2494 | pr_err(" ACTHD: 0x%08x\n", I915_READ(ACTHD_I965)); |
8a905236 | 2495 | I915_WRITE(IPEIR_I965, ipeir); |
3143a2bf | 2496 | POSTING_READ(IPEIR_I965); |
8a905236 JB |
2497 | } |
2498 | } | |
2499 | ||
2500 | I915_WRITE(EIR, eir); | |
3143a2bf | 2501 | POSTING_READ(EIR); |
8a905236 JB |
2502 | eir = I915_READ(EIR); |
2503 | if (eir) { | |
2504 | /* | |
2505 | * some errors might have become stuck, | |
2506 | * mask them. | |
2507 | */ | |
2508 | DRM_ERROR("EIR stuck: 0x%08x, masking\n", eir); | |
2509 | I915_WRITE(EMR, I915_READ(EMR) | eir); | |
2510 | I915_WRITE(IIR, I915_RENDER_COMMAND_PARSER_ERROR_INTERRUPT); | |
2511 | } | |
35aed2e6 CW |
2512 | } |
2513 | ||
2514 | /** | |
2515 | * i915_handle_error - handle an error interrupt | |
2516 | * @dev: drm device | |
2517 | * | |
2518 | * Do some basic checking of regsiter state at error interrupt time and | |
2519 | * dump it to the syslog. Also call i915_capture_error_state() to make | |
2520 | * sure we get a record and make it available in debugfs. Fire a uevent | |
2521 | * so userspace knows something bad happened (should trigger collection | |
2522 | * of a ring dump etc.). | |
2523 | */ | |
58174462 MK |
2524 | void i915_handle_error(struct drm_device *dev, bool wedged, |
2525 | const char *fmt, ...) | |
35aed2e6 CW |
2526 | { |
2527 | struct drm_i915_private *dev_priv = dev->dev_private; | |
58174462 MK |
2528 | va_list args; |
2529 | char error_msg[80]; | |
35aed2e6 | 2530 | |
58174462 MK |
2531 | va_start(args, fmt); |
2532 | vscnprintf(error_msg, sizeof(error_msg), fmt, args); | |
2533 | va_end(args); | |
2534 | ||
2535 | i915_capture_error_state(dev, wedged, error_msg); | |
35aed2e6 | 2536 | i915_report_and_clear_eir(dev); |
8a905236 | 2537 | |
ba1234d1 | 2538 | if (wedged) { |
f69061be DV |
2539 | atomic_set_mask(I915_RESET_IN_PROGRESS_FLAG, |
2540 | &dev_priv->gpu_error.reset_counter); | |
ba1234d1 | 2541 | |
11ed50ec | 2542 | /* |
17e1df07 DV |
2543 | * Wakeup waiting processes so that the reset work function |
2544 | * i915_error_work_func doesn't deadlock trying to grab various | |
2545 | * locks. By bumping the reset counter first, the woken | |
2546 | * processes will see a reset in progress and back off, | |
2547 | * releasing their locks and then wait for the reset completion. | |
2548 | * We must do this for _all_ gpu waiters that might hold locks | |
2549 | * that the reset work needs to acquire. | |
2550 | * | |
2551 | * Note: The wake_up serves as the required memory barrier to | |
2552 | * ensure that the waiters see the updated value of the reset | |
2553 | * counter atomic_t. | |
11ed50ec | 2554 | */ |
17e1df07 | 2555 | i915_error_wake_up(dev_priv, false); |
11ed50ec BG |
2556 | } |
2557 | ||
122f46ba DV |
2558 | /* |
2559 | * Our reset work can grab modeset locks (since it needs to reset the | |
2560 | * state of outstanding pagelips). Hence it must not be run on our own | |
2561 | * dev-priv->wq work queue for otherwise the flush_work in the pageflip | |
2562 | * code will deadlock. | |
2563 | */ | |
2564 | schedule_work(&dev_priv->gpu_error.work); | |
8a905236 JB |
2565 | } |
2566 | ||
21ad8330 | 2567 | static void __always_unused i915_pageflip_stall_check(struct drm_device *dev, int pipe) |
4e5359cd | 2568 | { |
2d1013dd | 2569 | struct drm_i915_private *dev_priv = dev->dev_private; |
4e5359cd SF |
2570 | struct drm_crtc *crtc = dev_priv->pipe_to_crtc_mapping[pipe]; |
2571 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
05394f39 | 2572 | struct drm_i915_gem_object *obj; |
4e5359cd SF |
2573 | struct intel_unpin_work *work; |
2574 | unsigned long flags; | |
2575 | bool stall_detected; | |
2576 | ||
2577 | /* Ignore early vblank irqs */ | |
2578 | if (intel_crtc == NULL) | |
2579 | return; | |
2580 | ||
2581 | spin_lock_irqsave(&dev->event_lock, flags); | |
2582 | work = intel_crtc->unpin_work; | |
2583 | ||
e7d841ca CW |
2584 | if (work == NULL || |
2585 | atomic_read(&work->pending) >= INTEL_FLIP_COMPLETE || | |
2586 | !work->enable_stall_check) { | |
4e5359cd SF |
2587 | /* Either the pending flip IRQ arrived, or we're too early. Don't check */ |
2588 | spin_unlock_irqrestore(&dev->event_lock, flags); | |
2589 | return; | |
2590 | } | |
2591 | ||
2592 | /* Potential stall - if we see that the flip has happened, assume a missed interrupt */ | |
05394f39 | 2593 | obj = work->pending_flip_obj; |
a6c45cf0 | 2594 | if (INTEL_INFO(dev)->gen >= 4) { |
9db4a9c7 | 2595 | int dspsurf = DSPSURF(intel_crtc->plane); |
446f2545 | 2596 | stall_detected = I915_HI_DISPBASE(I915_READ(dspsurf)) == |
f343c5f6 | 2597 | i915_gem_obj_ggtt_offset(obj); |
4e5359cd | 2598 | } else { |
9db4a9c7 | 2599 | int dspaddr = DSPADDR(intel_crtc->plane); |
f343c5f6 | 2600 | stall_detected = I915_READ(dspaddr) == (i915_gem_obj_ggtt_offset(obj) + |
f4510a27 MR |
2601 | crtc->y * crtc->primary->fb->pitches[0] + |
2602 | crtc->x * crtc->primary->fb->bits_per_pixel/8); | |
4e5359cd SF |
2603 | } |
2604 | ||
2605 | spin_unlock_irqrestore(&dev->event_lock, flags); | |
2606 | ||
2607 | if (stall_detected) { | |
2608 | DRM_DEBUG_DRIVER("Pageflip stall detected\n"); | |
2609 | intel_prepare_page_flip(dev, intel_crtc->plane); | |
2610 | } | |
2611 | } | |
2612 | ||
42f52ef8 KP |
2613 | /* Called from drm generic code, passed 'crtc' which |
2614 | * we use as a pipe index | |
2615 | */ | |
f71d4af4 | 2616 | static int i915_enable_vblank(struct drm_device *dev, int pipe) |
0a3e67a4 | 2617 | { |
2d1013dd | 2618 | struct drm_i915_private *dev_priv = dev->dev_private; |
e9d21d7f | 2619 | unsigned long irqflags; |
71e0ffa5 | 2620 | |
5eddb70b | 2621 | if (!i915_pipe_enabled(dev, pipe)) |
71e0ffa5 | 2622 | return -EINVAL; |
0a3e67a4 | 2623 | |
1ec14ad3 | 2624 | spin_lock_irqsave(&dev_priv->irq_lock, irqflags); |
f796cf8f | 2625 | if (INTEL_INFO(dev)->gen >= 4) |
7c463586 | 2626 | i915_enable_pipestat(dev_priv, pipe, |
755e9019 | 2627 | PIPE_START_VBLANK_INTERRUPT_STATUS); |
e9d21d7f | 2628 | else |
7c463586 | 2629 | i915_enable_pipestat(dev_priv, pipe, |
755e9019 | 2630 | PIPE_VBLANK_INTERRUPT_STATUS); |
1ec14ad3 | 2631 | spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags); |
8692d00e | 2632 | |
0a3e67a4 JB |
2633 | return 0; |
2634 | } | |
2635 | ||
f71d4af4 | 2636 | static int ironlake_enable_vblank(struct drm_device *dev, int pipe) |
f796cf8f | 2637 | { |
2d1013dd | 2638 | struct drm_i915_private *dev_priv = dev->dev_private; |
f796cf8f | 2639 | unsigned long irqflags; |
b518421f | 2640 | uint32_t bit = (INTEL_INFO(dev)->gen >= 7) ? DE_PIPE_VBLANK_IVB(pipe) : |
40da17c2 | 2641 | DE_PIPE_VBLANK(pipe); |
f796cf8f JB |
2642 | |
2643 | if (!i915_pipe_enabled(dev, pipe)) | |
2644 | return -EINVAL; | |
2645 | ||
2646 | spin_lock_irqsave(&dev_priv->irq_lock, irqflags); | |
b518421f | 2647 | ironlake_enable_display_irq(dev_priv, bit); |
b1f14ad0 JB |
2648 | spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags); |
2649 | ||
2650 | return 0; | |
2651 | } | |
2652 | ||
7e231dbe JB |
2653 | static int valleyview_enable_vblank(struct drm_device *dev, int pipe) |
2654 | { | |
2d1013dd | 2655 | struct drm_i915_private *dev_priv = dev->dev_private; |
7e231dbe | 2656 | unsigned long irqflags; |
7e231dbe JB |
2657 | |
2658 | if (!i915_pipe_enabled(dev, pipe)) | |
2659 | return -EINVAL; | |
2660 | ||
2661 | spin_lock_irqsave(&dev_priv->irq_lock, irqflags); | |
31acc7f5 | 2662 | i915_enable_pipestat(dev_priv, pipe, |
755e9019 | 2663 | PIPE_START_VBLANK_INTERRUPT_STATUS); |
7e231dbe JB |
2664 | spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags); |
2665 | ||
2666 | return 0; | |
2667 | } | |
2668 | ||
abd58f01 BW |
2669 | static int gen8_enable_vblank(struct drm_device *dev, int pipe) |
2670 | { | |
2671 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2672 | unsigned long irqflags; | |
abd58f01 BW |
2673 | |
2674 | if (!i915_pipe_enabled(dev, pipe)) | |
2675 | return -EINVAL; | |
2676 | ||
2677 | spin_lock_irqsave(&dev_priv->irq_lock, irqflags); | |
7167d7c6 DV |
2678 | dev_priv->de_irq_mask[pipe] &= ~GEN8_PIPE_VBLANK; |
2679 | I915_WRITE(GEN8_DE_PIPE_IMR(pipe), dev_priv->de_irq_mask[pipe]); | |
2680 | POSTING_READ(GEN8_DE_PIPE_IMR(pipe)); | |
abd58f01 BW |
2681 | spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags); |
2682 | return 0; | |
2683 | } | |
2684 | ||
42f52ef8 KP |
2685 | /* Called from drm generic code, passed 'crtc' which |
2686 | * we use as a pipe index | |
2687 | */ | |
f71d4af4 | 2688 | static void i915_disable_vblank(struct drm_device *dev, int pipe) |
0a3e67a4 | 2689 | { |
2d1013dd | 2690 | struct drm_i915_private *dev_priv = dev->dev_private; |
e9d21d7f | 2691 | unsigned long irqflags; |
0a3e67a4 | 2692 | |
1ec14ad3 | 2693 | spin_lock_irqsave(&dev_priv->irq_lock, irqflags); |
f796cf8f | 2694 | i915_disable_pipestat(dev_priv, pipe, |
755e9019 ID |
2695 | PIPE_VBLANK_INTERRUPT_STATUS | |
2696 | PIPE_START_VBLANK_INTERRUPT_STATUS); | |
f796cf8f JB |
2697 | spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags); |
2698 | } | |
2699 | ||
f71d4af4 | 2700 | static void ironlake_disable_vblank(struct drm_device *dev, int pipe) |
f796cf8f | 2701 | { |
2d1013dd | 2702 | struct drm_i915_private *dev_priv = dev->dev_private; |
f796cf8f | 2703 | unsigned long irqflags; |
b518421f | 2704 | uint32_t bit = (INTEL_INFO(dev)->gen >= 7) ? DE_PIPE_VBLANK_IVB(pipe) : |
40da17c2 | 2705 | DE_PIPE_VBLANK(pipe); |
f796cf8f JB |
2706 | |
2707 | spin_lock_irqsave(&dev_priv->irq_lock, irqflags); | |
b518421f | 2708 | ironlake_disable_display_irq(dev_priv, bit); |
b1f14ad0 JB |
2709 | spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags); |
2710 | } | |
2711 | ||
7e231dbe JB |
2712 | static void valleyview_disable_vblank(struct drm_device *dev, int pipe) |
2713 | { | |
2d1013dd | 2714 | struct drm_i915_private *dev_priv = dev->dev_private; |
7e231dbe | 2715 | unsigned long irqflags; |
7e231dbe JB |
2716 | |
2717 | spin_lock_irqsave(&dev_priv->irq_lock, irqflags); | |
31acc7f5 | 2718 | i915_disable_pipestat(dev_priv, pipe, |
755e9019 | 2719 | PIPE_START_VBLANK_INTERRUPT_STATUS); |
7e231dbe JB |
2720 | spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags); |
2721 | } | |
2722 | ||
abd58f01 BW |
2723 | static void gen8_disable_vblank(struct drm_device *dev, int pipe) |
2724 | { | |
2725 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2726 | unsigned long irqflags; | |
abd58f01 BW |
2727 | |
2728 | if (!i915_pipe_enabled(dev, pipe)) | |
2729 | return; | |
2730 | ||
2731 | spin_lock_irqsave(&dev_priv->irq_lock, irqflags); | |
7167d7c6 DV |
2732 | dev_priv->de_irq_mask[pipe] |= GEN8_PIPE_VBLANK; |
2733 | I915_WRITE(GEN8_DE_PIPE_IMR(pipe), dev_priv->de_irq_mask[pipe]); | |
2734 | POSTING_READ(GEN8_DE_PIPE_IMR(pipe)); | |
abd58f01 BW |
2735 | spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags); |
2736 | } | |
2737 | ||
893eead0 | 2738 | static u32 |
a4872ba6 | 2739 | ring_last_seqno(struct intel_engine_cs *ring) |
852835f3 | 2740 | { |
893eead0 CW |
2741 | return list_entry(ring->request_list.prev, |
2742 | struct drm_i915_gem_request, list)->seqno; | |
2743 | } | |
2744 | ||
9107e9d2 | 2745 | static bool |
a4872ba6 | 2746 | ring_idle(struct intel_engine_cs *ring, u32 seqno) |
9107e9d2 CW |
2747 | { |
2748 | return (list_empty(&ring->request_list) || | |
2749 | i915_seqno_passed(seqno, ring_last_seqno(ring))); | |
f65d9421 BG |
2750 | } |
2751 | ||
a028c4b0 DV |
2752 | static bool |
2753 | ipehr_is_semaphore_wait(struct drm_device *dev, u32 ipehr) | |
2754 | { | |
2755 | if (INTEL_INFO(dev)->gen >= 8) { | |
2756 | /* | |
2757 | * FIXME: gen8 semaphore support - currently we don't emit | |
2758 | * semaphores on bdw anyway, but this needs to be addressed when | |
2759 | * we merge that code. | |
2760 | */ | |
2761 | return false; | |
2762 | } else { | |
2763 | ipehr &= ~MI_SEMAPHORE_SYNC_MASK; | |
2764 | return ipehr == (MI_SEMAPHORE_MBOX | MI_SEMAPHORE_COMPARE | | |
2765 | MI_SEMAPHORE_REGISTER); | |
2766 | } | |
2767 | } | |
2768 | ||
a4872ba6 OM |
2769 | static struct intel_engine_cs * |
2770 | semaphore_wait_to_signaller_ring(struct intel_engine_cs *ring, u32 ipehr) | |
921d42ea DV |
2771 | { |
2772 | struct drm_i915_private *dev_priv = ring->dev->dev_private; | |
a4872ba6 | 2773 | struct intel_engine_cs *signaller; |
921d42ea DV |
2774 | int i; |
2775 | ||
2776 | if (INTEL_INFO(dev_priv->dev)->gen >= 8) { | |
2777 | /* | |
2778 | * FIXME: gen8 semaphore support - currently we don't emit | |
2779 | * semaphores on bdw anyway, but this needs to be addressed when | |
2780 | * we merge that code. | |
2781 | */ | |
2782 | return NULL; | |
2783 | } else { | |
2784 | u32 sync_bits = ipehr & MI_SEMAPHORE_SYNC_MASK; | |
2785 | ||
2786 | for_each_ring(signaller, dev_priv, i) { | |
2787 | if(ring == signaller) | |
2788 | continue; | |
2789 | ||
ebc348b2 | 2790 | if (sync_bits == signaller->semaphore.mbox.wait[ring->id]) |
921d42ea DV |
2791 | return signaller; |
2792 | } | |
2793 | } | |
2794 | ||
2795 | DRM_ERROR("No signaller ring found for ring %i, ipehr 0x%08x\n", | |
2796 | ring->id, ipehr); | |
2797 | ||
2798 | return NULL; | |
2799 | } | |
2800 | ||
a4872ba6 OM |
2801 | static struct intel_engine_cs * |
2802 | semaphore_waits_for(struct intel_engine_cs *ring, u32 *seqno) | |
a24a11e6 CW |
2803 | { |
2804 | struct drm_i915_private *dev_priv = ring->dev->dev_private; | |
88fe429d DV |
2805 | u32 cmd, ipehr, head; |
2806 | int i; | |
a24a11e6 CW |
2807 | |
2808 | ipehr = I915_READ(RING_IPEHR(ring->mmio_base)); | |
a028c4b0 | 2809 | if (!ipehr_is_semaphore_wait(ring->dev, ipehr)) |
6274f212 | 2810 | return NULL; |
a24a11e6 | 2811 | |
88fe429d DV |
2812 | /* |
2813 | * HEAD is likely pointing to the dword after the actual command, | |
2814 | * so scan backwards until we find the MBOX. But limit it to just 3 | |
2815 | * dwords. Note that we don't care about ACTHD here since that might | |
2816 | * point at at batch, and semaphores are always emitted into the | |
2817 | * ringbuffer itself. | |
a24a11e6 | 2818 | */ |
88fe429d DV |
2819 | head = I915_READ_HEAD(ring) & HEAD_ADDR; |
2820 | ||
2821 | for (i = 4; i; --i) { | |
2822 | /* | |
2823 | * Be paranoid and presume the hw has gone off into the wild - | |
2824 | * our ring is smaller than what the hardware (and hence | |
2825 | * HEAD_ADDR) allows. Also handles wrap-around. | |
2826 | */ | |
ee1b1e5e | 2827 | head &= ring->buffer->size - 1; |
88fe429d DV |
2828 | |
2829 | /* This here seems to blow up */ | |
ee1b1e5e | 2830 | cmd = ioread32(ring->buffer->virtual_start + head); |
a24a11e6 CW |
2831 | if (cmd == ipehr) |
2832 | break; | |
2833 | ||
88fe429d DV |
2834 | head -= 4; |
2835 | } | |
a24a11e6 | 2836 | |
88fe429d DV |
2837 | if (!i) |
2838 | return NULL; | |
a24a11e6 | 2839 | |
ee1b1e5e | 2840 | *seqno = ioread32(ring->buffer->virtual_start + head + 4) + 1; |
921d42ea | 2841 | return semaphore_wait_to_signaller_ring(ring, ipehr); |
a24a11e6 CW |
2842 | } |
2843 | ||
a4872ba6 | 2844 | static int semaphore_passed(struct intel_engine_cs *ring) |
6274f212 CW |
2845 | { |
2846 | struct drm_i915_private *dev_priv = ring->dev->dev_private; | |
a4872ba6 | 2847 | struct intel_engine_cs *signaller; |
6274f212 CW |
2848 | u32 seqno, ctl; |
2849 | ||
2850 | ring->hangcheck.deadlock = true; | |
2851 | ||
2852 | signaller = semaphore_waits_for(ring, &seqno); | |
2853 | if (signaller == NULL || signaller->hangcheck.deadlock) | |
2854 | return -1; | |
2855 | ||
2856 | /* cursory check for an unkickable deadlock */ | |
2857 | ctl = I915_READ_CTL(signaller); | |
2858 | if (ctl & RING_WAIT_SEMAPHORE && semaphore_passed(signaller) < 0) | |
2859 | return -1; | |
2860 | ||
2861 | return i915_seqno_passed(signaller->get_seqno(signaller, false), seqno); | |
2862 | } | |
2863 | ||
2864 | static void semaphore_clear_deadlocks(struct drm_i915_private *dev_priv) | |
2865 | { | |
a4872ba6 | 2866 | struct intel_engine_cs *ring; |
6274f212 CW |
2867 | int i; |
2868 | ||
2869 | for_each_ring(ring, dev_priv, i) | |
2870 | ring->hangcheck.deadlock = false; | |
2871 | } | |
2872 | ||
ad8beaea | 2873 | static enum intel_ring_hangcheck_action |
a4872ba6 | 2874 | ring_stuck(struct intel_engine_cs *ring, u64 acthd) |
1ec14ad3 CW |
2875 | { |
2876 | struct drm_device *dev = ring->dev; | |
2877 | struct drm_i915_private *dev_priv = dev->dev_private; | |
9107e9d2 CW |
2878 | u32 tmp; |
2879 | ||
6274f212 | 2880 | if (ring->hangcheck.acthd != acthd) |
f2f4d82f | 2881 | return HANGCHECK_ACTIVE; |
6274f212 | 2882 | |
9107e9d2 | 2883 | if (IS_GEN2(dev)) |
f2f4d82f | 2884 | return HANGCHECK_HUNG; |
9107e9d2 CW |
2885 | |
2886 | /* Is the chip hanging on a WAIT_FOR_EVENT? | |
2887 | * If so we can simply poke the RB_WAIT bit | |
2888 | * and break the hang. This should work on | |
2889 | * all but the second generation chipsets. | |
2890 | */ | |
2891 | tmp = I915_READ_CTL(ring); | |
1ec14ad3 | 2892 | if (tmp & RING_WAIT) { |
58174462 MK |
2893 | i915_handle_error(dev, false, |
2894 | "Kicking stuck wait on %s", | |
2895 | ring->name); | |
1ec14ad3 | 2896 | I915_WRITE_CTL(ring, tmp); |
f2f4d82f | 2897 | return HANGCHECK_KICK; |
6274f212 CW |
2898 | } |
2899 | ||
2900 | if (INTEL_INFO(dev)->gen >= 6 && tmp & RING_WAIT_SEMAPHORE) { | |
2901 | switch (semaphore_passed(ring)) { | |
2902 | default: | |
f2f4d82f | 2903 | return HANGCHECK_HUNG; |
6274f212 | 2904 | case 1: |
58174462 MK |
2905 | i915_handle_error(dev, false, |
2906 | "Kicking stuck semaphore on %s", | |
2907 | ring->name); | |
6274f212 | 2908 | I915_WRITE_CTL(ring, tmp); |
f2f4d82f | 2909 | return HANGCHECK_KICK; |
6274f212 | 2910 | case 0: |
f2f4d82f | 2911 | return HANGCHECK_WAIT; |
6274f212 | 2912 | } |
9107e9d2 | 2913 | } |
ed5cbb03 | 2914 | |
f2f4d82f | 2915 | return HANGCHECK_HUNG; |
ed5cbb03 MK |
2916 | } |
2917 | ||
f65d9421 BG |
2918 | /** |
2919 | * This is called when the chip hasn't reported back with completed | |
05407ff8 MK |
2920 | * batchbuffers in a long time. We keep track per ring seqno progress and |
2921 | * if there are no progress, hangcheck score for that ring is increased. | |
2922 | * Further, acthd is inspected to see if the ring is stuck. On stuck case | |
2923 | * we kick the ring. If we see no progress on three subsequent calls | |
2924 | * we assume chip is wedged and try to fix it by resetting the chip. | |
f65d9421 | 2925 | */ |
a658b5d2 | 2926 | static void i915_hangcheck_elapsed(unsigned long data) |
f65d9421 BG |
2927 | { |
2928 | struct drm_device *dev = (struct drm_device *)data; | |
2d1013dd | 2929 | struct drm_i915_private *dev_priv = dev->dev_private; |
a4872ba6 | 2930 | struct intel_engine_cs *ring; |
b4519513 | 2931 | int i; |
05407ff8 | 2932 | int busy_count = 0, rings_hung = 0; |
9107e9d2 CW |
2933 | bool stuck[I915_NUM_RINGS] = { 0 }; |
2934 | #define BUSY 1 | |
2935 | #define KICK 5 | |
2936 | #define HUNG 20 | |
893eead0 | 2937 | |
d330a953 | 2938 | if (!i915.enable_hangcheck) |
3e0dc6b0 BW |
2939 | return; |
2940 | ||
b4519513 | 2941 | for_each_ring(ring, dev_priv, i) { |
50877445 CW |
2942 | u64 acthd; |
2943 | u32 seqno; | |
9107e9d2 | 2944 | bool busy = true; |
05407ff8 | 2945 | |
6274f212 CW |
2946 | semaphore_clear_deadlocks(dev_priv); |
2947 | ||
05407ff8 MK |
2948 | seqno = ring->get_seqno(ring, false); |
2949 | acthd = intel_ring_get_active_head(ring); | |
b4519513 | 2950 | |
9107e9d2 CW |
2951 | if (ring->hangcheck.seqno == seqno) { |
2952 | if (ring_idle(ring, seqno)) { | |
da661464 MK |
2953 | ring->hangcheck.action = HANGCHECK_IDLE; |
2954 | ||
9107e9d2 CW |
2955 | if (waitqueue_active(&ring->irq_queue)) { |
2956 | /* Issue a wake-up to catch stuck h/w. */ | |
094f9a54 | 2957 | if (!test_and_set_bit(ring->id, &dev_priv->gpu_error.missed_irq_rings)) { |
f4adcd24 DV |
2958 | if (!(dev_priv->gpu_error.test_irq_rings & intel_ring_flag(ring))) |
2959 | DRM_ERROR("Hangcheck timer elapsed... %s idle\n", | |
2960 | ring->name); | |
2961 | else | |
2962 | DRM_INFO("Fake missed irq on %s\n", | |
2963 | ring->name); | |
094f9a54 CW |
2964 | wake_up_all(&ring->irq_queue); |
2965 | } | |
2966 | /* Safeguard against driver failure */ | |
2967 | ring->hangcheck.score += BUSY; | |
9107e9d2 CW |
2968 | } else |
2969 | busy = false; | |
05407ff8 | 2970 | } else { |
6274f212 CW |
2971 | /* We always increment the hangcheck score |
2972 | * if the ring is busy and still processing | |
2973 | * the same request, so that no single request | |
2974 | * can run indefinitely (such as a chain of | |
2975 | * batches). The only time we do not increment | |
2976 | * the hangcheck score on this ring, if this | |
2977 | * ring is in a legitimate wait for another | |
2978 | * ring. In that case the waiting ring is a | |
2979 | * victim and we want to be sure we catch the | |
2980 | * right culprit. Then every time we do kick | |
2981 | * the ring, add a small increment to the | |
2982 | * score so that we can catch a batch that is | |
2983 | * being repeatedly kicked and so responsible | |
2984 | * for stalling the machine. | |
2985 | */ | |
ad8beaea MK |
2986 | ring->hangcheck.action = ring_stuck(ring, |
2987 | acthd); | |
2988 | ||
2989 | switch (ring->hangcheck.action) { | |
da661464 | 2990 | case HANGCHECK_IDLE: |
f2f4d82f | 2991 | case HANGCHECK_WAIT: |
6274f212 | 2992 | break; |
f2f4d82f | 2993 | case HANGCHECK_ACTIVE: |
ea04cb31 | 2994 | ring->hangcheck.score += BUSY; |
6274f212 | 2995 | break; |
f2f4d82f | 2996 | case HANGCHECK_KICK: |
ea04cb31 | 2997 | ring->hangcheck.score += KICK; |
6274f212 | 2998 | break; |
f2f4d82f | 2999 | case HANGCHECK_HUNG: |
ea04cb31 | 3000 | ring->hangcheck.score += HUNG; |
6274f212 CW |
3001 | stuck[i] = true; |
3002 | break; | |
3003 | } | |
05407ff8 | 3004 | } |
9107e9d2 | 3005 | } else { |
da661464 MK |
3006 | ring->hangcheck.action = HANGCHECK_ACTIVE; |
3007 | ||
9107e9d2 CW |
3008 | /* Gradually reduce the count so that we catch DoS |
3009 | * attempts across multiple batches. | |
3010 | */ | |
3011 | if (ring->hangcheck.score > 0) | |
3012 | ring->hangcheck.score--; | |
d1e61e7f CW |
3013 | } |
3014 | ||
05407ff8 MK |
3015 | ring->hangcheck.seqno = seqno; |
3016 | ring->hangcheck.acthd = acthd; | |
9107e9d2 | 3017 | busy_count += busy; |
893eead0 | 3018 | } |
b9201c14 | 3019 | |
92cab734 | 3020 | for_each_ring(ring, dev_priv, i) { |
b6b0fac0 | 3021 | if (ring->hangcheck.score >= HANGCHECK_SCORE_RING_HUNG) { |
b8d88d1d DV |
3022 | DRM_INFO("%s on %s\n", |
3023 | stuck[i] ? "stuck" : "no progress", | |
3024 | ring->name); | |
a43adf07 | 3025 | rings_hung++; |
92cab734 MK |
3026 | } |
3027 | } | |
3028 | ||
05407ff8 | 3029 | if (rings_hung) |
58174462 | 3030 | return i915_handle_error(dev, true, "Ring hung"); |
f65d9421 | 3031 | |
05407ff8 MK |
3032 | if (busy_count) |
3033 | /* Reset timer case chip hangs without another request | |
3034 | * being added */ | |
10cd45b6 MK |
3035 | i915_queue_hangcheck(dev); |
3036 | } | |
3037 | ||
3038 | void i915_queue_hangcheck(struct drm_device *dev) | |
3039 | { | |
3040 | struct drm_i915_private *dev_priv = dev->dev_private; | |
d330a953 | 3041 | if (!i915.enable_hangcheck) |
10cd45b6 MK |
3042 | return; |
3043 | ||
3044 | mod_timer(&dev_priv->gpu_error.hangcheck_timer, | |
3045 | round_jiffies_up(jiffies + DRM_I915_HANGCHECK_JIFFIES)); | |
f65d9421 BG |
3046 | } |
3047 | ||
1c69eb42 | 3048 | static void ibx_irq_reset(struct drm_device *dev) |
91738a95 PZ |
3049 | { |
3050 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3051 | ||
3052 | if (HAS_PCH_NOP(dev)) | |
3053 | return; | |
3054 | ||
f86f3fb0 | 3055 | GEN5_IRQ_RESET(SDE); |
105b122e PZ |
3056 | |
3057 | if (HAS_PCH_CPT(dev) || HAS_PCH_LPT(dev)) | |
3058 | I915_WRITE(SERR_INT, 0xffffffff); | |
622364b6 | 3059 | } |
105b122e | 3060 | |
622364b6 PZ |
3061 | /* |
3062 | * SDEIER is also touched by the interrupt handler to work around missed PCH | |
3063 | * interrupts. Hence we can't update it after the interrupt handler is enabled - | |
3064 | * instead we unconditionally enable all PCH interrupt sources here, but then | |
3065 | * only unmask them as needed with SDEIMR. | |
3066 | * | |
3067 | * This function needs to be called before interrupts are enabled. | |
3068 | */ | |
3069 | static void ibx_irq_pre_postinstall(struct drm_device *dev) | |
3070 | { | |
3071 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3072 | ||
3073 | if (HAS_PCH_NOP(dev)) | |
3074 | return; | |
3075 | ||
3076 | WARN_ON(I915_READ(SDEIER) != 0); | |
91738a95 PZ |
3077 | I915_WRITE(SDEIER, 0xffffffff); |
3078 | POSTING_READ(SDEIER); | |
3079 | } | |
3080 | ||
7c4d664e | 3081 | static void gen5_gt_irq_reset(struct drm_device *dev) |
d18ea1b5 DV |
3082 | { |
3083 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3084 | ||
f86f3fb0 | 3085 | GEN5_IRQ_RESET(GT); |
a9d356a6 | 3086 | if (INTEL_INFO(dev)->gen >= 6) |
f86f3fb0 | 3087 | GEN5_IRQ_RESET(GEN6_PM); |
d18ea1b5 DV |
3088 | } |
3089 | ||
1da177e4 LT |
3090 | /* drm_dma.h hooks |
3091 | */ | |
be30b29f | 3092 | static void ironlake_irq_reset(struct drm_device *dev) |
036a4a7d | 3093 | { |
2d1013dd | 3094 | struct drm_i915_private *dev_priv = dev->dev_private; |
036a4a7d | 3095 | |
0c841212 | 3096 | I915_WRITE(HWSTAM, 0xffffffff); |
bdfcdb63 | 3097 | |
f86f3fb0 | 3098 | GEN5_IRQ_RESET(DE); |
c6d954c1 PZ |
3099 | if (IS_GEN7(dev)) |
3100 | I915_WRITE(GEN7_ERR_INT, 0xffffffff); | |
036a4a7d | 3101 | |
7c4d664e | 3102 | gen5_gt_irq_reset(dev); |
c650156a | 3103 | |
1c69eb42 | 3104 | ibx_irq_reset(dev); |
7d99163d | 3105 | } |
c650156a | 3106 | |
7e231dbe JB |
3107 | static void valleyview_irq_preinstall(struct drm_device *dev) |
3108 | { | |
2d1013dd | 3109 | struct drm_i915_private *dev_priv = dev->dev_private; |
7e231dbe JB |
3110 | int pipe; |
3111 | ||
7e231dbe JB |
3112 | /* VLV magic */ |
3113 | I915_WRITE(VLV_IMR, 0); | |
3114 | I915_WRITE(RING_IMR(RENDER_RING_BASE), 0); | |
3115 | I915_WRITE(RING_IMR(GEN6_BSD_RING_BASE), 0); | |
3116 | I915_WRITE(RING_IMR(BLT_RING_BASE), 0); | |
3117 | ||
7e231dbe JB |
3118 | /* and GT */ |
3119 | I915_WRITE(GTIIR, I915_READ(GTIIR)); | |
3120 | I915_WRITE(GTIIR, I915_READ(GTIIR)); | |
d18ea1b5 | 3121 | |
7c4d664e | 3122 | gen5_gt_irq_reset(dev); |
7e231dbe JB |
3123 | |
3124 | I915_WRITE(DPINVGTT, 0xff); | |
3125 | ||
3126 | I915_WRITE(PORT_HOTPLUG_EN, 0); | |
3127 | I915_WRITE(PORT_HOTPLUG_STAT, I915_READ(PORT_HOTPLUG_STAT)); | |
3128 | for_each_pipe(pipe) | |
3129 | I915_WRITE(PIPESTAT(pipe), 0xffff); | |
3130 | I915_WRITE(VLV_IIR, 0xffffffff); | |
3131 | I915_WRITE(VLV_IMR, 0xffffffff); | |
3132 | I915_WRITE(VLV_IER, 0x0); | |
3133 | POSTING_READ(VLV_IER); | |
3134 | } | |
3135 | ||
d6e3cca3 DV |
3136 | static void gen8_gt_irq_reset(struct drm_i915_private *dev_priv) |
3137 | { | |
3138 | GEN8_IRQ_RESET_NDX(GT, 0); | |
3139 | GEN8_IRQ_RESET_NDX(GT, 1); | |
3140 | GEN8_IRQ_RESET_NDX(GT, 2); | |
3141 | GEN8_IRQ_RESET_NDX(GT, 3); | |
3142 | } | |
3143 | ||
823f6b38 | 3144 | static void gen8_irq_reset(struct drm_device *dev) |
abd58f01 BW |
3145 | { |
3146 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3147 | int pipe; | |
3148 | ||
abd58f01 BW |
3149 | I915_WRITE(GEN8_MASTER_IRQ, 0); |
3150 | POSTING_READ(GEN8_MASTER_IRQ); | |
3151 | ||
d6e3cca3 | 3152 | gen8_gt_irq_reset(dev_priv); |
abd58f01 | 3153 | |
823f6b38 | 3154 | for_each_pipe(pipe) |
f86f3fb0 | 3155 | GEN8_IRQ_RESET_NDX(DE_PIPE, pipe); |
abd58f01 | 3156 | |
f86f3fb0 PZ |
3157 | GEN5_IRQ_RESET(GEN8_DE_PORT_); |
3158 | GEN5_IRQ_RESET(GEN8_DE_MISC_); | |
3159 | GEN5_IRQ_RESET(GEN8_PCU_); | |
abd58f01 | 3160 | |
1c69eb42 | 3161 | ibx_irq_reset(dev); |
abd58f01 | 3162 | } |
09f2344d | 3163 | |
43f328d7 VS |
3164 | static void cherryview_irq_preinstall(struct drm_device *dev) |
3165 | { | |
3166 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3167 | int pipe; | |
3168 | ||
3169 | I915_WRITE(GEN8_MASTER_IRQ, 0); | |
3170 | POSTING_READ(GEN8_MASTER_IRQ); | |
3171 | ||
d6e3cca3 | 3172 | gen8_gt_irq_reset(dev_priv); |
43f328d7 VS |
3173 | |
3174 | GEN5_IRQ_RESET(GEN8_PCU_); | |
3175 | ||
3176 | POSTING_READ(GEN8_PCU_IIR); | |
3177 | ||
3178 | I915_WRITE(DPINVGTT, DPINVGTT_STATUS_MASK_CHV); | |
3179 | ||
3180 | I915_WRITE(PORT_HOTPLUG_EN, 0); | |
3181 | I915_WRITE(PORT_HOTPLUG_STAT, I915_READ(PORT_HOTPLUG_STAT)); | |
3182 | ||
3183 | for_each_pipe(pipe) | |
3184 | I915_WRITE(PIPESTAT(pipe), 0xffff); | |
3185 | ||
3186 | I915_WRITE(VLV_IMR, 0xffffffff); | |
3187 | I915_WRITE(VLV_IER, 0x0); | |
3188 | I915_WRITE(VLV_IIR, 0xffffffff); | |
3189 | POSTING_READ(VLV_IIR); | |
3190 | } | |
3191 | ||
82a28bcf | 3192 | static void ibx_hpd_irq_setup(struct drm_device *dev) |
7fe0b973 | 3193 | { |
2d1013dd | 3194 | struct drm_i915_private *dev_priv = dev->dev_private; |
82a28bcf DV |
3195 | struct drm_mode_config *mode_config = &dev->mode_config; |
3196 | struct intel_encoder *intel_encoder; | |
fee884ed | 3197 | u32 hotplug_irqs, hotplug, enabled_irqs = 0; |
82a28bcf DV |
3198 | |
3199 | if (HAS_PCH_IBX(dev)) { | |
fee884ed | 3200 | hotplug_irqs = SDE_HOTPLUG_MASK; |
82a28bcf | 3201 | list_for_each_entry(intel_encoder, &mode_config->encoder_list, base.head) |
cd569aed | 3202 | if (dev_priv->hpd_stats[intel_encoder->hpd_pin].hpd_mark == HPD_ENABLED) |
fee884ed | 3203 | enabled_irqs |= hpd_ibx[intel_encoder->hpd_pin]; |
82a28bcf | 3204 | } else { |
fee884ed | 3205 | hotplug_irqs = SDE_HOTPLUG_MASK_CPT; |
82a28bcf | 3206 | list_for_each_entry(intel_encoder, &mode_config->encoder_list, base.head) |
cd569aed | 3207 | if (dev_priv->hpd_stats[intel_encoder->hpd_pin].hpd_mark == HPD_ENABLED) |
fee884ed | 3208 | enabled_irqs |= hpd_cpt[intel_encoder->hpd_pin]; |
82a28bcf | 3209 | } |
7fe0b973 | 3210 | |
fee884ed | 3211 | ibx_display_interrupt_update(dev_priv, hotplug_irqs, enabled_irqs); |
82a28bcf DV |
3212 | |
3213 | /* | |
3214 | * Enable digital hotplug on the PCH, and configure the DP short pulse | |
3215 | * duration to 2ms (which is the minimum in the Display Port spec) | |
3216 | * | |
3217 | * This register is the same on all known PCH chips. | |
3218 | */ | |
7fe0b973 KP |
3219 | hotplug = I915_READ(PCH_PORT_HOTPLUG); |
3220 | hotplug &= ~(PORTD_PULSE_DURATION_MASK|PORTC_PULSE_DURATION_MASK|PORTB_PULSE_DURATION_MASK); | |
3221 | hotplug |= PORTD_HOTPLUG_ENABLE | PORTD_PULSE_DURATION_2ms; | |
3222 | hotplug |= PORTC_HOTPLUG_ENABLE | PORTC_PULSE_DURATION_2ms; | |
3223 | hotplug |= PORTB_HOTPLUG_ENABLE | PORTB_PULSE_DURATION_2ms; | |
3224 | I915_WRITE(PCH_PORT_HOTPLUG, hotplug); | |
3225 | } | |
3226 | ||
d46da437 PZ |
3227 | static void ibx_irq_postinstall(struct drm_device *dev) |
3228 | { | |
2d1013dd | 3229 | struct drm_i915_private *dev_priv = dev->dev_private; |
82a28bcf | 3230 | u32 mask; |
e5868a31 | 3231 | |
692a04cf DV |
3232 | if (HAS_PCH_NOP(dev)) |
3233 | return; | |
3234 | ||
105b122e | 3235 | if (HAS_PCH_IBX(dev)) |
5c673b60 | 3236 | mask = SDE_GMBUS | SDE_AUX_MASK | SDE_POISON; |
105b122e | 3237 | else |
5c673b60 | 3238 | mask = SDE_GMBUS_CPT | SDE_AUX_MASK_CPT; |
8664281b | 3239 | |
337ba017 | 3240 | GEN5_ASSERT_IIR_IS_ZERO(SDEIIR); |
d46da437 | 3241 | I915_WRITE(SDEIMR, ~mask); |
d46da437 PZ |
3242 | } |
3243 | ||
0a9a8c91 DV |
3244 | static void gen5_gt_irq_postinstall(struct drm_device *dev) |
3245 | { | |
3246 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3247 | u32 pm_irqs, gt_irqs; | |
3248 | ||
3249 | pm_irqs = gt_irqs = 0; | |
3250 | ||
3251 | dev_priv->gt_irq_mask = ~0; | |
040d2baa | 3252 | if (HAS_L3_DPF(dev)) { |
0a9a8c91 | 3253 | /* L3 parity interrupt is always unmasked. */ |
35a85ac6 BW |
3254 | dev_priv->gt_irq_mask = ~GT_PARITY_ERROR(dev); |
3255 | gt_irqs |= GT_PARITY_ERROR(dev); | |
0a9a8c91 DV |
3256 | } |
3257 | ||
3258 | gt_irqs |= GT_RENDER_USER_INTERRUPT; | |
3259 | if (IS_GEN5(dev)) { | |
3260 | gt_irqs |= GT_RENDER_PIPECTL_NOTIFY_INTERRUPT | | |
3261 | ILK_BSD_USER_INTERRUPT; | |
3262 | } else { | |
3263 | gt_irqs |= GT_BLT_USER_INTERRUPT | GT_BSD_USER_INTERRUPT; | |
3264 | } | |
3265 | ||
35079899 | 3266 | GEN5_IRQ_INIT(GT, dev_priv->gt_irq_mask, gt_irqs); |
0a9a8c91 DV |
3267 | |
3268 | if (INTEL_INFO(dev)->gen >= 6) { | |
a6706b45 | 3269 | pm_irqs |= dev_priv->pm_rps_events; |
0a9a8c91 DV |
3270 | |
3271 | if (HAS_VEBOX(dev)) | |
3272 | pm_irqs |= PM_VEBOX_USER_INTERRUPT; | |
3273 | ||
605cd25b | 3274 | dev_priv->pm_irq_mask = 0xffffffff; |
35079899 | 3275 | GEN5_IRQ_INIT(GEN6_PM, dev_priv->pm_irq_mask, pm_irqs); |
0a9a8c91 DV |
3276 | } |
3277 | } | |
3278 | ||
f71d4af4 | 3279 | static int ironlake_irq_postinstall(struct drm_device *dev) |
036a4a7d | 3280 | { |
4bc9d430 | 3281 | unsigned long irqflags; |
2d1013dd | 3282 | struct drm_i915_private *dev_priv = dev->dev_private; |
8e76f8dc PZ |
3283 | u32 display_mask, extra_mask; |
3284 | ||
3285 | if (INTEL_INFO(dev)->gen >= 7) { | |
3286 | display_mask = (DE_MASTER_IRQ_CONTROL | DE_GSE_IVB | | |
3287 | DE_PCH_EVENT_IVB | DE_PLANEC_FLIP_DONE_IVB | | |
3288 | DE_PLANEB_FLIP_DONE_IVB | | |
5c673b60 | 3289 | DE_PLANEA_FLIP_DONE_IVB | DE_AUX_CHANNEL_A_IVB); |
8e76f8dc | 3290 | extra_mask = (DE_PIPEC_VBLANK_IVB | DE_PIPEB_VBLANK_IVB | |
5c673b60 | 3291 | DE_PIPEA_VBLANK_IVB | DE_ERR_INT_IVB); |
8e76f8dc PZ |
3292 | } else { |
3293 | display_mask = (DE_MASTER_IRQ_CONTROL | DE_GSE | DE_PCH_EVENT | | |
3294 | DE_PLANEA_FLIP_DONE | DE_PLANEB_FLIP_DONE | | |
5b3a856b | 3295 | DE_AUX_CHANNEL_A | |
5b3a856b DV |
3296 | DE_PIPEB_CRC_DONE | DE_PIPEA_CRC_DONE | |
3297 | DE_POISON); | |
5c673b60 DV |
3298 | extra_mask = DE_PIPEA_VBLANK | DE_PIPEB_VBLANK | DE_PCU_EVENT | |
3299 | DE_PIPEB_FIFO_UNDERRUN | DE_PIPEA_FIFO_UNDERRUN; | |
8e76f8dc | 3300 | } |
036a4a7d | 3301 | |
1ec14ad3 | 3302 | dev_priv->irq_mask = ~display_mask; |
036a4a7d | 3303 | |
0c841212 PZ |
3304 | I915_WRITE(HWSTAM, 0xeffe); |
3305 | ||
622364b6 PZ |
3306 | ibx_irq_pre_postinstall(dev); |
3307 | ||
35079899 | 3308 | GEN5_IRQ_INIT(DE, dev_priv->irq_mask, display_mask | extra_mask); |
036a4a7d | 3309 | |
0a9a8c91 | 3310 | gen5_gt_irq_postinstall(dev); |
036a4a7d | 3311 | |
d46da437 | 3312 | ibx_irq_postinstall(dev); |
7fe0b973 | 3313 | |
f97108d1 | 3314 | if (IS_IRONLAKE_M(dev)) { |
6005ce42 DV |
3315 | /* Enable PCU event interrupts |
3316 | * | |
3317 | * spinlocking not required here for correctness since interrupt | |
4bc9d430 DV |
3318 | * setup is guaranteed to run in single-threaded context. But we |
3319 | * need it to make the assert_spin_locked happy. */ | |
3320 | spin_lock_irqsave(&dev_priv->irq_lock, irqflags); | |
f97108d1 | 3321 | ironlake_enable_display_irq(dev_priv, DE_PCU_EVENT); |
4bc9d430 | 3322 | spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags); |
f97108d1 JB |
3323 | } |
3324 | ||
036a4a7d ZW |
3325 | return 0; |
3326 | } | |
3327 | ||
f8b79e58 ID |
3328 | static void valleyview_display_irqs_install(struct drm_i915_private *dev_priv) |
3329 | { | |
3330 | u32 pipestat_mask; | |
3331 | u32 iir_mask; | |
3332 | ||
3333 | pipestat_mask = PIPESTAT_INT_STATUS_MASK | | |
3334 | PIPE_FIFO_UNDERRUN_STATUS; | |
3335 | ||
3336 | I915_WRITE(PIPESTAT(PIPE_A), pipestat_mask); | |
3337 | I915_WRITE(PIPESTAT(PIPE_B), pipestat_mask); | |
3338 | POSTING_READ(PIPESTAT(PIPE_A)); | |
3339 | ||
3340 | pipestat_mask = PLANE_FLIP_DONE_INT_STATUS_VLV | | |
3341 | PIPE_CRC_DONE_INTERRUPT_STATUS; | |
3342 | ||
3343 | i915_enable_pipestat(dev_priv, PIPE_A, pipestat_mask | | |
3344 | PIPE_GMBUS_INTERRUPT_STATUS); | |
3345 | i915_enable_pipestat(dev_priv, PIPE_B, pipestat_mask); | |
3346 | ||
3347 | iir_mask = I915_DISPLAY_PORT_INTERRUPT | | |
3348 | I915_DISPLAY_PIPE_A_EVENT_INTERRUPT | | |
3349 | I915_DISPLAY_PIPE_B_EVENT_INTERRUPT; | |
3350 | dev_priv->irq_mask &= ~iir_mask; | |
3351 | ||
3352 | I915_WRITE(VLV_IIR, iir_mask); | |
3353 | I915_WRITE(VLV_IIR, iir_mask); | |
3354 | I915_WRITE(VLV_IMR, dev_priv->irq_mask); | |
3355 | I915_WRITE(VLV_IER, ~dev_priv->irq_mask); | |
3356 | POSTING_READ(VLV_IER); | |
3357 | } | |
3358 | ||
3359 | static void valleyview_display_irqs_uninstall(struct drm_i915_private *dev_priv) | |
3360 | { | |
3361 | u32 pipestat_mask; | |
3362 | u32 iir_mask; | |
3363 | ||
3364 | iir_mask = I915_DISPLAY_PORT_INTERRUPT | | |
3365 | I915_DISPLAY_PIPE_A_EVENT_INTERRUPT | | |
6c7fba04 | 3366 | I915_DISPLAY_PIPE_B_EVENT_INTERRUPT; |
f8b79e58 ID |
3367 | |
3368 | dev_priv->irq_mask |= iir_mask; | |
3369 | I915_WRITE(VLV_IER, ~dev_priv->irq_mask); | |
3370 | I915_WRITE(VLV_IMR, dev_priv->irq_mask); | |
3371 | I915_WRITE(VLV_IIR, iir_mask); | |
3372 | I915_WRITE(VLV_IIR, iir_mask); | |
3373 | POSTING_READ(VLV_IIR); | |
3374 | ||
3375 | pipestat_mask = PLANE_FLIP_DONE_INT_STATUS_VLV | | |
3376 | PIPE_CRC_DONE_INTERRUPT_STATUS; | |
3377 | ||
3378 | i915_disable_pipestat(dev_priv, PIPE_A, pipestat_mask | | |
3379 | PIPE_GMBUS_INTERRUPT_STATUS); | |
3380 | i915_disable_pipestat(dev_priv, PIPE_B, pipestat_mask); | |
3381 | ||
3382 | pipestat_mask = PIPESTAT_INT_STATUS_MASK | | |
3383 | PIPE_FIFO_UNDERRUN_STATUS; | |
3384 | I915_WRITE(PIPESTAT(PIPE_A), pipestat_mask); | |
3385 | I915_WRITE(PIPESTAT(PIPE_B), pipestat_mask); | |
3386 | POSTING_READ(PIPESTAT(PIPE_A)); | |
3387 | } | |
3388 | ||
3389 | void valleyview_enable_display_irqs(struct drm_i915_private *dev_priv) | |
3390 | { | |
3391 | assert_spin_locked(&dev_priv->irq_lock); | |
3392 | ||
3393 | if (dev_priv->display_irqs_enabled) | |
3394 | return; | |
3395 | ||
3396 | dev_priv->display_irqs_enabled = true; | |
3397 | ||
3398 | if (dev_priv->dev->irq_enabled) | |
3399 | valleyview_display_irqs_install(dev_priv); | |
3400 | } | |
3401 | ||
3402 | void valleyview_disable_display_irqs(struct drm_i915_private *dev_priv) | |
3403 | { | |
3404 | assert_spin_locked(&dev_priv->irq_lock); | |
3405 | ||
3406 | if (!dev_priv->display_irqs_enabled) | |
3407 | return; | |
3408 | ||
3409 | dev_priv->display_irqs_enabled = false; | |
3410 | ||
3411 | if (dev_priv->dev->irq_enabled) | |
3412 | valleyview_display_irqs_uninstall(dev_priv); | |
3413 | } | |
3414 | ||
7e231dbe JB |
3415 | static int valleyview_irq_postinstall(struct drm_device *dev) |
3416 | { | |
2d1013dd | 3417 | struct drm_i915_private *dev_priv = dev->dev_private; |
b79480ba | 3418 | unsigned long irqflags; |
7e231dbe | 3419 | |
f8b79e58 | 3420 | dev_priv->irq_mask = ~0; |
7e231dbe | 3421 | |
20afbda2 DV |
3422 | I915_WRITE(PORT_HOTPLUG_EN, 0); |
3423 | POSTING_READ(PORT_HOTPLUG_EN); | |
3424 | ||
7e231dbe | 3425 | I915_WRITE(VLV_IMR, dev_priv->irq_mask); |
f8b79e58 | 3426 | I915_WRITE(VLV_IER, ~dev_priv->irq_mask); |
7e231dbe | 3427 | I915_WRITE(VLV_IIR, 0xffffffff); |
7e231dbe JB |
3428 | POSTING_READ(VLV_IER); |
3429 | ||
b79480ba DV |
3430 | /* Interrupt setup is already guaranteed to be single-threaded, this is |
3431 | * just to make the assert_spin_locked check happy. */ | |
3432 | spin_lock_irqsave(&dev_priv->irq_lock, irqflags); | |
f8b79e58 ID |
3433 | if (dev_priv->display_irqs_enabled) |
3434 | valleyview_display_irqs_install(dev_priv); | |
b79480ba | 3435 | spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags); |
31acc7f5 | 3436 | |
7e231dbe JB |
3437 | I915_WRITE(VLV_IIR, 0xffffffff); |
3438 | I915_WRITE(VLV_IIR, 0xffffffff); | |
3439 | ||
0a9a8c91 | 3440 | gen5_gt_irq_postinstall(dev); |
7e231dbe JB |
3441 | |
3442 | /* ack & enable invalid PTE error interrupts */ | |
3443 | #if 0 /* FIXME: add support to irq handler for checking these bits */ | |
3444 | I915_WRITE(DPINVGTT, DPINVGTT_STATUS_MASK); | |
3445 | I915_WRITE(DPINVGTT, DPINVGTT_EN_MASK); | |
3446 | #endif | |
3447 | ||
3448 | I915_WRITE(VLV_MASTER_IER, MASTER_INTERRUPT_ENABLE); | |
20afbda2 DV |
3449 | |
3450 | return 0; | |
3451 | } | |
3452 | ||
abd58f01 BW |
3453 | static void gen8_gt_irq_postinstall(struct drm_i915_private *dev_priv) |
3454 | { | |
3455 | int i; | |
3456 | ||
3457 | /* These are interrupts we'll toggle with the ring mask register */ | |
3458 | uint32_t gt_interrupts[] = { | |
3459 | GT_RENDER_USER_INTERRUPT << GEN8_RCS_IRQ_SHIFT | | |
3460 | GT_RENDER_L3_PARITY_ERROR_INTERRUPT | | |
3461 | GT_RENDER_USER_INTERRUPT << GEN8_BCS_IRQ_SHIFT, | |
3462 | GT_RENDER_USER_INTERRUPT << GEN8_VCS1_IRQ_SHIFT | | |
3463 | GT_RENDER_USER_INTERRUPT << GEN8_VCS2_IRQ_SHIFT, | |
3464 | 0, | |
3465 | GT_RENDER_USER_INTERRUPT << GEN8_VECS_IRQ_SHIFT | |
3466 | }; | |
3467 | ||
337ba017 | 3468 | for (i = 0; i < ARRAY_SIZE(gt_interrupts); i++) |
35079899 | 3469 | GEN8_IRQ_INIT_NDX(GT, i, ~gt_interrupts[i], gt_interrupts[i]); |
0961021a BW |
3470 | |
3471 | dev_priv->pm_irq_mask = 0xffffffff; | |
abd58f01 BW |
3472 | } |
3473 | ||
3474 | static void gen8_de_irq_postinstall(struct drm_i915_private *dev_priv) | |
3475 | { | |
3476 | struct drm_device *dev = dev_priv->dev; | |
d0e1f1cb | 3477 | uint32_t de_pipe_masked = GEN8_PIPE_PRIMARY_FLIP_DONE | |
13b3a0a7 | 3478 | GEN8_PIPE_CDCLK_CRC_DONE | |
13b3a0a7 | 3479 | GEN8_DE_PIPE_IRQ_FAULT_ERRORS; |
5c673b60 DV |
3480 | uint32_t de_pipe_enables = de_pipe_masked | GEN8_PIPE_VBLANK | |
3481 | GEN8_PIPE_FIFO_UNDERRUN; | |
abd58f01 | 3482 | int pipe; |
13b3a0a7 DV |
3483 | dev_priv->de_irq_mask[PIPE_A] = ~de_pipe_masked; |
3484 | dev_priv->de_irq_mask[PIPE_B] = ~de_pipe_masked; | |
3485 | dev_priv->de_irq_mask[PIPE_C] = ~de_pipe_masked; | |
abd58f01 | 3486 | |
337ba017 | 3487 | for_each_pipe(pipe) |
35079899 PZ |
3488 | GEN8_IRQ_INIT_NDX(DE_PIPE, pipe, dev_priv->de_irq_mask[pipe], |
3489 | de_pipe_enables); | |
abd58f01 | 3490 | |
35079899 | 3491 | GEN5_IRQ_INIT(GEN8_DE_PORT_, ~GEN8_AUX_CHANNEL_A, GEN8_AUX_CHANNEL_A); |
abd58f01 BW |
3492 | } |
3493 | ||
3494 | static int gen8_irq_postinstall(struct drm_device *dev) | |
3495 | { | |
3496 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3497 | ||
622364b6 PZ |
3498 | ibx_irq_pre_postinstall(dev); |
3499 | ||
abd58f01 BW |
3500 | gen8_gt_irq_postinstall(dev_priv); |
3501 | gen8_de_irq_postinstall(dev_priv); | |
3502 | ||
3503 | ibx_irq_postinstall(dev); | |
3504 | ||
3505 | I915_WRITE(GEN8_MASTER_IRQ, DE_MASTER_IRQ_CONTROL); | |
3506 | POSTING_READ(GEN8_MASTER_IRQ); | |
3507 | ||
3508 | return 0; | |
3509 | } | |
3510 | ||
43f328d7 VS |
3511 | static int cherryview_irq_postinstall(struct drm_device *dev) |
3512 | { | |
3513 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3514 | u32 enable_mask = I915_DISPLAY_PORT_INTERRUPT | | |
3515 | I915_DISPLAY_PIPE_A_EVENT_INTERRUPT | | |
43f328d7 | 3516 | I915_DISPLAY_PIPE_B_EVENT_INTERRUPT | |
3278f67f VS |
3517 | I915_DISPLAY_PIPE_C_EVENT_INTERRUPT; |
3518 | u32 pipestat_enable = PLANE_FLIP_DONE_INT_STATUS_VLV | | |
3519 | PIPE_CRC_DONE_INTERRUPT_STATUS; | |
43f328d7 VS |
3520 | unsigned long irqflags; |
3521 | int pipe; | |
3522 | ||
3523 | /* | |
3524 | * Leave vblank interrupts masked initially. enable/disable will | |
3525 | * toggle them based on usage. | |
3526 | */ | |
3278f67f | 3527 | dev_priv->irq_mask = ~enable_mask; |
43f328d7 VS |
3528 | |
3529 | for_each_pipe(pipe) | |
3530 | I915_WRITE(PIPESTAT(pipe), 0xffff); | |
3531 | ||
3532 | spin_lock_irqsave(&dev_priv->irq_lock, irqflags); | |
3278f67f | 3533 | i915_enable_pipestat(dev_priv, PIPE_A, PIPE_GMBUS_INTERRUPT_STATUS); |
43f328d7 VS |
3534 | for_each_pipe(pipe) |
3535 | i915_enable_pipestat(dev_priv, pipe, pipestat_enable); | |
3536 | spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags); | |
3537 | ||
3538 | I915_WRITE(VLV_IIR, 0xffffffff); | |
3539 | I915_WRITE(VLV_IMR, dev_priv->irq_mask); | |
3540 | I915_WRITE(VLV_IER, enable_mask); | |
3541 | ||
3542 | gen8_gt_irq_postinstall(dev_priv); | |
3543 | ||
3544 | I915_WRITE(GEN8_MASTER_IRQ, MASTER_INTERRUPT_ENABLE); | |
3545 | POSTING_READ(GEN8_MASTER_IRQ); | |
3546 | ||
3547 | return 0; | |
3548 | } | |
3549 | ||
abd58f01 BW |
3550 | static void gen8_irq_uninstall(struct drm_device *dev) |
3551 | { | |
3552 | struct drm_i915_private *dev_priv = dev->dev_private; | |
abd58f01 BW |
3553 | |
3554 | if (!dev_priv) | |
3555 | return; | |
3556 | ||
d4eb6b10 | 3557 | intel_hpd_irq_uninstall(dev_priv); |
abd58f01 | 3558 | |
823f6b38 | 3559 | gen8_irq_reset(dev); |
abd58f01 BW |
3560 | } |
3561 | ||
7e231dbe JB |
3562 | static void valleyview_irq_uninstall(struct drm_device *dev) |
3563 | { | |
2d1013dd | 3564 | struct drm_i915_private *dev_priv = dev->dev_private; |
f8b79e58 | 3565 | unsigned long irqflags; |
7e231dbe JB |
3566 | int pipe; |
3567 | ||
3568 | if (!dev_priv) | |
3569 | return; | |
3570 | ||
843d0e7d ID |
3571 | I915_WRITE(VLV_MASTER_IER, 0); |
3572 | ||
3ca1cced | 3573 | intel_hpd_irq_uninstall(dev_priv); |
ac4c16c5 | 3574 | |
7e231dbe JB |
3575 | for_each_pipe(pipe) |
3576 | I915_WRITE(PIPESTAT(pipe), 0xffff); | |
3577 | ||
3578 | I915_WRITE(HWSTAM, 0xffffffff); | |
3579 | I915_WRITE(PORT_HOTPLUG_EN, 0); | |
3580 | I915_WRITE(PORT_HOTPLUG_STAT, I915_READ(PORT_HOTPLUG_STAT)); | |
f8b79e58 ID |
3581 | |
3582 | spin_lock_irqsave(&dev_priv->irq_lock, irqflags); | |
3583 | if (dev_priv->display_irqs_enabled) | |
3584 | valleyview_display_irqs_uninstall(dev_priv); | |
3585 | spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags); | |
3586 | ||
3587 | dev_priv->irq_mask = 0; | |
3588 | ||
7e231dbe JB |
3589 | I915_WRITE(VLV_IIR, 0xffffffff); |
3590 | I915_WRITE(VLV_IMR, 0xffffffff); | |
3591 | I915_WRITE(VLV_IER, 0x0); | |
3592 | POSTING_READ(VLV_IER); | |
3593 | } | |
3594 | ||
43f328d7 VS |
3595 | static void cherryview_irq_uninstall(struct drm_device *dev) |
3596 | { | |
3597 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3598 | int pipe; | |
3599 | ||
3600 | if (!dev_priv) | |
3601 | return; | |
3602 | ||
3603 | I915_WRITE(GEN8_MASTER_IRQ, 0); | |
3604 | POSTING_READ(GEN8_MASTER_IRQ); | |
3605 | ||
3606 | #define GEN8_IRQ_FINI_NDX(type, which) \ | |
3607 | do { \ | |
3608 | I915_WRITE(GEN8_##type##_IMR(which), 0xffffffff); \ | |
3609 | I915_WRITE(GEN8_##type##_IER(which), 0); \ | |
3610 | I915_WRITE(GEN8_##type##_IIR(which), 0xffffffff); \ | |
3611 | POSTING_READ(GEN8_##type##_IIR(which)); \ | |
3612 | I915_WRITE(GEN8_##type##_IIR(which), 0xffffffff); \ | |
3613 | } while (0) | |
3614 | ||
3615 | #define GEN8_IRQ_FINI(type) \ | |
3616 | do { \ | |
3617 | I915_WRITE(GEN8_##type##_IMR, 0xffffffff); \ | |
3618 | I915_WRITE(GEN8_##type##_IER, 0); \ | |
3619 | I915_WRITE(GEN8_##type##_IIR, 0xffffffff); \ | |
3620 | POSTING_READ(GEN8_##type##_IIR); \ | |
3621 | I915_WRITE(GEN8_##type##_IIR, 0xffffffff); \ | |
3622 | } while (0) | |
3623 | ||
3624 | GEN8_IRQ_FINI_NDX(GT, 0); | |
3625 | GEN8_IRQ_FINI_NDX(GT, 1); | |
3626 | GEN8_IRQ_FINI_NDX(GT, 2); | |
3627 | GEN8_IRQ_FINI_NDX(GT, 3); | |
3628 | ||
3629 | GEN8_IRQ_FINI(PCU); | |
3630 | ||
3631 | #undef GEN8_IRQ_FINI | |
3632 | #undef GEN8_IRQ_FINI_NDX | |
3633 | ||
3634 | I915_WRITE(PORT_HOTPLUG_EN, 0); | |
3635 | I915_WRITE(PORT_HOTPLUG_STAT, I915_READ(PORT_HOTPLUG_STAT)); | |
3636 | ||
3637 | for_each_pipe(pipe) | |
3638 | I915_WRITE(PIPESTAT(pipe), 0xffff); | |
3639 | ||
3640 | I915_WRITE(VLV_IMR, 0xffffffff); | |
3641 | I915_WRITE(VLV_IER, 0x0); | |
3642 | I915_WRITE(VLV_IIR, 0xffffffff); | |
3643 | POSTING_READ(VLV_IIR); | |
3644 | } | |
3645 | ||
f71d4af4 | 3646 | static void ironlake_irq_uninstall(struct drm_device *dev) |
036a4a7d | 3647 | { |
2d1013dd | 3648 | struct drm_i915_private *dev_priv = dev->dev_private; |
4697995b JB |
3649 | |
3650 | if (!dev_priv) | |
3651 | return; | |
3652 | ||
3ca1cced | 3653 | intel_hpd_irq_uninstall(dev_priv); |
ac4c16c5 | 3654 | |
be30b29f | 3655 | ironlake_irq_reset(dev); |
036a4a7d ZW |
3656 | } |
3657 | ||
a266c7d5 | 3658 | static void i8xx_irq_preinstall(struct drm_device * dev) |
1da177e4 | 3659 | { |
2d1013dd | 3660 | struct drm_i915_private *dev_priv = dev->dev_private; |
9db4a9c7 | 3661 | int pipe; |
91e3738e | 3662 | |
9db4a9c7 JB |
3663 | for_each_pipe(pipe) |
3664 | I915_WRITE(PIPESTAT(pipe), 0); | |
a266c7d5 CW |
3665 | I915_WRITE16(IMR, 0xffff); |
3666 | I915_WRITE16(IER, 0x0); | |
3667 | POSTING_READ16(IER); | |
c2798b19 CW |
3668 | } |
3669 | ||
3670 | static int i8xx_irq_postinstall(struct drm_device *dev) | |
3671 | { | |
2d1013dd | 3672 | struct drm_i915_private *dev_priv = dev->dev_private; |
379ef82d | 3673 | unsigned long irqflags; |
c2798b19 | 3674 | |
c2798b19 CW |
3675 | I915_WRITE16(EMR, |
3676 | ~(I915_ERROR_PAGE_TABLE | I915_ERROR_MEMORY_REFRESH)); | |
3677 | ||
3678 | /* Unmask the interrupts that we always want on. */ | |
3679 | dev_priv->irq_mask = | |
3680 | ~(I915_DISPLAY_PIPE_A_EVENT_INTERRUPT | | |
3681 | I915_DISPLAY_PIPE_B_EVENT_INTERRUPT | | |
3682 | I915_DISPLAY_PLANE_A_FLIP_PENDING_INTERRUPT | | |
3683 | I915_DISPLAY_PLANE_B_FLIP_PENDING_INTERRUPT | | |
3684 | I915_RENDER_COMMAND_PARSER_ERROR_INTERRUPT); | |
3685 | I915_WRITE16(IMR, dev_priv->irq_mask); | |
3686 | ||
3687 | I915_WRITE16(IER, | |
3688 | I915_DISPLAY_PIPE_A_EVENT_INTERRUPT | | |
3689 | I915_DISPLAY_PIPE_B_EVENT_INTERRUPT | | |
3690 | I915_RENDER_COMMAND_PARSER_ERROR_INTERRUPT | | |
3691 | I915_USER_INTERRUPT); | |
3692 | POSTING_READ16(IER); | |
3693 | ||
379ef82d DV |
3694 | /* Interrupt setup is already guaranteed to be single-threaded, this is |
3695 | * just to make the assert_spin_locked check happy. */ | |
3696 | spin_lock_irqsave(&dev_priv->irq_lock, irqflags); | |
755e9019 ID |
3697 | i915_enable_pipestat(dev_priv, PIPE_A, PIPE_CRC_DONE_INTERRUPT_STATUS); |
3698 | i915_enable_pipestat(dev_priv, PIPE_B, PIPE_CRC_DONE_INTERRUPT_STATUS); | |
379ef82d DV |
3699 | spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags); |
3700 | ||
c2798b19 CW |
3701 | return 0; |
3702 | } | |
3703 | ||
90a72f87 VS |
3704 | /* |
3705 | * Returns true when a page flip has completed. | |
3706 | */ | |
3707 | static bool i8xx_handle_vblank(struct drm_device *dev, | |
1f1c2e24 | 3708 | int plane, int pipe, u32 iir) |
90a72f87 | 3709 | { |
2d1013dd | 3710 | struct drm_i915_private *dev_priv = dev->dev_private; |
1f1c2e24 | 3711 | u16 flip_pending = DISPLAY_PLANE_FLIP_PENDING(plane); |
90a72f87 | 3712 | |
8d7849db | 3713 | if (!intel_pipe_handle_vblank(dev, pipe)) |
90a72f87 VS |
3714 | return false; |
3715 | ||
3716 | if ((iir & flip_pending) == 0) | |
3717 | return false; | |
3718 | ||
1f1c2e24 | 3719 | intel_prepare_page_flip(dev, plane); |
90a72f87 VS |
3720 | |
3721 | /* We detect FlipDone by looking for the change in PendingFlip from '1' | |
3722 | * to '0' on the following vblank, i.e. IIR has the Pendingflip | |
3723 | * asserted following the MI_DISPLAY_FLIP, but ISR is deasserted, hence | |
3724 | * the flip is completed (no longer pending). Since this doesn't raise | |
3725 | * an interrupt per se, we watch for the change at vblank. | |
3726 | */ | |
3727 | if (I915_READ16(ISR) & flip_pending) | |
3728 | return false; | |
3729 | ||
3730 | intel_finish_page_flip(dev, pipe); | |
3731 | ||
3732 | return true; | |
3733 | } | |
3734 | ||
ff1f525e | 3735 | static irqreturn_t i8xx_irq_handler(int irq, void *arg) |
c2798b19 | 3736 | { |
45a83f84 | 3737 | struct drm_device *dev = arg; |
2d1013dd | 3738 | struct drm_i915_private *dev_priv = dev->dev_private; |
c2798b19 CW |
3739 | u16 iir, new_iir; |
3740 | u32 pipe_stats[2]; | |
3741 | unsigned long irqflags; | |
c2798b19 CW |
3742 | int pipe; |
3743 | u16 flip_mask = | |
3744 | I915_DISPLAY_PLANE_A_FLIP_PENDING_INTERRUPT | | |
3745 | I915_DISPLAY_PLANE_B_FLIP_PENDING_INTERRUPT; | |
3746 | ||
c2798b19 CW |
3747 | iir = I915_READ16(IIR); |
3748 | if (iir == 0) | |
3749 | return IRQ_NONE; | |
3750 | ||
3751 | while (iir & ~flip_mask) { | |
3752 | /* Can't rely on pipestat interrupt bit in iir as it might | |
3753 | * have been cleared after the pipestat interrupt was received. | |
3754 | * It doesn't set the bit in iir again, but it still produces | |
3755 | * interrupts (for non-MSI). | |
3756 | */ | |
3757 | spin_lock_irqsave(&dev_priv->irq_lock, irqflags); | |
3758 | if (iir & I915_RENDER_COMMAND_PARSER_ERROR_INTERRUPT) | |
58174462 MK |
3759 | i915_handle_error(dev, false, |
3760 | "Command parser error, iir 0x%08x", | |
3761 | iir); | |
c2798b19 CW |
3762 | |
3763 | for_each_pipe(pipe) { | |
3764 | int reg = PIPESTAT(pipe); | |
3765 | pipe_stats[pipe] = I915_READ(reg); | |
3766 | ||
3767 | /* | |
3768 | * Clear the PIPE*STAT regs before the IIR | |
3769 | */ | |
2d9d2b0b | 3770 | if (pipe_stats[pipe] & 0x8000ffff) |
c2798b19 | 3771 | I915_WRITE(reg, pipe_stats[pipe]); |
c2798b19 CW |
3772 | } |
3773 | spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags); | |
3774 | ||
3775 | I915_WRITE16(IIR, iir & ~flip_mask); | |
3776 | new_iir = I915_READ16(IIR); /* Flush posted writes */ | |
3777 | ||
d05c617e | 3778 | i915_update_dri1_breadcrumb(dev); |
c2798b19 CW |
3779 | |
3780 | if (iir & I915_USER_INTERRUPT) | |
3781 | notify_ring(dev, &dev_priv->ring[RCS]); | |
3782 | ||
4356d586 | 3783 | for_each_pipe(pipe) { |
1f1c2e24 | 3784 | int plane = pipe; |
3a77c4c4 | 3785 | if (HAS_FBC(dev)) |
1f1c2e24 VS |
3786 | plane = !plane; |
3787 | ||
4356d586 | 3788 | if (pipe_stats[pipe] & PIPE_VBLANK_INTERRUPT_STATUS && |
1f1c2e24 VS |
3789 | i8xx_handle_vblank(dev, plane, pipe, iir)) |
3790 | flip_mask &= ~DISPLAY_PLANE_FLIP_PENDING(plane); | |
c2798b19 | 3791 | |
4356d586 | 3792 | if (pipe_stats[pipe] & PIPE_CRC_DONE_INTERRUPT_STATUS) |
277de95e | 3793 | i9xx_pipe_crc_irq_handler(dev, pipe); |
2d9d2b0b VS |
3794 | |
3795 | if (pipe_stats[pipe] & PIPE_FIFO_UNDERRUN_STATUS && | |
3796 | intel_set_cpu_fifo_underrun_reporting(dev, pipe, false)) | |
fc2c807b | 3797 | DRM_ERROR("pipe %c underrun\n", pipe_name(pipe)); |
4356d586 | 3798 | } |
c2798b19 CW |
3799 | |
3800 | iir = new_iir; | |
3801 | } | |
3802 | ||
3803 | return IRQ_HANDLED; | |
3804 | } | |
3805 | ||
3806 | static void i8xx_irq_uninstall(struct drm_device * dev) | |
3807 | { | |
2d1013dd | 3808 | struct drm_i915_private *dev_priv = dev->dev_private; |
c2798b19 CW |
3809 | int pipe; |
3810 | ||
c2798b19 CW |
3811 | for_each_pipe(pipe) { |
3812 | /* Clear enable bits; then clear status bits */ | |
3813 | I915_WRITE(PIPESTAT(pipe), 0); | |
3814 | I915_WRITE(PIPESTAT(pipe), I915_READ(PIPESTAT(pipe))); | |
3815 | } | |
3816 | I915_WRITE16(IMR, 0xffff); | |
3817 | I915_WRITE16(IER, 0x0); | |
3818 | I915_WRITE16(IIR, I915_READ16(IIR)); | |
3819 | } | |
3820 | ||
a266c7d5 CW |
3821 | static void i915_irq_preinstall(struct drm_device * dev) |
3822 | { | |
2d1013dd | 3823 | struct drm_i915_private *dev_priv = dev->dev_private; |
a266c7d5 CW |
3824 | int pipe; |
3825 | ||
a266c7d5 CW |
3826 | if (I915_HAS_HOTPLUG(dev)) { |
3827 | I915_WRITE(PORT_HOTPLUG_EN, 0); | |
3828 | I915_WRITE(PORT_HOTPLUG_STAT, I915_READ(PORT_HOTPLUG_STAT)); | |
3829 | } | |
3830 | ||
00d98ebd | 3831 | I915_WRITE16(HWSTAM, 0xeffe); |
a266c7d5 CW |
3832 | for_each_pipe(pipe) |
3833 | I915_WRITE(PIPESTAT(pipe), 0); | |
3834 | I915_WRITE(IMR, 0xffffffff); | |
3835 | I915_WRITE(IER, 0x0); | |
3836 | POSTING_READ(IER); | |
3837 | } | |
3838 | ||
3839 | static int i915_irq_postinstall(struct drm_device *dev) | |
3840 | { | |
2d1013dd | 3841 | struct drm_i915_private *dev_priv = dev->dev_private; |
38bde180 | 3842 | u32 enable_mask; |
379ef82d | 3843 | unsigned long irqflags; |
a266c7d5 | 3844 | |
38bde180 CW |
3845 | I915_WRITE(EMR, ~(I915_ERROR_PAGE_TABLE | I915_ERROR_MEMORY_REFRESH)); |
3846 | ||
3847 | /* Unmask the interrupts that we always want on. */ | |
3848 | dev_priv->irq_mask = | |
3849 | ~(I915_ASLE_INTERRUPT | | |
3850 | I915_DISPLAY_PIPE_A_EVENT_INTERRUPT | | |
3851 | I915_DISPLAY_PIPE_B_EVENT_INTERRUPT | | |
3852 | I915_DISPLAY_PLANE_A_FLIP_PENDING_INTERRUPT | | |
3853 | I915_DISPLAY_PLANE_B_FLIP_PENDING_INTERRUPT | | |
3854 | I915_RENDER_COMMAND_PARSER_ERROR_INTERRUPT); | |
3855 | ||
3856 | enable_mask = | |
3857 | I915_ASLE_INTERRUPT | | |
3858 | I915_DISPLAY_PIPE_A_EVENT_INTERRUPT | | |
3859 | I915_DISPLAY_PIPE_B_EVENT_INTERRUPT | | |
3860 | I915_RENDER_COMMAND_PARSER_ERROR_INTERRUPT | | |
3861 | I915_USER_INTERRUPT; | |
3862 | ||
a266c7d5 | 3863 | if (I915_HAS_HOTPLUG(dev)) { |
20afbda2 DV |
3864 | I915_WRITE(PORT_HOTPLUG_EN, 0); |
3865 | POSTING_READ(PORT_HOTPLUG_EN); | |
3866 | ||
a266c7d5 CW |
3867 | /* Enable in IER... */ |
3868 | enable_mask |= I915_DISPLAY_PORT_INTERRUPT; | |
3869 | /* and unmask in IMR */ | |
3870 | dev_priv->irq_mask &= ~I915_DISPLAY_PORT_INTERRUPT; | |
3871 | } | |
3872 | ||
a266c7d5 CW |
3873 | I915_WRITE(IMR, dev_priv->irq_mask); |
3874 | I915_WRITE(IER, enable_mask); | |
3875 | POSTING_READ(IER); | |
3876 | ||
f49e38dd | 3877 | i915_enable_asle_pipestat(dev); |
20afbda2 | 3878 | |
379ef82d DV |
3879 | /* Interrupt setup is already guaranteed to be single-threaded, this is |
3880 | * just to make the assert_spin_locked check happy. */ | |
3881 | spin_lock_irqsave(&dev_priv->irq_lock, irqflags); | |
755e9019 ID |
3882 | i915_enable_pipestat(dev_priv, PIPE_A, PIPE_CRC_DONE_INTERRUPT_STATUS); |
3883 | i915_enable_pipestat(dev_priv, PIPE_B, PIPE_CRC_DONE_INTERRUPT_STATUS); | |
379ef82d DV |
3884 | spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags); |
3885 | ||
20afbda2 DV |
3886 | return 0; |
3887 | } | |
3888 | ||
90a72f87 VS |
3889 | /* |
3890 | * Returns true when a page flip has completed. | |
3891 | */ | |
3892 | static bool i915_handle_vblank(struct drm_device *dev, | |
3893 | int plane, int pipe, u32 iir) | |
3894 | { | |
2d1013dd | 3895 | struct drm_i915_private *dev_priv = dev->dev_private; |
90a72f87 VS |
3896 | u32 flip_pending = DISPLAY_PLANE_FLIP_PENDING(plane); |
3897 | ||
8d7849db | 3898 | if (!intel_pipe_handle_vblank(dev, pipe)) |
90a72f87 VS |
3899 | return false; |
3900 | ||
3901 | if ((iir & flip_pending) == 0) | |
3902 | return false; | |
3903 | ||
3904 | intel_prepare_page_flip(dev, plane); | |
3905 | ||
3906 | /* We detect FlipDone by looking for the change in PendingFlip from '1' | |
3907 | * to '0' on the following vblank, i.e. IIR has the Pendingflip | |
3908 | * asserted following the MI_DISPLAY_FLIP, but ISR is deasserted, hence | |
3909 | * the flip is completed (no longer pending). Since this doesn't raise | |
3910 | * an interrupt per se, we watch for the change at vblank. | |
3911 | */ | |
3912 | if (I915_READ(ISR) & flip_pending) | |
3913 | return false; | |
3914 | ||
3915 | intel_finish_page_flip(dev, pipe); | |
3916 | ||
3917 | return true; | |
3918 | } | |
3919 | ||
ff1f525e | 3920 | static irqreturn_t i915_irq_handler(int irq, void *arg) |
a266c7d5 | 3921 | { |
45a83f84 | 3922 | struct drm_device *dev = arg; |
2d1013dd | 3923 | struct drm_i915_private *dev_priv = dev->dev_private; |
8291ee90 | 3924 | u32 iir, new_iir, pipe_stats[I915_MAX_PIPES]; |
a266c7d5 | 3925 | unsigned long irqflags; |
38bde180 CW |
3926 | u32 flip_mask = |
3927 | I915_DISPLAY_PLANE_A_FLIP_PENDING_INTERRUPT | | |
3928 | I915_DISPLAY_PLANE_B_FLIP_PENDING_INTERRUPT; | |
38bde180 | 3929 | int pipe, ret = IRQ_NONE; |
a266c7d5 | 3930 | |
a266c7d5 | 3931 | iir = I915_READ(IIR); |
38bde180 CW |
3932 | do { |
3933 | bool irq_received = (iir & ~flip_mask) != 0; | |
8291ee90 | 3934 | bool blc_event = false; |
a266c7d5 CW |
3935 | |
3936 | /* Can't rely on pipestat interrupt bit in iir as it might | |
3937 | * have been cleared after the pipestat interrupt was received. | |
3938 | * It doesn't set the bit in iir again, but it still produces | |
3939 | * interrupts (for non-MSI). | |
3940 | */ | |
3941 | spin_lock_irqsave(&dev_priv->irq_lock, irqflags); | |
3942 | if (iir & I915_RENDER_COMMAND_PARSER_ERROR_INTERRUPT) | |
58174462 MK |
3943 | i915_handle_error(dev, false, |
3944 | "Command parser error, iir 0x%08x", | |
3945 | iir); | |
a266c7d5 CW |
3946 | |
3947 | for_each_pipe(pipe) { | |
3948 | int reg = PIPESTAT(pipe); | |
3949 | pipe_stats[pipe] = I915_READ(reg); | |
3950 | ||
38bde180 | 3951 | /* Clear the PIPE*STAT regs before the IIR */ |
a266c7d5 | 3952 | if (pipe_stats[pipe] & 0x8000ffff) { |
a266c7d5 | 3953 | I915_WRITE(reg, pipe_stats[pipe]); |
38bde180 | 3954 | irq_received = true; |
a266c7d5 CW |
3955 | } |
3956 | } | |
3957 | spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags); | |
3958 | ||
3959 | if (!irq_received) | |
3960 | break; | |
3961 | ||
a266c7d5 | 3962 | /* Consume port. Then clear IIR or we'll miss events */ |
16c6c56b VS |
3963 | if (I915_HAS_HOTPLUG(dev) && |
3964 | iir & I915_DISPLAY_PORT_INTERRUPT) | |
3965 | i9xx_hpd_irq_handler(dev); | |
a266c7d5 | 3966 | |
38bde180 | 3967 | I915_WRITE(IIR, iir & ~flip_mask); |
a266c7d5 CW |
3968 | new_iir = I915_READ(IIR); /* Flush posted writes */ |
3969 | ||
a266c7d5 CW |
3970 | if (iir & I915_USER_INTERRUPT) |
3971 | notify_ring(dev, &dev_priv->ring[RCS]); | |
a266c7d5 | 3972 | |
a266c7d5 | 3973 | for_each_pipe(pipe) { |
38bde180 | 3974 | int plane = pipe; |
3a77c4c4 | 3975 | if (HAS_FBC(dev)) |
38bde180 | 3976 | plane = !plane; |
90a72f87 | 3977 | |
8291ee90 | 3978 | if (pipe_stats[pipe] & PIPE_VBLANK_INTERRUPT_STATUS && |
90a72f87 VS |
3979 | i915_handle_vblank(dev, plane, pipe, iir)) |
3980 | flip_mask &= ~DISPLAY_PLANE_FLIP_PENDING(plane); | |
a266c7d5 CW |
3981 | |
3982 | if (pipe_stats[pipe] & PIPE_LEGACY_BLC_EVENT_STATUS) | |
3983 | blc_event = true; | |
4356d586 DV |
3984 | |
3985 | if (pipe_stats[pipe] & PIPE_CRC_DONE_INTERRUPT_STATUS) | |
277de95e | 3986 | i9xx_pipe_crc_irq_handler(dev, pipe); |
2d9d2b0b VS |
3987 | |
3988 | if (pipe_stats[pipe] & PIPE_FIFO_UNDERRUN_STATUS && | |
3989 | intel_set_cpu_fifo_underrun_reporting(dev, pipe, false)) | |
fc2c807b | 3990 | DRM_ERROR("pipe %c underrun\n", pipe_name(pipe)); |
a266c7d5 CW |
3991 | } |
3992 | ||
a266c7d5 CW |
3993 | if (blc_event || (iir & I915_ASLE_INTERRUPT)) |
3994 | intel_opregion_asle_intr(dev); | |
3995 | ||
3996 | /* With MSI, interrupts are only generated when iir | |
3997 | * transitions from zero to nonzero. If another bit got | |
3998 | * set while we were handling the existing iir bits, then | |
3999 | * we would never get another interrupt. | |
4000 | * | |
4001 | * This is fine on non-MSI as well, as if we hit this path | |
4002 | * we avoid exiting the interrupt handler only to generate | |
4003 | * another one. | |
4004 | * | |
4005 | * Note that for MSI this could cause a stray interrupt report | |
4006 | * if an interrupt landed in the time between writing IIR and | |
4007 | * the posting read. This should be rare enough to never | |
4008 | * trigger the 99% of 100,000 interrupts test for disabling | |
4009 | * stray interrupts. | |
4010 | */ | |
38bde180 | 4011 | ret = IRQ_HANDLED; |
a266c7d5 | 4012 | iir = new_iir; |
38bde180 | 4013 | } while (iir & ~flip_mask); |
a266c7d5 | 4014 | |
d05c617e | 4015 | i915_update_dri1_breadcrumb(dev); |
8291ee90 | 4016 | |
a266c7d5 CW |
4017 | return ret; |
4018 | } | |
4019 | ||
4020 | static void i915_irq_uninstall(struct drm_device * dev) | |
4021 | { | |
2d1013dd | 4022 | struct drm_i915_private *dev_priv = dev->dev_private; |
a266c7d5 CW |
4023 | int pipe; |
4024 | ||
3ca1cced | 4025 | intel_hpd_irq_uninstall(dev_priv); |
ac4c16c5 | 4026 | |
a266c7d5 CW |
4027 | if (I915_HAS_HOTPLUG(dev)) { |
4028 | I915_WRITE(PORT_HOTPLUG_EN, 0); | |
4029 | I915_WRITE(PORT_HOTPLUG_STAT, I915_READ(PORT_HOTPLUG_STAT)); | |
4030 | } | |
4031 | ||
00d98ebd | 4032 | I915_WRITE16(HWSTAM, 0xffff); |
55b39755 CW |
4033 | for_each_pipe(pipe) { |
4034 | /* Clear enable bits; then clear status bits */ | |
a266c7d5 | 4035 | I915_WRITE(PIPESTAT(pipe), 0); |
55b39755 CW |
4036 | I915_WRITE(PIPESTAT(pipe), I915_READ(PIPESTAT(pipe))); |
4037 | } | |
a266c7d5 CW |
4038 | I915_WRITE(IMR, 0xffffffff); |
4039 | I915_WRITE(IER, 0x0); | |
4040 | ||
a266c7d5 CW |
4041 | I915_WRITE(IIR, I915_READ(IIR)); |
4042 | } | |
4043 | ||
4044 | static void i965_irq_preinstall(struct drm_device * dev) | |
4045 | { | |
2d1013dd | 4046 | struct drm_i915_private *dev_priv = dev->dev_private; |
a266c7d5 CW |
4047 | int pipe; |
4048 | ||
adca4730 CW |
4049 | I915_WRITE(PORT_HOTPLUG_EN, 0); |
4050 | I915_WRITE(PORT_HOTPLUG_STAT, I915_READ(PORT_HOTPLUG_STAT)); | |
a266c7d5 CW |
4051 | |
4052 | I915_WRITE(HWSTAM, 0xeffe); | |
4053 | for_each_pipe(pipe) | |
4054 | I915_WRITE(PIPESTAT(pipe), 0); | |
4055 | I915_WRITE(IMR, 0xffffffff); | |
4056 | I915_WRITE(IER, 0x0); | |
4057 | POSTING_READ(IER); | |
4058 | } | |
4059 | ||
4060 | static int i965_irq_postinstall(struct drm_device *dev) | |
4061 | { | |
2d1013dd | 4062 | struct drm_i915_private *dev_priv = dev->dev_private; |
bbba0a97 | 4063 | u32 enable_mask; |
a266c7d5 | 4064 | u32 error_mask; |
b79480ba | 4065 | unsigned long irqflags; |
a266c7d5 | 4066 | |
a266c7d5 | 4067 | /* Unmask the interrupts that we always want on. */ |
bbba0a97 | 4068 | dev_priv->irq_mask = ~(I915_ASLE_INTERRUPT | |
adca4730 | 4069 | I915_DISPLAY_PORT_INTERRUPT | |
bbba0a97 CW |
4070 | I915_DISPLAY_PIPE_A_EVENT_INTERRUPT | |
4071 | I915_DISPLAY_PIPE_B_EVENT_INTERRUPT | | |
4072 | I915_DISPLAY_PLANE_A_FLIP_PENDING_INTERRUPT | | |
4073 | I915_DISPLAY_PLANE_B_FLIP_PENDING_INTERRUPT | | |
4074 | I915_RENDER_COMMAND_PARSER_ERROR_INTERRUPT); | |
4075 | ||
4076 | enable_mask = ~dev_priv->irq_mask; | |
21ad8330 VS |
4077 | enable_mask &= ~(I915_DISPLAY_PLANE_A_FLIP_PENDING_INTERRUPT | |
4078 | I915_DISPLAY_PLANE_B_FLIP_PENDING_INTERRUPT); | |
bbba0a97 CW |
4079 | enable_mask |= I915_USER_INTERRUPT; |
4080 | ||
4081 | if (IS_G4X(dev)) | |
4082 | enable_mask |= I915_BSD_USER_INTERRUPT; | |
a266c7d5 | 4083 | |
b79480ba DV |
4084 | /* Interrupt setup is already guaranteed to be single-threaded, this is |
4085 | * just to make the assert_spin_locked check happy. */ | |
4086 | spin_lock_irqsave(&dev_priv->irq_lock, irqflags); | |
755e9019 ID |
4087 | i915_enable_pipestat(dev_priv, PIPE_A, PIPE_GMBUS_INTERRUPT_STATUS); |
4088 | i915_enable_pipestat(dev_priv, PIPE_A, PIPE_CRC_DONE_INTERRUPT_STATUS); | |
4089 | i915_enable_pipestat(dev_priv, PIPE_B, PIPE_CRC_DONE_INTERRUPT_STATUS); | |
b79480ba | 4090 | spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags); |
a266c7d5 | 4091 | |
a266c7d5 CW |
4092 | /* |
4093 | * Enable some error detection, note the instruction error mask | |
4094 | * bit is reserved, so we leave it masked. | |
4095 | */ | |
4096 | if (IS_G4X(dev)) { | |
4097 | error_mask = ~(GM45_ERROR_PAGE_TABLE | | |
4098 | GM45_ERROR_MEM_PRIV | | |
4099 | GM45_ERROR_CP_PRIV | | |
4100 | I915_ERROR_MEMORY_REFRESH); | |
4101 | } else { | |
4102 | error_mask = ~(I915_ERROR_PAGE_TABLE | | |
4103 | I915_ERROR_MEMORY_REFRESH); | |
4104 | } | |
4105 | I915_WRITE(EMR, error_mask); | |
4106 | ||
4107 | I915_WRITE(IMR, dev_priv->irq_mask); | |
4108 | I915_WRITE(IER, enable_mask); | |
4109 | POSTING_READ(IER); | |
4110 | ||
20afbda2 DV |
4111 | I915_WRITE(PORT_HOTPLUG_EN, 0); |
4112 | POSTING_READ(PORT_HOTPLUG_EN); | |
4113 | ||
f49e38dd | 4114 | i915_enable_asle_pipestat(dev); |
20afbda2 DV |
4115 | |
4116 | return 0; | |
4117 | } | |
4118 | ||
bac56d5b | 4119 | static void i915_hpd_irq_setup(struct drm_device *dev) |
20afbda2 | 4120 | { |
2d1013dd | 4121 | struct drm_i915_private *dev_priv = dev->dev_private; |
e5868a31 | 4122 | struct drm_mode_config *mode_config = &dev->mode_config; |
cd569aed | 4123 | struct intel_encoder *intel_encoder; |
20afbda2 DV |
4124 | u32 hotplug_en; |
4125 | ||
b5ea2d56 DV |
4126 | assert_spin_locked(&dev_priv->irq_lock); |
4127 | ||
bac56d5b EE |
4128 | if (I915_HAS_HOTPLUG(dev)) { |
4129 | hotplug_en = I915_READ(PORT_HOTPLUG_EN); | |
4130 | hotplug_en &= ~HOTPLUG_INT_EN_MASK; | |
4131 | /* Note HDMI and DP share hotplug bits */ | |
e5868a31 | 4132 | /* enable bits are the same for all generations */ |
cd569aed EE |
4133 | list_for_each_entry(intel_encoder, &mode_config->encoder_list, base.head) |
4134 | if (dev_priv->hpd_stats[intel_encoder->hpd_pin].hpd_mark == HPD_ENABLED) | |
4135 | hotplug_en |= hpd_mask_i915[intel_encoder->hpd_pin]; | |
bac56d5b EE |
4136 | /* Programming the CRT detection parameters tends |
4137 | to generate a spurious hotplug event about three | |
4138 | seconds later. So just do it once. | |
4139 | */ | |
4140 | if (IS_G4X(dev)) | |
4141 | hotplug_en |= CRT_HOTPLUG_ACTIVATION_PERIOD_64; | |
85fc95ba | 4142 | hotplug_en &= ~CRT_HOTPLUG_VOLTAGE_COMPARE_MASK; |
bac56d5b | 4143 | hotplug_en |= CRT_HOTPLUG_VOLTAGE_COMPARE_50; |
a266c7d5 | 4144 | |
bac56d5b EE |
4145 | /* Ignore TV since it's buggy */ |
4146 | I915_WRITE(PORT_HOTPLUG_EN, hotplug_en); | |
4147 | } | |
a266c7d5 CW |
4148 | } |
4149 | ||
ff1f525e | 4150 | static irqreturn_t i965_irq_handler(int irq, void *arg) |
a266c7d5 | 4151 | { |
45a83f84 | 4152 | struct drm_device *dev = arg; |
2d1013dd | 4153 | struct drm_i915_private *dev_priv = dev->dev_private; |
a266c7d5 CW |
4154 | u32 iir, new_iir; |
4155 | u32 pipe_stats[I915_MAX_PIPES]; | |
a266c7d5 | 4156 | unsigned long irqflags; |
a266c7d5 | 4157 | int ret = IRQ_NONE, pipe; |
21ad8330 VS |
4158 | u32 flip_mask = |
4159 | I915_DISPLAY_PLANE_A_FLIP_PENDING_INTERRUPT | | |
4160 | I915_DISPLAY_PLANE_B_FLIP_PENDING_INTERRUPT; | |
a266c7d5 | 4161 | |
a266c7d5 CW |
4162 | iir = I915_READ(IIR); |
4163 | ||
a266c7d5 | 4164 | for (;;) { |
501e01d7 | 4165 | bool irq_received = (iir & ~flip_mask) != 0; |
2c8ba29f CW |
4166 | bool blc_event = false; |
4167 | ||
a266c7d5 CW |
4168 | /* Can't rely on pipestat interrupt bit in iir as it might |
4169 | * have been cleared after the pipestat interrupt was received. | |
4170 | * It doesn't set the bit in iir again, but it still produces | |
4171 | * interrupts (for non-MSI). | |
4172 | */ | |
4173 | spin_lock_irqsave(&dev_priv->irq_lock, irqflags); | |
4174 | if (iir & I915_RENDER_COMMAND_PARSER_ERROR_INTERRUPT) | |
58174462 MK |
4175 | i915_handle_error(dev, false, |
4176 | "Command parser error, iir 0x%08x", | |
4177 | iir); | |
a266c7d5 CW |
4178 | |
4179 | for_each_pipe(pipe) { | |
4180 | int reg = PIPESTAT(pipe); | |
4181 | pipe_stats[pipe] = I915_READ(reg); | |
4182 | ||
4183 | /* | |
4184 | * Clear the PIPE*STAT regs before the IIR | |
4185 | */ | |
4186 | if (pipe_stats[pipe] & 0x8000ffff) { | |
a266c7d5 | 4187 | I915_WRITE(reg, pipe_stats[pipe]); |
501e01d7 | 4188 | irq_received = true; |
a266c7d5 CW |
4189 | } |
4190 | } | |
4191 | spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags); | |
4192 | ||
4193 | if (!irq_received) | |
4194 | break; | |
4195 | ||
4196 | ret = IRQ_HANDLED; | |
4197 | ||
4198 | /* Consume port. Then clear IIR or we'll miss events */ | |
16c6c56b VS |
4199 | if (iir & I915_DISPLAY_PORT_INTERRUPT) |
4200 | i9xx_hpd_irq_handler(dev); | |
a266c7d5 | 4201 | |
21ad8330 | 4202 | I915_WRITE(IIR, iir & ~flip_mask); |
a266c7d5 CW |
4203 | new_iir = I915_READ(IIR); /* Flush posted writes */ |
4204 | ||
a266c7d5 CW |
4205 | if (iir & I915_USER_INTERRUPT) |
4206 | notify_ring(dev, &dev_priv->ring[RCS]); | |
4207 | if (iir & I915_BSD_USER_INTERRUPT) | |
4208 | notify_ring(dev, &dev_priv->ring[VCS]); | |
4209 | ||
a266c7d5 | 4210 | for_each_pipe(pipe) { |
2c8ba29f | 4211 | if (pipe_stats[pipe] & PIPE_START_VBLANK_INTERRUPT_STATUS && |
90a72f87 VS |
4212 | i915_handle_vblank(dev, pipe, pipe, iir)) |
4213 | flip_mask &= ~DISPLAY_PLANE_FLIP_PENDING(pipe); | |
a266c7d5 CW |
4214 | |
4215 | if (pipe_stats[pipe] & PIPE_LEGACY_BLC_EVENT_STATUS) | |
4216 | blc_event = true; | |
4356d586 DV |
4217 | |
4218 | if (pipe_stats[pipe] & PIPE_CRC_DONE_INTERRUPT_STATUS) | |
277de95e | 4219 | i9xx_pipe_crc_irq_handler(dev, pipe); |
a266c7d5 | 4220 | |
2d9d2b0b VS |
4221 | if (pipe_stats[pipe] & PIPE_FIFO_UNDERRUN_STATUS && |
4222 | intel_set_cpu_fifo_underrun_reporting(dev, pipe, false)) | |
fc2c807b | 4223 | DRM_ERROR("pipe %c underrun\n", pipe_name(pipe)); |
2d9d2b0b | 4224 | } |
a266c7d5 CW |
4225 | |
4226 | if (blc_event || (iir & I915_ASLE_INTERRUPT)) | |
4227 | intel_opregion_asle_intr(dev); | |
4228 | ||
515ac2bb DV |
4229 | if (pipe_stats[0] & PIPE_GMBUS_INTERRUPT_STATUS) |
4230 | gmbus_irq_handler(dev); | |
4231 | ||
a266c7d5 CW |
4232 | /* With MSI, interrupts are only generated when iir |
4233 | * transitions from zero to nonzero. If another bit got | |
4234 | * set while we were handling the existing iir bits, then | |
4235 | * we would never get another interrupt. | |
4236 | * | |
4237 | * This is fine on non-MSI as well, as if we hit this path | |
4238 | * we avoid exiting the interrupt handler only to generate | |
4239 | * another one. | |
4240 | * | |
4241 | * Note that for MSI this could cause a stray interrupt report | |
4242 | * if an interrupt landed in the time between writing IIR and | |
4243 | * the posting read. This should be rare enough to never | |
4244 | * trigger the 99% of 100,000 interrupts test for disabling | |
4245 | * stray interrupts. | |
4246 | */ | |
4247 | iir = new_iir; | |
4248 | } | |
4249 | ||
d05c617e | 4250 | i915_update_dri1_breadcrumb(dev); |
2c8ba29f | 4251 | |
a266c7d5 CW |
4252 | return ret; |
4253 | } | |
4254 | ||
4255 | static void i965_irq_uninstall(struct drm_device * dev) | |
4256 | { | |
2d1013dd | 4257 | struct drm_i915_private *dev_priv = dev->dev_private; |
a266c7d5 CW |
4258 | int pipe; |
4259 | ||
4260 | if (!dev_priv) | |
4261 | return; | |
4262 | ||
3ca1cced | 4263 | intel_hpd_irq_uninstall(dev_priv); |
ac4c16c5 | 4264 | |
adca4730 CW |
4265 | I915_WRITE(PORT_HOTPLUG_EN, 0); |
4266 | I915_WRITE(PORT_HOTPLUG_STAT, I915_READ(PORT_HOTPLUG_STAT)); | |
a266c7d5 CW |
4267 | |
4268 | I915_WRITE(HWSTAM, 0xffffffff); | |
4269 | for_each_pipe(pipe) | |
4270 | I915_WRITE(PIPESTAT(pipe), 0); | |
4271 | I915_WRITE(IMR, 0xffffffff); | |
4272 | I915_WRITE(IER, 0x0); | |
4273 | ||
4274 | for_each_pipe(pipe) | |
4275 | I915_WRITE(PIPESTAT(pipe), | |
4276 | I915_READ(PIPESTAT(pipe)) & 0x8000ffff); | |
4277 | I915_WRITE(IIR, I915_READ(IIR)); | |
4278 | } | |
4279 | ||
3ca1cced | 4280 | static void intel_hpd_irq_reenable(unsigned long data) |
ac4c16c5 | 4281 | { |
2d1013dd | 4282 | struct drm_i915_private *dev_priv = (struct drm_i915_private *)data; |
ac4c16c5 EE |
4283 | struct drm_device *dev = dev_priv->dev; |
4284 | struct drm_mode_config *mode_config = &dev->mode_config; | |
4285 | unsigned long irqflags; | |
4286 | int i; | |
4287 | ||
4288 | spin_lock_irqsave(&dev_priv->irq_lock, irqflags); | |
4289 | for (i = (HPD_NONE + 1); i < HPD_NUM_PINS; i++) { | |
4290 | struct drm_connector *connector; | |
4291 | ||
4292 | if (dev_priv->hpd_stats[i].hpd_mark != HPD_DISABLED) | |
4293 | continue; | |
4294 | ||
4295 | dev_priv->hpd_stats[i].hpd_mark = HPD_ENABLED; | |
4296 | ||
4297 | list_for_each_entry(connector, &mode_config->connector_list, head) { | |
4298 | struct intel_connector *intel_connector = to_intel_connector(connector); | |
4299 | ||
4300 | if (intel_connector->encoder->hpd_pin == i) { | |
4301 | if (connector->polled != intel_connector->polled) | |
4302 | DRM_DEBUG_DRIVER("Reenabling HPD on connector %s\n", | |
c23cc417 | 4303 | connector->name); |
ac4c16c5 EE |
4304 | connector->polled = intel_connector->polled; |
4305 | if (!connector->polled) | |
4306 | connector->polled = DRM_CONNECTOR_POLL_HPD; | |
4307 | } | |
4308 | } | |
4309 | } | |
4310 | if (dev_priv->display.hpd_irq_setup) | |
4311 | dev_priv->display.hpd_irq_setup(dev); | |
4312 | spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags); | |
4313 | } | |
4314 | ||
f71d4af4 JB |
4315 | void intel_irq_init(struct drm_device *dev) |
4316 | { | |
8b2e326d CW |
4317 | struct drm_i915_private *dev_priv = dev->dev_private; |
4318 | ||
4319 | INIT_WORK(&dev_priv->hotplug_work, i915_hotplug_work_func); | |
99584db3 | 4320 | INIT_WORK(&dev_priv->gpu_error.work, i915_error_work_func); |
c6a828d3 | 4321 | INIT_WORK(&dev_priv->rps.work, gen6_pm_rps_work); |
a4da4fa4 | 4322 | INIT_WORK(&dev_priv->l3_parity.error_work, ivybridge_parity_work); |
8b2e326d | 4323 | |
a6706b45 D |
4324 | /* Let's track the enabled rps events */ |
4325 | dev_priv->pm_rps_events = GEN6_PM_RPS_EVENTS; | |
4326 | ||
99584db3 DV |
4327 | setup_timer(&dev_priv->gpu_error.hangcheck_timer, |
4328 | i915_hangcheck_elapsed, | |
61bac78e | 4329 | (unsigned long) dev); |
3ca1cced | 4330 | setup_timer(&dev_priv->hotplug_reenable_timer, intel_hpd_irq_reenable, |
ac4c16c5 | 4331 | (unsigned long) dev_priv); |
61bac78e | 4332 | |
97a19a24 | 4333 | pm_qos_add_request(&dev_priv->pm_qos, PM_QOS_CPU_DMA_LATENCY, PM_QOS_DEFAULT_VALUE); |
9ee32fea | 4334 | |
4cdb83ec VS |
4335 | if (IS_GEN2(dev)) { |
4336 | dev->max_vblank_count = 0; | |
4337 | dev->driver->get_vblank_counter = i8xx_get_vblank_counter; | |
4338 | } else if (IS_G4X(dev) || INTEL_INFO(dev)->gen >= 5) { | |
f71d4af4 JB |
4339 | dev->max_vblank_count = 0xffffffff; /* full 32 bit counter */ |
4340 | dev->driver->get_vblank_counter = gm45_get_vblank_counter; | |
391f75e2 VS |
4341 | } else { |
4342 | dev->driver->get_vblank_counter = i915_get_vblank_counter; | |
4343 | dev->max_vblank_count = 0xffffff; /* only 24 bits of frame count */ | |
f71d4af4 JB |
4344 | } |
4345 | ||
c2baf4b7 | 4346 | if (drm_core_check_feature(dev, DRIVER_MODESET)) { |
c3613de9 | 4347 | dev->driver->get_vblank_timestamp = i915_get_vblank_timestamp; |
c2baf4b7 VS |
4348 | dev->driver->get_scanout_position = i915_get_crtc_scanoutpos; |
4349 | } | |
f71d4af4 | 4350 | |
43f328d7 VS |
4351 | if (IS_CHERRYVIEW(dev)) { |
4352 | dev->driver->irq_handler = cherryview_irq_handler; | |
4353 | dev->driver->irq_preinstall = cherryview_irq_preinstall; | |
4354 | dev->driver->irq_postinstall = cherryview_irq_postinstall; | |
4355 | dev->driver->irq_uninstall = cherryview_irq_uninstall; | |
4356 | dev->driver->enable_vblank = valleyview_enable_vblank; | |
4357 | dev->driver->disable_vblank = valleyview_disable_vblank; | |
4358 | dev_priv->display.hpd_irq_setup = i915_hpd_irq_setup; | |
4359 | } else if (IS_VALLEYVIEW(dev)) { | |
7e231dbe JB |
4360 | dev->driver->irq_handler = valleyview_irq_handler; |
4361 | dev->driver->irq_preinstall = valleyview_irq_preinstall; | |
4362 | dev->driver->irq_postinstall = valleyview_irq_postinstall; | |
4363 | dev->driver->irq_uninstall = valleyview_irq_uninstall; | |
4364 | dev->driver->enable_vblank = valleyview_enable_vblank; | |
4365 | dev->driver->disable_vblank = valleyview_disable_vblank; | |
fa00abe0 | 4366 | dev_priv->display.hpd_irq_setup = i915_hpd_irq_setup; |
abd58f01 BW |
4367 | } else if (IS_GEN8(dev)) { |
4368 | dev->driver->irq_handler = gen8_irq_handler; | |
723761b8 | 4369 | dev->driver->irq_preinstall = gen8_irq_reset; |
abd58f01 BW |
4370 | dev->driver->irq_postinstall = gen8_irq_postinstall; |
4371 | dev->driver->irq_uninstall = gen8_irq_uninstall; | |
4372 | dev->driver->enable_vblank = gen8_enable_vblank; | |
4373 | dev->driver->disable_vblank = gen8_disable_vblank; | |
4374 | dev_priv->display.hpd_irq_setup = ibx_hpd_irq_setup; | |
f71d4af4 JB |
4375 | } else if (HAS_PCH_SPLIT(dev)) { |
4376 | dev->driver->irq_handler = ironlake_irq_handler; | |
723761b8 | 4377 | dev->driver->irq_preinstall = ironlake_irq_reset; |
f71d4af4 JB |
4378 | dev->driver->irq_postinstall = ironlake_irq_postinstall; |
4379 | dev->driver->irq_uninstall = ironlake_irq_uninstall; | |
4380 | dev->driver->enable_vblank = ironlake_enable_vblank; | |
4381 | dev->driver->disable_vblank = ironlake_disable_vblank; | |
82a28bcf | 4382 | dev_priv->display.hpd_irq_setup = ibx_hpd_irq_setup; |
f71d4af4 | 4383 | } else { |
c2798b19 CW |
4384 | if (INTEL_INFO(dev)->gen == 2) { |
4385 | dev->driver->irq_preinstall = i8xx_irq_preinstall; | |
4386 | dev->driver->irq_postinstall = i8xx_irq_postinstall; | |
4387 | dev->driver->irq_handler = i8xx_irq_handler; | |
4388 | dev->driver->irq_uninstall = i8xx_irq_uninstall; | |
a266c7d5 CW |
4389 | } else if (INTEL_INFO(dev)->gen == 3) { |
4390 | dev->driver->irq_preinstall = i915_irq_preinstall; | |
4391 | dev->driver->irq_postinstall = i915_irq_postinstall; | |
4392 | dev->driver->irq_uninstall = i915_irq_uninstall; | |
4393 | dev->driver->irq_handler = i915_irq_handler; | |
20afbda2 | 4394 | dev_priv->display.hpd_irq_setup = i915_hpd_irq_setup; |
c2798b19 | 4395 | } else { |
a266c7d5 CW |
4396 | dev->driver->irq_preinstall = i965_irq_preinstall; |
4397 | dev->driver->irq_postinstall = i965_irq_postinstall; | |
4398 | dev->driver->irq_uninstall = i965_irq_uninstall; | |
4399 | dev->driver->irq_handler = i965_irq_handler; | |
bac56d5b | 4400 | dev_priv->display.hpd_irq_setup = i915_hpd_irq_setup; |
c2798b19 | 4401 | } |
f71d4af4 JB |
4402 | dev->driver->enable_vblank = i915_enable_vblank; |
4403 | dev->driver->disable_vblank = i915_disable_vblank; | |
4404 | } | |
4405 | } | |
20afbda2 DV |
4406 | |
4407 | void intel_hpd_init(struct drm_device *dev) | |
4408 | { | |
4409 | struct drm_i915_private *dev_priv = dev->dev_private; | |
821450c6 EE |
4410 | struct drm_mode_config *mode_config = &dev->mode_config; |
4411 | struct drm_connector *connector; | |
b5ea2d56 | 4412 | unsigned long irqflags; |
821450c6 | 4413 | int i; |
20afbda2 | 4414 | |
821450c6 EE |
4415 | for (i = 1; i < HPD_NUM_PINS; i++) { |
4416 | dev_priv->hpd_stats[i].hpd_cnt = 0; | |
4417 | dev_priv->hpd_stats[i].hpd_mark = HPD_ENABLED; | |
4418 | } | |
4419 | list_for_each_entry(connector, &mode_config->connector_list, head) { | |
4420 | struct intel_connector *intel_connector = to_intel_connector(connector); | |
4421 | connector->polled = intel_connector->polled; | |
4422 | if (!connector->polled && I915_HAS_HOTPLUG(dev) && intel_connector->encoder->hpd_pin > HPD_NONE) | |
4423 | connector->polled = DRM_CONNECTOR_POLL_HPD; | |
4424 | } | |
b5ea2d56 DV |
4425 | |
4426 | /* Interrupt setup is already guaranteed to be single-threaded, this is | |
4427 | * just to make the assert_spin_locked checks happy. */ | |
4428 | spin_lock_irqsave(&dev_priv->irq_lock, irqflags); | |
20afbda2 DV |
4429 | if (dev_priv->display.hpd_irq_setup) |
4430 | dev_priv->display.hpd_irq_setup(dev); | |
b5ea2d56 | 4431 | spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags); |
20afbda2 | 4432 | } |
c67a470b | 4433 | |
5d584b2e | 4434 | /* Disable interrupts so we can allow runtime PM. */ |
730488b2 | 4435 | void intel_runtime_pm_disable_interrupts(struct drm_device *dev) |
c67a470b PZ |
4436 | { |
4437 | struct drm_i915_private *dev_priv = dev->dev_private; | |
c67a470b | 4438 | |
730488b2 | 4439 | dev->driver->irq_uninstall(dev); |
5d584b2e | 4440 | dev_priv->pm.irqs_disabled = true; |
c67a470b PZ |
4441 | } |
4442 | ||
5d584b2e | 4443 | /* Restore interrupts so we can recover from runtime PM. */ |
730488b2 | 4444 | void intel_runtime_pm_restore_interrupts(struct drm_device *dev) |
c67a470b PZ |
4445 | { |
4446 | struct drm_i915_private *dev_priv = dev->dev_private; | |
c67a470b | 4447 | |
5d584b2e | 4448 | dev_priv->pm.irqs_disabled = false; |
730488b2 PZ |
4449 | dev->driver->irq_preinstall(dev); |
4450 | dev->driver->irq_postinstall(dev); | |
c67a470b | 4451 | } |