]>
Commit | Line | Data |
---|---|---|
79e53945 | 1 | /* |
39507259 | 2 | * Copyright © 2006 Intel Corporation |
79e53945 JB |
3 | * |
4 | * Permission is hereby granted, free of charge, to any person obtaining a | |
5 | * copy of this software and associated documentation files (the "Software"), | |
6 | * to deal in the Software without restriction, including without limitation | |
7 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
8 | * and/or sell copies of the Software, and to permit persons to whom the | |
9 | * Software is furnished to do so, subject to the following conditions: | |
10 | * | |
11 | * The above copyright notice and this permission notice (including the next | |
12 | * paragraph) shall be included in all copies or substantial portions of the | |
13 | * Software. | |
14 | * | |
15 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
16 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
17 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
18 | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER | |
19 | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, | |
20 | * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE | |
21 | * SOFTWARE. | |
22 | * | |
23 | * Authors: | |
24 | * Eric Anholt <eric@anholt.net> | |
25 | * | |
26 | */ | |
9f0e7ff4 | 27 | #include <drm/drm_dp_helper.h> |
79e53945 JB |
28 | #include "drmP.h" |
29 | #include "drm.h" | |
30 | #include "i915_drm.h" | |
31 | #include "i915_drv.h" | |
32 | #include "intel_bios.h" | |
33 | ||
9b9d172d | 34 | #define SLAVE_ADDR1 0x70 |
35 | #define SLAVE_ADDR2 0x72 | |
79e53945 | 36 | |
500a8cc4 ZW |
37 | static int panel_type; |
38 | ||
79e53945 JB |
39 | static void * |
40 | find_section(struct bdb_header *bdb, int section_id) | |
41 | { | |
42 | u8 *base = (u8 *)bdb; | |
43 | int index = 0; | |
44 | u16 total, current_size; | |
45 | u8 current_id; | |
46 | ||
47 | /* skip to first section */ | |
48 | index += bdb->header_size; | |
49 | total = bdb->bdb_size; | |
50 | ||
51 | /* walk the sections looking for section_id */ | |
52 | while (index < total) { | |
53 | current_id = *(base + index); | |
54 | index++; | |
55 | current_size = *((u16 *)(base + index)); | |
56 | index += 2; | |
57 | if (current_id == section_id) | |
58 | return base + index; | |
59 | index += current_size; | |
60 | } | |
61 | ||
62 | return NULL; | |
63 | } | |
64 | ||
db545019 DMEA |
65 | static u16 |
66 | get_blocksize(void *p) | |
67 | { | |
68 | u16 *block_ptr, block_size; | |
69 | ||
70 | block_ptr = (u16 *)((char *)p - 2); | |
71 | block_size = *block_ptr; | |
72 | return block_size; | |
73 | } | |
74 | ||
79e53945 | 75 | static void |
88631706 | 76 | fill_detail_timing_data(struct drm_display_mode *panel_fixed_mode, |
99834ea4 | 77 | const struct lvds_dvo_timing *dvo_timing) |
88631706 ML |
78 | { |
79 | panel_fixed_mode->hdisplay = (dvo_timing->hactive_hi << 8) | | |
80 | dvo_timing->hactive_lo; | |
81 | panel_fixed_mode->hsync_start = panel_fixed_mode->hdisplay + | |
82 | ((dvo_timing->hsync_off_hi << 8) | dvo_timing->hsync_off_lo); | |
83 | panel_fixed_mode->hsync_end = panel_fixed_mode->hsync_start + | |
84 | dvo_timing->hsync_pulse_width; | |
85 | panel_fixed_mode->htotal = panel_fixed_mode->hdisplay + | |
86 | ((dvo_timing->hblank_hi << 8) | dvo_timing->hblank_lo); | |
87 | ||
88 | panel_fixed_mode->vdisplay = (dvo_timing->vactive_hi << 8) | | |
89 | dvo_timing->vactive_lo; | |
90 | panel_fixed_mode->vsync_start = panel_fixed_mode->vdisplay + | |
91 | dvo_timing->vsync_off; | |
92 | panel_fixed_mode->vsync_end = panel_fixed_mode->vsync_start + | |
93 | dvo_timing->vsync_pulse_width; | |
94 | panel_fixed_mode->vtotal = panel_fixed_mode->vdisplay + | |
95 | ((dvo_timing->vblank_hi << 8) | dvo_timing->vblank_lo); | |
96 | panel_fixed_mode->clock = dvo_timing->clock * 10; | |
97 | panel_fixed_mode->type = DRM_MODE_TYPE_PREFERRED; | |
98 | ||
9bc35499 AJ |
99 | if (dvo_timing->hsync_positive) |
100 | panel_fixed_mode->flags |= DRM_MODE_FLAG_PHSYNC; | |
101 | else | |
102 | panel_fixed_mode->flags |= DRM_MODE_FLAG_NHSYNC; | |
103 | ||
104 | if (dvo_timing->vsync_positive) | |
105 | panel_fixed_mode->flags |= DRM_MODE_FLAG_PVSYNC; | |
106 | else | |
107 | panel_fixed_mode->flags |= DRM_MODE_FLAG_NVSYNC; | |
108 | ||
88631706 ML |
109 | /* Some VBTs have bogus h/vtotal values */ |
110 | if (panel_fixed_mode->hsync_end > panel_fixed_mode->htotal) | |
111 | panel_fixed_mode->htotal = panel_fixed_mode->hsync_end + 1; | |
112 | if (panel_fixed_mode->vsync_end > panel_fixed_mode->vtotal) | |
113 | panel_fixed_mode->vtotal = panel_fixed_mode->vsync_end + 1; | |
114 | ||
115 | drm_mode_set_name(panel_fixed_mode); | |
116 | } | |
117 | ||
99834ea4 CW |
118 | static bool |
119 | lvds_dvo_timing_equal_size(const struct lvds_dvo_timing *a, | |
120 | const struct lvds_dvo_timing *b) | |
121 | { | |
122 | if (a->hactive_hi != b->hactive_hi || | |
123 | a->hactive_lo != b->hactive_lo) | |
124 | return false; | |
125 | ||
126 | if (a->hsync_off_hi != b->hsync_off_hi || | |
127 | a->hsync_off_lo != b->hsync_off_lo) | |
128 | return false; | |
129 | ||
130 | if (a->hsync_pulse_width != b->hsync_pulse_width) | |
131 | return false; | |
132 | ||
133 | if (a->hblank_hi != b->hblank_hi || | |
134 | a->hblank_lo != b->hblank_lo) | |
135 | return false; | |
136 | ||
137 | if (a->vactive_hi != b->vactive_hi || | |
138 | a->vactive_lo != b->vactive_lo) | |
139 | return false; | |
140 | ||
141 | if (a->vsync_off != b->vsync_off) | |
142 | return false; | |
143 | ||
144 | if (a->vsync_pulse_width != b->vsync_pulse_width) | |
145 | return false; | |
146 | ||
147 | if (a->vblank_hi != b->vblank_hi || | |
148 | a->vblank_lo != b->vblank_lo) | |
149 | return false; | |
150 | ||
151 | return true; | |
152 | } | |
153 | ||
154 | static const struct lvds_dvo_timing * | |
155 | get_lvds_dvo_timing(const struct bdb_lvds_lfp_data *lvds_lfp_data, | |
156 | const struct bdb_lvds_lfp_data_ptrs *lvds_lfp_data_ptrs, | |
157 | int index) | |
158 | { | |
159 | /* | |
160 | * the size of fp_timing varies on the different platform. | |
161 | * So calculate the DVO timing relative offset in LVDS data | |
162 | * entry to get the DVO timing entry | |
163 | */ | |
164 | ||
165 | int lfp_data_size = | |
166 | lvds_lfp_data_ptrs->ptr[1].dvo_timing_offset - | |
167 | lvds_lfp_data_ptrs->ptr[0].dvo_timing_offset; | |
168 | int dvo_timing_offset = | |
169 | lvds_lfp_data_ptrs->ptr[0].dvo_timing_offset - | |
170 | lvds_lfp_data_ptrs->ptr[0].fp_timing_offset; | |
171 | char *entry = (char *)lvds_lfp_data->data + lfp_data_size * index; | |
172 | ||
173 | return (struct lvds_dvo_timing *)(entry + dvo_timing_offset); | |
174 | } | |
175 | ||
88631706 ML |
176 | /* Try to find integrated panel data */ |
177 | static void | |
178 | parse_lfp_panel_data(struct drm_i915_private *dev_priv, | |
179 | struct bdb_header *bdb) | |
79e53945 | 180 | { |
99834ea4 CW |
181 | const struct bdb_lvds_options *lvds_options; |
182 | const struct bdb_lvds_lfp_data *lvds_lfp_data; | |
183 | const struct bdb_lvds_lfp_data_ptrs *lvds_lfp_data_ptrs; | |
184 | const struct lvds_dvo_timing *panel_dvo_timing; | |
79e53945 | 185 | struct drm_display_mode *panel_fixed_mode; |
99834ea4 | 186 | int i, downclock; |
79e53945 | 187 | |
79e53945 JB |
188 | lvds_options = find_section(bdb, BDB_LVDS_OPTIONS); |
189 | if (!lvds_options) | |
190 | return; | |
191 | ||
192 | dev_priv->lvds_dither = lvds_options->pixel_dither; | |
193 | if (lvds_options->panel_type == 0xff) | |
194 | return; | |
6a04002b | 195 | |
500a8cc4 | 196 | panel_type = lvds_options->panel_type; |
79e53945 JB |
197 | |
198 | lvds_lfp_data = find_section(bdb, BDB_LVDS_LFP_DATA); | |
199 | if (!lvds_lfp_data) | |
200 | return; | |
201 | ||
1b16de0b JB |
202 | lvds_lfp_data_ptrs = find_section(bdb, BDB_LVDS_LFP_DATA_PTRS); |
203 | if (!lvds_lfp_data_ptrs) | |
204 | return; | |
205 | ||
79e53945 JB |
206 | dev_priv->lvds_vbt = 1; |
207 | ||
99834ea4 CW |
208 | panel_dvo_timing = get_lvds_dvo_timing(lvds_lfp_data, |
209 | lvds_lfp_data_ptrs, | |
210 | lvds_options->panel_type); | |
79e53945 | 211 | |
9a298b2a | 212 | panel_fixed_mode = kzalloc(sizeof(*panel_fixed_mode), GFP_KERNEL); |
6edc3242 CW |
213 | if (!panel_fixed_mode) |
214 | return; | |
79e53945 | 215 | |
99834ea4 | 216 | fill_detail_timing_data(panel_fixed_mode, panel_dvo_timing); |
79e53945 | 217 | |
88631706 | 218 | dev_priv->lfp_lvds_vbt_mode = panel_fixed_mode; |
79e53945 | 219 | |
28c97730 | 220 | DRM_DEBUG_KMS("Found panel mode in BIOS VBT tables:\n"); |
88631706 | 221 | drm_mode_debug_printmodeline(panel_fixed_mode); |
37df9673 | 222 | |
d1fcea6a | 223 | /* |
99834ea4 CW |
224 | * Iterate over the LVDS panel timing info to find the lowest clock |
225 | * for the native resolution. | |
d1fcea6a | 226 | */ |
99834ea4 | 227 | downclock = panel_dvo_timing->clock; |
d1fcea6a | 228 | for (i = 0; i < 16; i++) { |
99834ea4 CW |
229 | const struct lvds_dvo_timing *dvo_timing; |
230 | ||
231 | dvo_timing = get_lvds_dvo_timing(lvds_lfp_data, | |
232 | lvds_lfp_data_ptrs, | |
233 | i); | |
234 | if (lvds_dvo_timing_equal_size(dvo_timing, panel_dvo_timing) && | |
235 | dvo_timing->clock < downclock) | |
236 | downclock = dvo_timing->clock; | |
d1fcea6a | 237 | } |
99834ea4 CW |
238 | |
239 | if (downclock < panel_dvo_timing->clock && i915_lvds_downclock) { | |
d1fcea6a | 240 | dev_priv->lvds_downclock_avail = 1; |
99834ea4 | 241 | dev_priv->lvds_downclock = downclock * 10; |
bbb0aef5 JP |
242 | DRM_DEBUG_KMS("LVDS downclock is found in VBT. " |
243 | "Normal Clock %dKHz, downclock %dKHz\n", | |
99834ea4 | 244 | panel_fixed_mode->clock, 10*downclock); |
d1fcea6a | 245 | } |
88631706 ML |
246 | } |
247 | ||
248 | /* Try to find sdvo panel data */ | |
249 | static void | |
250 | parse_sdvo_panel_data(struct drm_i915_private *dev_priv, | |
251 | struct bdb_header *bdb) | |
252 | { | |
88631706 ML |
253 | struct lvds_dvo_timing *dvo_timing; |
254 | struct drm_display_mode *panel_fixed_mode; | |
5a1e5b6c | 255 | int index; |
79e53945 | 256 | |
5a1e5b6c | 257 | index = i915_vbt_sdvo_panel_type; |
c10e408a MF |
258 | if (index == -2) { |
259 | DRM_DEBUG_KMS("Ignore SDVO panel mode from BIOS VBT tables.\n"); | |
260 | return; | |
261 | } | |
262 | ||
5a1e5b6c CW |
263 | if (index == -1) { |
264 | struct bdb_sdvo_lvds_options *sdvo_lvds_options; | |
265 | ||
266 | sdvo_lvds_options = find_section(bdb, BDB_SDVO_LVDS_OPTIONS); | |
267 | if (!sdvo_lvds_options) | |
268 | return; | |
269 | ||
270 | index = sdvo_lvds_options->panel_type; | |
271 | } | |
88631706 ML |
272 | |
273 | dvo_timing = find_section(bdb, BDB_SDVO_PANEL_DTDS); | |
274 | if (!dvo_timing) | |
275 | return; | |
276 | ||
9a298b2a | 277 | panel_fixed_mode = kzalloc(sizeof(*panel_fixed_mode), GFP_KERNEL); |
88631706 ML |
278 | if (!panel_fixed_mode) |
279 | return; | |
280 | ||
5a1e5b6c | 281 | fill_detail_timing_data(panel_fixed_mode, dvo_timing + index); |
88631706 ML |
282 | |
283 | dev_priv->sdvo_lvds_vbt_mode = panel_fixed_mode; | |
79e53945 | 284 | |
5a1e5b6c CW |
285 | DRM_DEBUG_KMS("Found SDVO panel mode in BIOS VBT tables:\n"); |
286 | drm_mode_debug_printmodeline(panel_fixed_mode); | |
79e53945 JB |
287 | } |
288 | ||
9a4114ff BF |
289 | static int intel_bios_ssc_frequency(struct drm_device *dev, |
290 | bool alternate) | |
291 | { | |
292 | switch (INTEL_INFO(dev)->gen) { | |
293 | case 2: | |
294 | return alternate ? 66 : 48; | |
295 | case 3: | |
296 | case 4: | |
297 | return alternate ? 100 : 96; | |
298 | default: | |
299 | return alternate ? 100 : 120; | |
300 | } | |
301 | } | |
302 | ||
79e53945 JB |
303 | static void |
304 | parse_general_features(struct drm_i915_private *dev_priv, | |
305 | struct bdb_header *bdb) | |
306 | { | |
bad720ff | 307 | struct drm_device *dev = dev_priv->dev; |
79e53945 JB |
308 | struct bdb_general_features *general; |
309 | ||
79e53945 JB |
310 | general = find_section(bdb, BDB_GENERAL_FEATURES); |
311 | if (general) { | |
312 | dev_priv->int_tv_support = general->int_tv_support; | |
313 | dev_priv->int_crt_support = general->int_crt_support; | |
43565a06 | 314 | dev_priv->lvds_use_ssc = general->enable_ssc; |
9a4114ff BF |
315 | dev_priv->lvds_ssc_freq = |
316 | intel_bios_ssc_frequency(dev, general->ssc_freq); | |
abd06860 KP |
317 | dev_priv->display_clock_mode = general->display_clock_mode; |
318 | DRM_DEBUG_KMS("BDB_GENERAL_FEATURES int_tv_support %d int_crt_support %d lvds_use_ssc %d lvds_ssc_freq %d display_clock_mode %d\n", | |
562396b9 KP |
319 | dev_priv->int_tv_support, |
320 | dev_priv->int_crt_support, | |
321 | dev_priv->lvds_use_ssc, | |
abd06860 KP |
322 | dev_priv->lvds_ssc_freq, |
323 | dev_priv->display_clock_mode); | |
79e53945 JB |
324 | } |
325 | } | |
326 | ||
db545019 DMEA |
327 | static void |
328 | parse_general_definitions(struct drm_i915_private *dev_priv, | |
329 | struct bdb_header *bdb) | |
330 | { | |
331 | struct bdb_general_definitions *general; | |
db545019 | 332 | |
db545019 DMEA |
333 | general = find_section(bdb, BDB_GENERAL_DEFINITIONS); |
334 | if (general) { | |
335 | u16 block_size = get_blocksize(general); | |
336 | if (block_size >= sizeof(*general)) { | |
337 | int bus_pin = general->crt_ddc_gmbus_pin; | |
28c97730 | 338 | DRM_DEBUG_KMS("crt_ddc_bus_pin: %d\n", bus_pin); |
f899fc64 | 339 | if (bus_pin >= 1 && bus_pin <= 6) |
2896b539 | 340 | dev_priv->crt_ddc_pin = bus_pin; |
db545019 | 341 | } else { |
28c97730 | 342 | DRM_DEBUG_KMS("BDB_GD too small (%d). Invalid.\n", |
db545019 DMEA |
343 | block_size); |
344 | } | |
345 | } | |
346 | } | |
347 | ||
9b9d172d | 348 | static void |
349 | parse_sdvo_device_mapping(struct drm_i915_private *dev_priv, | |
44834a67 | 350 | struct bdb_header *bdb) |
9b9d172d | 351 | { |
352 | struct sdvo_device_mapping *p_mapping; | |
353 | struct bdb_general_definitions *p_defs; | |
354 | struct child_device_config *p_child; | |
355 | int i, child_device_num, count; | |
db545019 | 356 | u16 block_size; |
9b9d172d | 357 | |
358 | p_defs = find_section(bdb, BDB_GENERAL_DEFINITIONS); | |
359 | if (!p_defs) { | |
44834a67 | 360 | DRM_DEBUG_KMS("No general definition block is found, unable to construct sdvo mapping.\n"); |
9b9d172d | 361 | return; |
362 | } | |
363 | /* judge whether the size of child device meets the requirements. | |
364 | * If the child device size obtained from general definition block | |
365 | * is different with sizeof(struct child_device_config), skip the | |
366 | * parsing of sdvo device info | |
367 | */ | |
368 | if (p_defs->child_dev_size != sizeof(*p_child)) { | |
369 | /* different child dev size . Ignore it */ | |
28c97730 | 370 | DRM_DEBUG_KMS("different child size is found. Invalid.\n"); |
9b9d172d | 371 | return; |
372 | } | |
373 | /* get the block size of general definitions */ | |
db545019 | 374 | block_size = get_blocksize(p_defs); |
9b9d172d | 375 | /* get the number of child device */ |
376 | child_device_num = (block_size - sizeof(*p_defs)) / | |
377 | sizeof(*p_child); | |
378 | count = 0; | |
379 | for (i = 0; i < child_device_num; i++) { | |
380 | p_child = &(p_defs->devices[i]); | |
381 | if (!p_child->device_type) { | |
382 | /* skip the device block if device type is invalid */ | |
383 | continue; | |
384 | } | |
385 | if (p_child->slave_addr != SLAVE_ADDR1 && | |
386 | p_child->slave_addr != SLAVE_ADDR2) { | |
387 | /* | |
388 | * If the slave address is neither 0x70 nor 0x72, | |
389 | * it is not a SDVO device. Skip it. | |
390 | */ | |
391 | continue; | |
392 | } | |
393 | if (p_child->dvo_port != DEVICE_PORT_DVOB && | |
394 | p_child->dvo_port != DEVICE_PORT_DVOC) { | |
395 | /* skip the incorrect SDVO port */ | |
0206e353 | 396 | DRM_DEBUG_KMS("Incorrect SDVO port. Skip it\n"); |
9b9d172d | 397 | continue; |
398 | } | |
28c97730 ZY |
399 | DRM_DEBUG_KMS("the SDVO device with slave addr %2x is found on" |
400 | " %s port\n", | |
9b9d172d | 401 | p_child->slave_addr, |
402 | (p_child->dvo_port == DEVICE_PORT_DVOB) ? | |
403 | "SDVOB" : "SDVOC"); | |
404 | p_mapping = &(dev_priv->sdvo_mappings[p_child->dvo_port - 1]); | |
405 | if (!p_mapping->initialized) { | |
406 | p_mapping->dvo_port = p_child->dvo_port; | |
407 | p_mapping->slave_addr = p_child->slave_addr; | |
408 | p_mapping->dvo_wiring = p_child->dvo_wiring; | |
b1083333 | 409 | p_mapping->ddc_pin = p_child->ddc_pin; |
e957d772 | 410 | p_mapping->i2c_pin = p_child->i2c_pin; |
9b9d172d | 411 | p_mapping->initialized = 1; |
46eb3036 | 412 | DRM_DEBUG_KMS("SDVO device: dvo=%x, addr=%x, wiring=%d, ddc_pin=%d, i2c_pin=%d\n", |
e957d772 CW |
413 | p_mapping->dvo_port, |
414 | p_mapping->slave_addr, | |
415 | p_mapping->dvo_wiring, | |
416 | p_mapping->ddc_pin, | |
46eb3036 | 417 | p_mapping->i2c_pin); |
9b9d172d | 418 | } else { |
28c97730 | 419 | DRM_DEBUG_KMS("Maybe one SDVO port is shared by " |
9b9d172d | 420 | "two SDVO device.\n"); |
421 | } | |
422 | if (p_child->slave2_addr) { | |
423 | /* Maybe this is a SDVO device with multiple inputs */ | |
424 | /* And the mapping info is not added */ | |
28c97730 ZY |
425 | DRM_DEBUG_KMS("there exists the slave2_addr. Maybe this" |
426 | " is a SDVO device with multiple inputs.\n"); | |
9b9d172d | 427 | } |
428 | count++; | |
429 | } | |
430 | ||
431 | if (!count) { | |
432 | /* No SDVO device info is found */ | |
28c97730 | 433 | DRM_DEBUG_KMS("No SDVO device info is found in VBT\n"); |
9b9d172d | 434 | } |
435 | return; | |
436 | } | |
32f9d658 ZW |
437 | |
438 | static void | |
439 | parse_driver_features(struct drm_i915_private *dev_priv, | |
440 | struct bdb_header *bdb) | |
441 | { | |
442 | struct drm_device *dev = dev_priv->dev; | |
443 | struct bdb_driver_features *driver; | |
444 | ||
32f9d658 | 445 | driver = find_section(bdb, BDB_DRIVER_FEATURES); |
652c393a JB |
446 | if (!driver) |
447 | return; | |
448 | ||
5ceb0f9b CW |
449 | if (SUPPORTS_EDP(dev) && |
450 | driver->lvds_config == BDB_DRIVER_FEATURE_EDP) | |
451 | dev_priv->edp.support = 1; | |
652c393a | 452 | |
5ceb0f9b | 453 | if (driver->dual_frequency) |
652c393a | 454 | dev_priv->render_reclock_avail = true; |
32f9d658 ZW |
455 | } |
456 | ||
500a8cc4 ZW |
457 | static void |
458 | parse_edp(struct drm_i915_private *dev_priv, struct bdb_header *bdb) | |
459 | { | |
460 | struct bdb_edp *edp; | |
9f0e7ff4 JB |
461 | struct edp_power_seq *edp_pps; |
462 | struct edp_link_params *edp_link_params; | |
500a8cc4 ZW |
463 | |
464 | edp = find_section(bdb, BDB_EDP); | |
465 | if (!edp) { | |
5ceb0f9b | 466 | if (SUPPORTS_EDP(dev_priv->dev) && dev_priv->edp.support) { |
76e47c30 | 467 | DRM_DEBUG_KMS("No eDP BDB found but eDP panel " |
5ceb0f9b CW |
468 | "supported, assume %dbpp panel color " |
469 | "depth.\n", | |
470 | dev_priv->edp.bpp); | |
500a8cc4 ZW |
471 | } |
472 | return; | |
473 | } | |
474 | ||
475 | switch ((edp->color_depth >> (panel_type * 2)) & 3) { | |
476 | case EDP_18BPP: | |
5ceb0f9b | 477 | dev_priv->edp.bpp = 18; |
500a8cc4 ZW |
478 | break; |
479 | case EDP_24BPP: | |
5ceb0f9b | 480 | dev_priv->edp.bpp = 24; |
500a8cc4 ZW |
481 | break; |
482 | case EDP_30BPP: | |
5ceb0f9b | 483 | dev_priv->edp.bpp = 30; |
500a8cc4 ZW |
484 | break; |
485 | } | |
5ceb0f9b | 486 | |
9f0e7ff4 JB |
487 | /* Get the eDP sequencing and link info */ |
488 | edp_pps = &edp->power_seqs[panel_type]; | |
489 | edp_link_params = &edp->link_params[panel_type]; | |
5ceb0f9b | 490 | |
9f0e7ff4 | 491 | dev_priv->edp.pps = *edp_pps; |
5ceb0f9b | 492 | |
9f0e7ff4 JB |
493 | dev_priv->edp.rate = edp_link_params->rate ? DP_LINK_BW_2_7 : |
494 | DP_LINK_BW_1_62; | |
495 | switch (edp_link_params->lanes) { | |
496 | case 0: | |
497 | dev_priv->edp.lanes = 1; | |
498 | break; | |
499 | case 1: | |
500 | dev_priv->edp.lanes = 2; | |
501 | break; | |
502 | case 3: | |
503 | default: | |
504 | dev_priv->edp.lanes = 4; | |
505 | break; | |
506 | } | |
507 | switch (edp_link_params->preemphasis) { | |
508 | case 0: | |
509 | dev_priv->edp.preemphasis = DP_TRAIN_PRE_EMPHASIS_0; | |
510 | break; | |
511 | case 1: | |
512 | dev_priv->edp.preemphasis = DP_TRAIN_PRE_EMPHASIS_3_5; | |
513 | break; | |
514 | case 2: | |
515 | dev_priv->edp.preemphasis = DP_TRAIN_PRE_EMPHASIS_6; | |
516 | break; | |
517 | case 3: | |
518 | dev_priv->edp.preemphasis = DP_TRAIN_PRE_EMPHASIS_9_5; | |
519 | break; | |
520 | } | |
521 | switch (edp_link_params->vswing) { | |
522 | case 0: | |
523 | dev_priv->edp.vswing = DP_TRAIN_VOLTAGE_SWING_400; | |
524 | break; | |
525 | case 1: | |
526 | dev_priv->edp.vswing = DP_TRAIN_VOLTAGE_SWING_600; | |
527 | break; | |
528 | case 2: | |
529 | dev_priv->edp.vswing = DP_TRAIN_VOLTAGE_SWING_800; | |
530 | break; | |
531 | case 3: | |
532 | dev_priv->edp.vswing = DP_TRAIN_VOLTAGE_SWING_1200; | |
533 | break; | |
534 | } | |
500a8cc4 ZW |
535 | } |
536 | ||
6363ee6f ZY |
537 | static void |
538 | parse_device_mapping(struct drm_i915_private *dev_priv, | |
539 | struct bdb_header *bdb) | |
540 | { | |
541 | struct bdb_general_definitions *p_defs; | |
542 | struct child_device_config *p_child, *child_dev_ptr; | |
543 | int i, child_device_num, count; | |
544 | u16 block_size; | |
545 | ||
546 | p_defs = find_section(bdb, BDB_GENERAL_DEFINITIONS); | |
547 | if (!p_defs) { | |
44834a67 | 548 | DRM_DEBUG_KMS("No general definition block is found, no devices defined.\n"); |
6363ee6f ZY |
549 | return; |
550 | } | |
551 | /* judge whether the size of child device meets the requirements. | |
552 | * If the child device size obtained from general definition block | |
553 | * is different with sizeof(struct child_device_config), skip the | |
554 | * parsing of sdvo device info | |
555 | */ | |
556 | if (p_defs->child_dev_size != sizeof(*p_child)) { | |
557 | /* different child dev size . Ignore it */ | |
558 | DRM_DEBUG_KMS("different child size is found. Invalid.\n"); | |
559 | return; | |
560 | } | |
561 | /* get the block size of general definitions */ | |
562 | block_size = get_blocksize(p_defs); | |
563 | /* get the number of child device */ | |
564 | child_device_num = (block_size - sizeof(*p_defs)) / | |
565 | sizeof(*p_child); | |
566 | count = 0; | |
567 | /* get the number of child device that is present */ | |
568 | for (i = 0; i < child_device_num; i++) { | |
569 | p_child = &(p_defs->devices[i]); | |
570 | if (!p_child->device_type) { | |
571 | /* skip the device block if device type is invalid */ | |
572 | continue; | |
573 | } | |
574 | count++; | |
575 | } | |
576 | if (!count) { | |
0206e353 | 577 | DRM_DEBUG_KMS("no child dev is parsed from VBT\n"); |
6363ee6f ZY |
578 | return; |
579 | } | |
493dea28 | 580 | dev_priv->child_dev = kcalloc(count, sizeof(*p_child), GFP_KERNEL); |
6363ee6f ZY |
581 | if (!dev_priv->child_dev) { |
582 | DRM_DEBUG_KMS("No memory space for child device\n"); | |
583 | return; | |
584 | } | |
585 | ||
586 | dev_priv->child_dev_num = count; | |
587 | count = 0; | |
588 | for (i = 0; i < child_device_num; i++) { | |
589 | p_child = &(p_defs->devices[i]); | |
590 | if (!p_child->device_type) { | |
591 | /* skip the device block if device type is invalid */ | |
592 | continue; | |
593 | } | |
594 | child_dev_ptr = dev_priv->child_dev + count; | |
595 | count++; | |
596 | memcpy((void *)child_dev_ptr, (void *)p_child, | |
597 | sizeof(*p_child)); | |
598 | } | |
599 | return; | |
600 | } | |
44834a67 | 601 | |
6a04002b SQ |
602 | static void |
603 | init_vbt_defaults(struct drm_i915_private *dev_priv) | |
604 | { | |
9a4114ff BF |
605 | struct drm_device *dev = dev_priv->dev; |
606 | ||
6a04002b SQ |
607 | dev_priv->crt_ddc_pin = GMBUS_PORT_VGADDC; |
608 | ||
609 | /* LFP panel data */ | |
610 | dev_priv->lvds_dither = 1; | |
611 | dev_priv->lvds_vbt = 0; | |
612 | ||
613 | /* SDVO panel data */ | |
614 | dev_priv->sdvo_lvds_vbt_mode = NULL; | |
615 | ||
616 | /* general features */ | |
617 | dev_priv->int_tv_support = 1; | |
618 | dev_priv->int_crt_support = 1; | |
9a4114ff BF |
619 | |
620 | /* Default to using SSC */ | |
621 | dev_priv->lvds_use_ssc = 1; | |
622 | dev_priv->lvds_ssc_freq = intel_bios_ssc_frequency(dev, 1); | |
562396b9 | 623 | DRM_DEBUG_KMS("Set default to SSC at %dMHz\n", dev_priv->lvds_ssc_freq); |
6a04002b SQ |
624 | |
625 | /* eDP data */ | |
626 | dev_priv->edp.bpp = 18; | |
627 | } | |
628 | ||
79e53945 | 629 | /** |
6d139a87 | 630 | * intel_parse_bios - find VBT and initialize settings from the BIOS |
79e53945 JB |
631 | * @dev: DRM device |
632 | * | |
633 | * Loads the Video BIOS and checks that the VBT exists. Sets scratch registers | |
634 | * to appropriate values. | |
635 | * | |
79e53945 JB |
636 | * Returns 0 on success, nonzero on failure. |
637 | */ | |
638 | bool | |
6d139a87 | 639 | intel_parse_bios(struct drm_device *dev) |
79e53945 JB |
640 | { |
641 | struct drm_i915_private *dev_priv = dev->dev_private; | |
642 | struct pci_dev *pdev = dev->pdev; | |
44834a67 CW |
643 | struct bdb_header *bdb = NULL; |
644 | u8 __iomem *bios = NULL; | |
645 | ||
6a04002b | 646 | init_vbt_defaults(dev_priv); |
f899fc64 | 647 | |
44834a67 CW |
648 | /* XXX Should this validation be moved to intel_opregion.c? */ |
649 | if (dev_priv->opregion.vbt) { | |
650 | struct vbt_header *vbt = dev_priv->opregion.vbt; | |
651 | if (memcmp(vbt->signature, "$VBT", 4) == 0) { | |
562396b9 | 652 | DRM_DEBUG_KMS("Using VBT from OpRegion: %20s\n", |
44834a67 CW |
653 | vbt->signature); |
654 | bdb = (struct bdb_header *)((char *)vbt + vbt->bdb_offset); | |
655 | } else | |
656 | dev_priv->opregion.vbt = NULL; | |
79e53945 JB |
657 | } |
658 | ||
44834a67 CW |
659 | if (bdb == NULL) { |
660 | struct vbt_header *vbt = NULL; | |
661 | size_t size; | |
662 | int i; | |
79e53945 | 663 | |
44834a67 CW |
664 | bios = pci_map_rom(pdev, &size); |
665 | if (!bios) | |
666 | return -1; | |
667 | ||
668 | /* Scour memory looking for the VBT signature */ | |
669 | for (i = 0; i + 4 < size; i++) { | |
670 | if (!memcmp(bios + i, "$VBT", 4)) { | |
671 | vbt = (struct vbt_header *)(bios + i); | |
672 | break; | |
673 | } | |
674 | } | |
675 | ||
676 | if (!vbt) { | |
bd45545f | 677 | DRM_DEBUG_DRIVER("VBT signature missing\n"); |
44834a67 CW |
678 | pci_unmap_rom(pdev, bios); |
679 | return -1; | |
680 | } | |
681 | ||
682 | bdb = (struct bdb_header *)(bios + i + vbt->bdb_offset); | |
683 | } | |
79e53945 JB |
684 | |
685 | /* Grab useful general definitions */ | |
686 | parse_general_features(dev_priv, bdb); | |
db545019 | 687 | parse_general_definitions(dev_priv, bdb); |
88631706 ML |
688 | parse_lfp_panel_data(dev_priv, bdb); |
689 | parse_sdvo_panel_data(dev_priv, bdb); | |
9b9d172d | 690 | parse_sdvo_device_mapping(dev_priv, bdb); |
6363ee6f | 691 | parse_device_mapping(dev_priv, bdb); |
32f9d658 | 692 | parse_driver_features(dev_priv, bdb); |
500a8cc4 | 693 | parse_edp(dev_priv, bdb); |
32f9d658 | 694 | |
44834a67 CW |
695 | if (bios) |
696 | pci_unmap_rom(pdev, bios); | |
79e53945 JB |
697 | |
698 | return 0; | |
699 | } | |
6d139a87 BF |
700 | |
701 | /* Ensure that vital registers have been initialised, even if the BIOS | |
702 | * is absent or just failing to do its job. | |
703 | */ | |
704 | void intel_setup_bios(struct drm_device *dev) | |
705 | { | |
706 | struct drm_i915_private *dev_priv = dev->dev_private; | |
707 | ||
708 | /* Set the Panel Power On/Off timings if uninitialized. */ | |
709 | if ((I915_READ(PP_ON_DELAYS) == 0) && (I915_READ(PP_OFF_DELAYS) == 0)) { | |
710 | /* Set T2 to 40ms and T5 to 200ms */ | |
711 | I915_WRITE(PP_ON_DELAYS, 0x019007d0); | |
712 | ||
713 | /* Set T3 to 35ms and Tx to 200ms */ | |
714 | I915_WRITE(PP_OFF_DELAYS, 0x015e07d0); | |
715 | } | |
716 | } |