]> git.proxmox.com Git - mirror_ubuntu-artful-kernel.git/blame - drivers/gpu/drm/i915/intel_display.c
projects / mirror_ubuntu-artful-kernel.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
drm/i915/skl: Avoid using un-initialized bits_per_pixel
[mirror_ubuntu-artful-kernel.git] / drivers / gpu / drm / i915 / intel_display.c
CommitLineData
79e53945
JB		 1/*
2 * Copyright © 2006-2007 Intel Corporation
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
13 * Software.
14 *
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
19 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
20 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
21 * DEALINGS IN THE SOFTWARE.
22 *
23 * Authors:
24 * Eric Anholt <eric@anholt.net>
25 */
26
618563e3 27#include <linux/dmi.h>
c1c7af60
JB		 28#include <linux/module.h>
29#include <linux/input.h>
79e53945 30#include <linux/i2c.h>
7662c8bd 31#include <linux/kernel.h>
5a0e3ad6 32#include <linux/slab.h>
9cce37f4 33#include <linux/vgaarb.h>
e0dac65e 34#include <drm/drm_edid.h>
760285e7 35#include <drm/drmP.h>
79e53945 36#include "intel_drv.h"
760285e7 37#include <drm/i915_drm.h>
79e53945 38#include "i915_drv.h"
e5510fac 39#include "i915_trace.h"
319c1d42 40#include <drm/drm_atomic.h>
c196e1d6 41#include <drm/drm_atomic_helper.h>
760285e7
DH		 42#include <drm/drm_dp_helper.h>
43#include <drm/drm_crtc_helper.h>
465c120c
MR		 44#include <drm/drm_plane_helper.h>
45#include <drm/drm_rect.h>
c0f372b3 46#include <linux/dma_remapping.h>
79e53945 47
465c120c 48/* Primary plane formats for gen <= 3 */
568db4f2 49static const uint32_t i8xx_primary_formats[] = {
67fe7dc5
DL		 50 DRM_FORMAT_C8,
51 DRM_FORMAT_RGB565,
465c120c 52 DRM_FORMAT_XRGB1555,
67fe7dc5 53 DRM_FORMAT_XRGB8888,
465c120c
MR		 54};
55
56/* Primary plane formats for gen >= 4 */
568db4f2 57static const uint32_t i965_primary_formats[] = {
6c0fd451
DL		 58 DRM_FORMAT_C8,
59 DRM_FORMAT_RGB565,
60 DRM_FORMAT_XRGB8888,
61 DRM_FORMAT_XBGR8888,
62 DRM_FORMAT_XRGB2101010,
63 DRM_FORMAT_XBGR2101010,
64};
65
66static const uint32_t skl_primary_formats[] = {
67fe7dc5
DL		 67 DRM_FORMAT_C8,
68 DRM_FORMAT_RGB565,
69 DRM_FORMAT_XRGB8888,
465c120c 70 DRM_FORMAT_XBGR8888,
67fe7dc5 71 DRM_FORMAT_ARGB8888,
465c120c
MR		 72 DRM_FORMAT_ABGR8888,
73 DRM_FORMAT_XRGB2101010,
465c120c 74 DRM_FORMAT_XBGR2101010,
465c120c
MR		 75};
76
3d7d6510
MR		 77/* Cursor formats */
78static const uint32_t intel_cursor_formats[] = {
79 DRM_FORMAT_ARGB8888,
80};
81
6b383a7f 82static void intel_crtc_update_cursor(struct drm_crtc *crtc, bool on);
79e53945 83
f1f644dc 84static void i9xx_crtc_clock_get(struct intel_crtc *crtc,
5cec258b 85 struct intel_crtc_state *pipe_config);
18442d08 86static void ironlake_pch_clock_get(struct intel_crtc *crtc,
5cec258b 87 struct intel_crtc_state *pipe_config);
f1f644dc 88
eb1bfe80
JB		 89static int intel_framebuffer_init(struct drm_device *dev,
90 struct intel_framebuffer *ifb,
91 struct drm_mode_fb_cmd2 *mode_cmd,
92 struct drm_i915_gem_object *obj);
5b18e57c
DV		 93static void i9xx_set_pipeconf(struct intel_crtc *intel_crtc);
94static void intel_set_pipe_timings(struct intel_crtc *intel_crtc);
29407aab 95static void intel_cpu_transcoder_set_m_n(struct intel_crtc *crtc,
f769cd24
VK		 96 struct intel_link_m_n *m_n,
97 struct intel_link_m_n *m2_n2);
29407aab 98static void ironlake_set_pipeconf(struct drm_crtc *crtc);
229fca97
DV		 99static void haswell_set_pipeconf(struct drm_crtc *crtc);
100static void intel_set_pipe_csc(struct drm_crtc *crtc);
d288f65f 101static void vlv_prepare_pll(struct intel_crtc *crtc,
5cec258b 102 const struct intel_crtc_state *pipe_config);
d288f65f 103static void chv_prepare_pll(struct intel_crtc *crtc,
5cec258b 104 const struct intel_crtc_state *pipe_config);
613d2b27
ML		 105static void intel_begin_crtc_commit(struct drm_crtc *, struct drm_crtc_state *);
106static void intel_finish_crtc_commit(struct drm_crtc *, struct drm_crtc_state *);
549e2bfb
CK		 107static void skl_init_scalers(struct drm_device *dev, struct intel_crtc *intel_crtc,
108 struct intel_crtc_state *crtc_state);
5ab7b0b7
ID		 109static int i9xx_get_refclk(const struct intel_crtc_state *crtc_state,
110 int num_connectors);
043e9bda 111static void intel_modeset_setup_hw_state(struct drm_device *dev);
e7457a9a 112
79e53945 113typedef struct {
0206e353 114 int min, max;
79e53945
JB		 115} intel_range_t;
116
117typedef struct {
0206e353
AJ		 118 int dot_limit;
119 int p2_slow, p2_fast;
79e53945
JB		 120} intel_p2_t;
121
d4906093
ML		 122typedef struct intel_limit intel_limit_t;
123struct intel_limit {
0206e353
AJ		 124 intel_range_t dot, vco, n, m, m1, m2, p, p1;
125 intel_p2_t p2;
d4906093 126};
79e53945 127
d2acd215
DV		 128int
129intel_pch_rawclk(struct drm_device *dev)
130{
131 struct drm_i915_private *dev_priv = dev->dev_private;
132
133 WARN_ON(!HAS_PCH_SPLIT(dev));
134
135 return I915_READ(PCH_RAWCLK_FREQ) & RAWCLK_FREQ_MASK;
136}
137
79e50a4f
JN		 138/* hrawclock is 1/4 the FSB frequency */
139int intel_hrawclk(struct drm_device *dev)
140{
141 struct drm_i915_private *dev_priv = dev->dev_private;
142 uint32_t clkcfg;
143
144 /* There is no CLKCFG reg in Valleyview. VLV hrawclk is 200 MHz */
145 if (IS_VALLEYVIEW(dev))
146 return 200;
147
148 clkcfg = I915_READ(CLKCFG);
149 switch (clkcfg & CLKCFG_FSB_MASK) {
150 case CLKCFG_FSB_400:
151 return 100;
152 case CLKCFG_FSB_533:
153 return 133;
154 case CLKCFG_FSB_667:
155 return 166;
156 case CLKCFG_FSB_800:
157 return 200;
158 case CLKCFG_FSB_1067:
159 return 266;
160 case CLKCFG_FSB_1333:
161 return 333;
162 /* these two are just a guess; one of them might be right */
163 case CLKCFG_FSB_1600:
164 case CLKCFG_FSB_1600_ALT:
165 return 400;
166 default:
167 return 133;
168 }
169}
170
021357ac
CW		 171static inline u32 /* units of 100MHz */
172intel_fdi_link_freq(struct drm_device *dev)
173{
8b99e68c
CW		 174 if (IS_GEN5(dev)) {
175 struct drm_i915_private *dev_priv = dev->dev_private;
176 return (I915_READ(FDI_PLL_BIOS_0) & FDI_PLL_FB_CLOCK_MASK) + 2;
177 } else
178 return 27;
021357ac
CW		 179}
180
5d536e28 181static const intel_limit_t intel_limits_i8xx_dac = {
0206e353 182 .dot = { .min = 25000, .max = 350000 },
9c333719 183 .vco = { .min = 908000, .max = 1512000 },
91dbe5fb 184 .n = { .min = 2, .max = 16 },
0206e353
AJ		 185 .m = { .min = 96, .max = 140 },
186 .m1 = { .min = 18, .max = 26 },
187 .m2 = { .min = 6, .max = 16 },
188 .p = { .min = 4, .max = 128 },
189 .p1 = { .min = 2, .max = 33 },
273e27ca
EA		 190 .p2 = { .dot_limit = 165000,
191 .p2_slow = 4, .p2_fast = 2 },
e4b36699
KP		 192};
193
5d536e28
DV		 194static const intel_limit_t intel_limits_i8xx_dvo = {
195 .dot = { .min = 25000, .max = 350000 },
9c333719 196 .vco = { .min = 908000, .max = 1512000 },
91dbe5fb 197 .n = { .min = 2, .max = 16 },
5d536e28
DV		 198 .m = { .min = 96, .max = 140 },
199 .m1 = { .min = 18, .max = 26 },
200 .m2 = { .min = 6, .max = 16 },
201 .p = { .min = 4, .max = 128 },
202 .p1 = { .min = 2, .max = 33 },
203 .p2 = { .dot_limit = 165000,
204 .p2_slow = 4, .p2_fast = 4 },
205};
206
e4b36699 207static const intel_limit_t intel_limits_i8xx_lvds = {
0206e353 208 .dot = { .min = 25000, .max = 350000 },
9c333719 209 .vco = { .min = 908000, .max = 1512000 },
91dbe5fb 210 .n = { .min = 2, .max = 16 },
0206e353
AJ		 211 .m = { .min = 96, .max = 140 },
212 .m1 = { .min = 18, .max = 26 },
213 .m2 = { .min = 6, .max = 16 },
214 .p = { .min = 4, .max = 128 },
215 .p1 = { .min = 1, .max = 6 },
273e27ca
EA		 216 .p2 = { .dot_limit = 165000,
217 .p2_slow = 14, .p2_fast = 7 },
e4b36699 218};
273e27ca 219
e4b36699 220static const intel_limit_t intel_limits_i9xx_sdvo = {
0206e353
AJ		 221 .dot = { .min = 20000, .max = 400000 },
222 .vco = { .min = 1400000, .max = 2800000 },
223 .n = { .min = 1, .max = 6 },
224 .m = { .min = 70, .max = 120 },
4f7dfb67
PJ		 225 .m1 = { .min = 8, .max = 18 },
226 .m2 = { .min = 3, .max = 7 },
0206e353
AJ		 227 .p = { .min = 5, .max = 80 },
228 .p1 = { .min = 1, .max = 8 },
273e27ca
EA		 229 .p2 = { .dot_limit = 200000,
230 .p2_slow = 10, .p2_fast = 5 },
e4b36699
KP		 231};
232
233static const intel_limit_t intel_limits_i9xx_lvds = {
0206e353
AJ		 234 .dot = { .min = 20000, .max = 400000 },
235 .vco = { .min = 1400000, .max = 2800000 },
236 .n = { .min = 1, .max = 6 },
237 .m = { .min = 70, .max = 120 },
53a7d2d1
PJ		 238 .m1 = { .min = 8, .max = 18 },
239 .m2 = { .min = 3, .max = 7 },
0206e353
AJ		 240 .p = { .min = 7, .max = 98 },
241 .p1 = { .min = 1, .max = 8 },
273e27ca
EA		 242 .p2 = { .dot_limit = 112000,
243 .p2_slow = 14, .p2_fast = 7 },
e4b36699
KP		 244};
245
273e27ca 246
e4b36699 247static const intel_limit_t intel_limits_g4x_sdvo = {
273e27ca
EA		 248 .dot = { .min = 25000, .max = 270000 },
249 .vco = { .min = 1750000, .max = 3500000},
250 .n = { .min = 1, .max = 4 },
251 .m = { .min = 104, .max = 138 },
252 .m1 = { .min = 17, .max = 23 },
253 .m2 = { .min = 5, .max = 11 },
254 .p = { .min = 10, .max = 30 },
255 .p1 = { .min = 1, .max = 3},
256 .p2 = { .dot_limit = 270000,
257 .p2_slow = 10,
258 .p2_fast = 10
044c7c41 259 },
e4b36699
KP		 260};
261
262static const intel_limit_t intel_limits_g4x_hdmi = {
273e27ca
EA		 263 .dot = { .min = 22000, .max = 400000 },
264 .vco = { .min = 1750000, .max = 3500000},
265 .n = { .min = 1, .max = 4 },
266 .m = { .min = 104, .max = 138 },
267 .m1 = { .min = 16, .max = 23 },
268 .m2 = { .min = 5, .max = 11 },
269 .p = { .min = 5, .max = 80 },
270 .p1 = { .min = 1, .max = 8},
271 .p2 = { .dot_limit = 165000,
272 .p2_slow = 10, .p2_fast = 5 },
e4b36699
KP		 273};
274
275static const intel_limit_t intel_limits_g4x_single_channel_lvds = {
273e27ca
EA		 276 .dot = { .min = 20000, .max = 115000 },
277 .vco = { .min = 1750000, .max = 3500000 },
278 .n = { .min = 1, .max = 3 },
279 .m = { .min = 104, .max = 138 },
280 .m1 = { .min = 17, .max = 23 },
281 .m2 = { .min = 5, .max = 11 },
282 .p = { .min = 28, .max = 112 },
283 .p1 = { .min = 2, .max = 8 },
284 .p2 = { .dot_limit = 0,
285 .p2_slow = 14, .p2_fast = 14
044c7c41 286 },
e4b36699
KP		 287};
288
289static const intel_limit_t intel_limits_g4x_dual_channel_lvds = {
273e27ca
EA		 290 .dot = { .min = 80000, .max = 224000 },
291 .vco = { .min = 1750000, .max = 3500000 },
292 .n = { .min = 1, .max = 3 },
293 .m = { .min = 104, .max = 138 },
294 .m1 = { .min = 17, .max = 23 },
295 .m2 = { .min = 5, .max = 11 },
296 .p = { .min = 14, .max = 42 },
297 .p1 = { .min = 2, .max = 6 },
298 .p2 = { .dot_limit = 0,
299 .p2_slow = 7, .p2_fast = 7
044c7c41 300 },
e4b36699
KP		 301};
302
f2b115e6 303static const intel_limit_t intel_limits_pineview_sdvo = {
0206e353
AJ		 304 .dot = { .min = 20000, .max = 400000},
305 .vco = { .min = 1700000, .max = 3500000 },
273e27ca 306 /* Pineview's Ncounter is a ring counter */
0206e353
AJ		 307 .n = { .min = 3, .max = 6 },
308 .m = { .min = 2, .max = 256 },
273e27ca 309 /* Pineview only has one combined m divider, which we treat as m2. */
0206e353
AJ		 310 .m1 = { .min = 0, .max = 0 },
311 .m2 = { .min = 0, .max = 254 },
312 .p = { .min = 5, .max = 80 },
313 .p1 = { .min = 1, .max = 8 },
273e27ca
EA		 314 .p2 = { .dot_limit = 200000,
315 .p2_slow = 10, .p2_fast = 5 },
e4b36699
KP		 316};
317
f2b115e6 318static const intel_limit_t intel_limits_pineview_lvds = {
0206e353
AJ		 319 .dot = { .min = 20000, .max = 400000 },
320 .vco = { .min = 1700000, .max = 3500000 },
321 .n = { .min = 3, .max = 6 },
322 .m = { .min = 2, .max = 256 },
323 .m1 = { .min = 0, .max = 0 },
324 .m2 = { .min = 0, .max = 254 },
325 .p = { .min = 7, .max = 112 },
326 .p1 = { .min = 1, .max = 8 },
273e27ca
EA		 327 .p2 = { .dot_limit = 112000,
328 .p2_slow = 14, .p2_fast = 14 },
e4b36699
KP		 329};
330
273e27ca
EA		 331/* Ironlake / Sandybridge
332 *
333 * We calculate clock using (register_value + 2) for N/M1/M2, so here
334 * the range value for them is (actual_value - 2).
335 */
b91ad0ec 336static const intel_limit_t intel_limits_ironlake_dac = {
273e27ca
EA		 337 .dot = { .min = 25000, .max = 350000 },
338 .vco = { .min = 1760000, .max = 3510000 },
339 .n = { .min = 1, .max = 5 },
340 .m = { .min = 79, .max = 127 },
341 .m1 = { .min = 12, .max = 22 },
342 .m2 = { .min = 5, .max = 9 },
343 .p = { .min = 5, .max = 80 },
344 .p1 = { .min = 1, .max = 8 },
345 .p2 = { .dot_limit = 225000,
346 .p2_slow = 10, .p2_fast = 5 },
e4b36699
KP		 347};
348
b91ad0ec 349static const intel_limit_t intel_limits_ironlake_single_lvds = {
273e27ca
EA		 350 .dot = { .min = 25000, .max = 350000 },
351 .vco = { .min = 1760000, .max = 3510000 },
352 .n = { .min = 1, .max = 3 },
353 .m = { .min = 79, .max = 118 },
354 .m1 = { .min = 12, .max = 22 },
355 .m2 = { .min = 5, .max = 9 },
356 .p = { .min = 28, .max = 112 },
357 .p1 = { .min = 2, .max = 8 },
358 .p2 = { .dot_limit = 225000,
359 .p2_slow = 14, .p2_fast = 14 },
b91ad0ec
ZW		 360};
361
362static const intel_limit_t intel_limits_ironlake_dual_lvds = {
273e27ca
EA		 363 .dot = { .min = 25000, .max = 350000 },
364 .vco = { .min = 1760000, .max = 3510000 },
365 .n = { .min = 1, .max = 3 },
366 .m = { .min = 79, .max = 127 },
367 .m1 = { .min = 12, .max = 22 },
368 .m2 = { .min = 5, .max = 9 },
369 .p = { .min = 14, .max = 56 },
370 .p1 = { .min = 2, .max = 8 },
371 .p2 = { .dot_limit = 225000,
372 .p2_slow = 7, .p2_fast = 7 },
b91ad0ec
ZW		 373};
374
273e27ca 375/* LVDS 100mhz refclk limits. */
b91ad0ec 376static const intel_limit_t intel_limits_ironlake_single_lvds_100m = {
273e27ca
EA		 377 .dot = { .min = 25000, .max = 350000 },
378 .vco = { .min = 1760000, .max = 3510000 },
379 .n = { .min = 1, .max = 2 },
380 .m = { .min = 79, .max = 126 },
381 .m1 = { .min = 12, .max = 22 },
382 .m2 = { .min = 5, .max = 9 },
383 .p = { .min = 28, .max = 112 },
0206e353 384 .p1 = { .min = 2, .max = 8 },
273e27ca
EA		 385 .p2 = { .dot_limit = 225000,
386 .p2_slow = 14, .p2_fast = 14 },
b91ad0ec
ZW		 387};
388
389static const intel_limit_t intel_limits_ironlake_dual_lvds_100m = {
273e27ca
EA		 390 .dot = { .min = 25000, .max = 350000 },
391 .vco = { .min = 1760000, .max = 3510000 },
392 .n = { .min = 1, .max = 3 },
393 .m = { .min = 79, .max = 126 },
394 .m1 = { .min = 12, .max = 22 },
395 .m2 = { .min = 5, .max = 9 },
396 .p = { .min = 14, .max = 42 },
0206e353 397 .p1 = { .min = 2, .max = 6 },
273e27ca
EA		 398 .p2 = { .dot_limit = 225000,
399 .p2_slow = 7, .p2_fast = 7 },
4547668a
ZY		 400};
401
dc730512 402static const intel_limit_t intel_limits_vlv = {
f01b7962
VS		 403 /*
404 * These are the data rate limits (measured in fast clocks)
405 * since those are the strictest limits we have. The fast
406 * clock and actual rate limits are more relaxed, so checking
407 * them would make no difference.
408 */
409 .dot = { .min = 25000 * 5, .max = 270000 * 5 },
75e53986 410 .vco = { .min = 4000000, .max = 6000000 },
a0c4da24 411 .n = { .min = 1, .max = 7 },
a0c4da24
JB		 412 .m1 = { .min = 2, .max = 3 },
413 .m2 = { .min = 11, .max = 156 },
b99ab663 414 .p1 = { .min = 2, .max = 3 },
5fdc9c49 415 .p2 = { .p2_slow = 2, .p2_fast = 20 }, /* slow=min, fast=max */
a0c4da24
JB		 416};
417
ef9348c8
CML		 418static const intel_limit_t intel_limits_chv = {
419 /*
420 * These are the data rate limits (measured in fast clocks)
421 * since those are the strictest limits we have. The fast
422 * clock and actual rate limits are more relaxed, so checking
423 * them would make no difference.
424 */
425 .dot = { .min = 25000 * 5, .max = 540000 * 5},
17fe1021 426 .vco = { .min = 4800000, .max = 6480000 },
ef9348c8
CML		 427 .n = { .min = 1, .max = 1 },
428 .m1 = { .min = 2, .max = 2 },
429 .m2 = { .min = 24 << 22, .max = 175 << 22 },
430 .p1 = { .min = 2, .max = 4 },
431 .p2 = { .p2_slow = 1, .p2_fast = 14 },
432};
433
5ab7b0b7
ID		 434static const intel_limit_t intel_limits_bxt = {
435 /* FIXME: find real dot limits */
436 .dot = { .min = 0, .max = INT_MAX },
e6292556 437 .vco = { .min = 4800000, .max = 6700000 },
5ab7b0b7
ID		 438 .n = { .min = 1, .max = 1 },
439 .m1 = { .min = 2, .max = 2 },
440 /* FIXME: find real m2 limits */
441 .m2 = { .min = 2 << 22, .max = 255 << 22 },
442 .p1 = { .min = 2, .max = 4 },
443 .p2 = { .p2_slow = 1, .p2_fast = 20 },
444};
445
cdba954e
ACO		 446static bool
447needs_modeset(struct drm_crtc_state *state)
448{
fc596660 449 return drm_atomic_crtc_needs_modeset(state);
cdba954e
ACO		 450}
451
e0638cdf
PZ		 452/**
453 * Returns whether any output on the specified pipe is of the specified type
454 */
4093561b 455bool intel_pipe_has_type(struct intel_crtc *crtc, enum intel_output_type type)
e0638cdf 456{
409ee761 457 struct drm_device *dev = crtc->base.dev;
e0638cdf
PZ		 458 struct intel_encoder *encoder;
459
409ee761 460 for_each_encoder_on_crtc(dev, &crtc->base, encoder)
e0638cdf
PZ		 461 if (encoder->type == type)
462 return true;
463
464 return false;
465}
466
d0737e1d
ACO		 467/**
468 * Returns whether any output on the specified pipe will have the specified
469 * type after a staged modeset is complete, i.e., the same as
470 * intel_pipe_has_type() but looking at encoder->new_crtc instead of
471 * encoder->crtc.
472 */
a93e255f
ACO		 473static bool intel_pipe_will_have_type(const struct intel_crtc_state *crtc_state,
474 int type)
d0737e1d 475{
a93e255f 476 struct drm_atomic_state *state = crtc_state->base.state;
da3ced29 477 struct drm_connector *connector;
a93e255f 478 struct drm_connector_state *connector_state;
d0737e1d 479 struct intel_encoder *encoder;
a93e255f
ACO		 480 int i, num_connectors = 0;
481
da3ced29 482 for_each_connector_in_state(state, connector, connector_state, i) {
a93e255f
ACO		 483 if (connector_state->crtc != crtc_state->base.crtc)
484 continue;
485
486 num_connectors++;
d0737e1d 487
a93e255f
ACO		 488 encoder = to_intel_encoder(connector_state->best_encoder);
489 if (encoder->type == type)
d0737e1d 490 return true;
a93e255f
ACO		 491 }
492
493 WARN_ON(num_connectors == 0);
d0737e1d
ACO		 494
495 return false;
496}
497
a93e255f
ACO		 498static const intel_limit_t *
499intel_ironlake_limit(struct intel_crtc_state *crtc_state, int refclk)
2c07245f 500{
a93e255f 501 struct drm_device *dev = crtc_state->base.crtc->dev;
2c07245f 502 const intel_limit_t *limit;
b91ad0ec 503
a93e255f 504 if (intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_LVDS)) {
1974cad0 505 if (intel_is_dual_link_lvds(dev)) {
1b894b59 506 if (refclk == 100000)
b91ad0ec
ZW		 507 limit = &intel_limits_ironlake_dual_lvds_100m;
508 else
509 limit = &intel_limits_ironlake_dual_lvds;
510 } else {
1b894b59 511 if (refclk == 100000)
b91ad0ec
ZW		 512 limit = &intel_limits_ironlake_single_lvds_100m;
513 else
514 limit = &intel_limits_ironlake_single_lvds;
515 }
c6bb3538 516 } else
b91ad0ec 517 limit = &intel_limits_ironlake_dac;
2c07245f
ZW		 518
519 return limit;
520}
521
a93e255f
ACO		 522static const intel_limit_t *
523intel_g4x_limit(struct intel_crtc_state *crtc_state)
044c7c41 524{
a93e255f 525 struct drm_device *dev = crtc_state->base.crtc->dev;
044c7c41
ML		 526 const intel_limit_t *limit;
527
a93e255f 528 if (intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_LVDS)) {
1974cad0 529 if (intel_is_dual_link_lvds(dev))
e4b36699 530 limit = &intel_limits_g4x_dual_channel_lvds;
044c7c41 531 else
e4b36699 532 limit = &intel_limits_g4x_single_channel_lvds;
a93e255f
ACO		 533 } else if (intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_HDMI) ||
534 intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_ANALOG)) {
e4b36699 535 limit = &intel_limits_g4x_hdmi;
a93e255f 536 } else if (intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_SDVO)) {
e4b36699 537 limit = &intel_limits_g4x_sdvo;
044c7c41 538 } else /* The option is for other outputs */
e4b36699 539 limit = &intel_limits_i9xx_sdvo;
044c7c41
ML		 540
541 return limit;
542}
543
a93e255f
ACO		 544static const intel_limit_t *
545intel_limit(struct intel_crtc_state *crtc_state, int refclk)
79e53945 546{
a93e255f 547 struct drm_device *dev = crtc_state->base.crtc->dev;
79e53945
JB		 548 const intel_limit_t *limit;
549
5ab7b0b7
ID		 550 if (IS_BROXTON(dev))
551 limit = &intel_limits_bxt;
552 else if (HAS_PCH_SPLIT(dev))
a93e255f 553 limit = intel_ironlake_limit(crtc_state, refclk);
2c07245f 554 else if (IS_G4X(dev)) {
a93e255f 555 limit = intel_g4x_limit(crtc_state);
f2b115e6 556 } else if (IS_PINEVIEW(dev)) {
a93e255f 557 if (intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_LVDS))
f2b115e6 558 limit = &intel_limits_pineview_lvds;
2177832f 559 else
f2b115e6 560 limit = &intel_limits_pineview_sdvo;
ef9348c8
CML		 561 } else if (IS_CHERRYVIEW(dev)) {
562 limit = &intel_limits_chv;
a0c4da24 563 } else if (IS_VALLEYVIEW(dev)) {
dc730512 564 limit = &intel_limits_vlv;
a6c45cf0 565 } else if (!IS_GEN2(dev)) {
a93e255f 566 if (intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_LVDS))
a6c45cf0
CW		 567 limit = &intel_limits_i9xx_lvds;
568 else
569 limit = &intel_limits_i9xx_sdvo;
79e53945 570 } else {
a93e255f 571 if (intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_LVDS))
e4b36699 572 limit = &intel_limits_i8xx_lvds;
a93e255f 573 else if (intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_DVO))
e4b36699 574 limit = &intel_limits_i8xx_dvo;
5d536e28
DV		 575 else
576 limit = &intel_limits_i8xx_dac;
79e53945
JB		 577 }
578 return limit;
579}
580
dccbea3b
ID		 581/*
582 * Platform specific helpers to calculate the port PLL loopback- (clock.m),
583 * and post-divider (clock.p) values, pre- (clock.vco) and post-divided fast
584 * (clock.dot) clock rates. This fast dot clock is fed to the port's IO logic.
585 * The helpers' return value is the rate of the clock that is fed to the
586 * display engine's pipe which can be the above fast dot clock rate or a
587 * divided-down version of it.
588 */
f2b115e6 589/* m1 is reserved as 0 in Pineview, n is a ring counter */
dccbea3b 590static int pnv_calc_dpll_params(int refclk, intel_clock_t *clock)
79e53945 591{
2177832f
SL		 592 clock->m = clock->m2 + 2;
593 clock->p = clock->p1 * clock->p2;
ed5ca77e 594 if (WARN_ON(clock->n == 0 || clock->p == 0))
dccbea3b 595 return 0;
fb03ac01
VS		 596 clock->vco = DIV_ROUND_CLOSEST(refclk * clock->m, clock->n);
597 clock->dot = DIV_ROUND_CLOSEST(clock->vco, clock->p);
dccbea3b
ID		 598
599 return clock->dot;
2177832f
SL		 600}
601
7429e9d4
DV		 602static uint32_t i9xx_dpll_compute_m(struct dpll *dpll)
603{
604 return 5 * (dpll->m1 + 2) + (dpll->m2 + 2);
605}
606
dccbea3b 607static int i9xx_calc_dpll_params(int refclk, intel_clock_t *clock)
2177832f 608{
7429e9d4 609 clock->m = i9xx_dpll_compute_m(clock);
79e53945 610 clock->p = clock->p1 * clock->p2;
ed5ca77e 611 if (WARN_ON(clock->n + 2 == 0 || clock->p == 0))
dccbea3b 612 return 0;
fb03ac01
VS		 613 clock->vco = DIV_ROUND_CLOSEST(refclk * clock->m, clock->n + 2);
614 clock->dot = DIV_ROUND_CLOSEST(clock->vco, clock->p);
dccbea3b
ID		 615
616 return clock->dot;
79e53945
JB		 617}
618
dccbea3b 619static int vlv_calc_dpll_params(int refclk, intel_clock_t *clock)
589eca67
ID		 620{
621 clock->m = clock->m1 * clock->m2;
622 clock->p = clock->p1 * clock->p2;
623 if (WARN_ON(clock->n == 0 || clock->p == 0))
dccbea3b 624 return 0;
589eca67
ID		 625 clock->vco = DIV_ROUND_CLOSEST(refclk * clock->m, clock->n);
626 clock->dot = DIV_ROUND_CLOSEST(clock->vco, clock->p);
dccbea3b
ID		 627
628 return clock->dot / 5;
589eca67
ID		 629}
630
dccbea3b 631int chv_calc_dpll_params(int refclk, intel_clock_t *clock)
ef9348c8
CML		 632{
633 clock->m = clock->m1 * clock->m2;
634 clock->p = clock->p1 * clock->p2;
635 if (WARN_ON(clock->n == 0 || clock->p == 0))
dccbea3b 636 return 0;
ef9348c8
CML		 637 clock->vco = DIV_ROUND_CLOSEST_ULL((uint64_t)refclk * clock->m,
638 clock->n << 22);
639 clock->dot = DIV_ROUND_CLOSEST(clock->vco, clock->p);
dccbea3b
ID		 640
641 return clock->dot / 5;
ef9348c8
CML		 642}
643
7c04d1d9 644#define INTELPllInvalid(s) do { /* DRM_DEBUG(s); */ return false; } while (0)
79e53945
JB		 645/**
646 * Returns whether the given set of divisors are valid for a given refclk with
647 * the given connectors.
648 */
649
1b894b59
CW		 650static bool intel_PLL_is_valid(struct drm_device *dev,
651 const intel_limit_t *limit,
652 const intel_clock_t *clock)
79e53945 653{
f01b7962
VS		 654 if (clock->n < limit->n.min || limit->n.max < clock->n)
655 INTELPllInvalid("n out of range\n");
79e53945 656 if (clock->p1 < limit->p1.min || limit->p1.max < clock->p1)
0206e353 657 INTELPllInvalid("p1 out of range\n");
79e53945 658 if (clock->m2 < limit->m2.min || limit->m2.max < clock->m2)
0206e353 659 INTELPllInvalid("m2 out of range\n");
79e53945 660 if (clock->m1 < limit->m1.min || limit->m1.max < clock->m1)
0206e353 661 INTELPllInvalid("m1 out of range\n");
f01b7962 662
5ab7b0b7 663 if (!IS_PINEVIEW(dev) && !IS_VALLEYVIEW(dev) && !IS_BROXTON(dev))
f01b7962
VS		 664 if (clock->m1 <= clock->m2)
665 INTELPllInvalid("m1 <= m2\n");
666
5ab7b0b7 667 if (!IS_VALLEYVIEW(dev) && !IS_BROXTON(dev)) {
f01b7962
VS		 668 if (clock->p < limit->p.min || limit->p.max < clock->p)
669 INTELPllInvalid("p out of range\n");
670 if (clock->m < limit->m.min || limit->m.max < clock->m)
671 INTELPllInvalid("m out of range\n");
672 }
673
79e53945 674 if (clock->vco < limit->vco.min || limit->vco.max < clock->vco)
0206e353 675 INTELPllInvalid("vco out of range\n");
79e53945
JB		 676 /* XXX: We may need to be checking "Dot clock" depending on the multiplier,
677 * connector, etc., rather than just a single range.
678 */
679 if (clock->dot < limit->dot.min || limit->dot.max < clock->dot)
0206e353 680 INTELPllInvalid("dot out of range\n");
79e53945
JB		 681
682 return true;
683}
684
3b1429d9
VS		 685static int
686i9xx_select_p2_div(const intel_limit_t *limit,
687 const struct intel_crtc_state *crtc_state,
688 int target)
79e53945 689{
3b1429d9 690 struct drm_device *dev = crtc_state->base.crtc->dev;
79e53945 691
a93e255f 692 if (intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_LVDS)) {
79e53945 693 /*
a210b028
DV		 694 * For LVDS just rely on its current settings for dual-channel.
695 * We haven't figured out how to reliably set up different
696 * single/dual channel state, if we even can.
79e53945 697 */
1974cad0 698 if (intel_is_dual_link_lvds(dev))
3b1429d9 699 return limit->p2.p2_fast;
79e53945 700 else
3b1429d9 701 return limit->p2.p2_slow;
79e53945
JB		 702 } else {
703 if (target < limit->p2.dot_limit)
3b1429d9 704 return limit->p2.p2_slow;
79e53945 705 else
3b1429d9 706 return limit->p2.p2_fast;
79e53945 707 }
3b1429d9
VS		 708}
709
710static bool
711i9xx_find_best_dpll(const intel_limit_t *limit,
712 struct intel_crtc_state *crtc_state,
713 int target, int refclk, intel_clock_t *match_clock,
714 intel_clock_t *best_clock)
715{
716 struct drm_device *dev = crtc_state->base.crtc->dev;
717 intel_clock_t clock;
718 int err = target;
79e53945 719
0206e353 720 memset(best_clock, 0, sizeof(*best_clock));
79e53945 721
3b1429d9
VS		 722 clock.p2 = i9xx_select_p2_div(limit, crtc_state, target);
723
42158660
ZY		 724 for (clock.m1 = limit->m1.min; clock.m1 <= limit->m1.max;
725 clock.m1++) {
726 for (clock.m2 = limit->m2.min;
727 clock.m2 <= limit->m2.max; clock.m2++) {
c0efc387 728 if (clock.m2 >= clock.m1)
42158660
ZY		 729 break;
730 for (clock.n = limit->n.min;
731 clock.n <= limit->n.max; clock.n++) {
732 for (clock.p1 = limit->p1.min;
733 clock.p1 <= limit->p1.max; clock.p1++) {
79e53945
JB		 734 int this_err;
735
dccbea3b 736 i9xx_calc_dpll_params(refclk, &clock);
ac58c3f0
DV		 737 if (!intel_PLL_is_valid(dev, limit,
738 &clock))
739 continue;
740 if (match_clock &&
741 clock.p != match_clock->p)
742 continue;
743
744 this_err = abs(clock.dot - target);
745 if (this_err < err) {
746 *best_clock = clock;
747 err = this_err;
748 }
749 }
750 }
751 }
752 }
753
754 return (err != target);
755}
756
757static bool
a93e255f
ACO		 758pnv_find_best_dpll(const intel_limit_t *limit,
759 struct intel_crtc_state *crtc_state,
ee9300bb
DV		 760 int target, int refclk, intel_clock_t *match_clock,
761 intel_clock_t *best_clock)
79e53945 762{
3b1429d9 763 struct drm_device *dev = crtc_state->base.crtc->dev;
79e53945 764 intel_clock_t clock;
79e53945
JB		 765 int err = target;
766
0206e353 767 memset(best_clock, 0, sizeof(*best_clock));
79e53945 768
3b1429d9
VS		 769 clock.p2 = i9xx_select_p2_div(limit, crtc_state, target);
770
42158660
ZY		 771 for (clock.m1 = limit->m1.min; clock.m1 <= limit->m1.max;
772 clock.m1++) {
773 for (clock.m2 = limit->m2.min;
774 clock.m2 <= limit->m2.max; clock.m2++) {
42158660
ZY		 775 for (clock.n = limit->n.min;
776 clock.n <= limit->n.max; clock.n++) {
777 for (clock.p1 = limit->p1.min;
778 clock.p1 <= limit->p1.max; clock.p1++) {
79e53945
JB		 779 int this_err;
780
dccbea3b 781 pnv_calc_dpll_params(refclk, &clock);
1b894b59
CW		 782 if (!intel_PLL_is_valid(dev, limit,
783 &clock))
79e53945 784 continue;
cec2f356
SP		 785 if (match_clock &&
786 clock.p != match_clock->p)
787 continue;
79e53945
JB		 788
789 this_err = abs(clock.dot - target);
790 if (this_err < err) {
791 *best_clock = clock;
792 err = this_err;
793 }
794 }
795 }
796 }
797 }
798
799 return (err != target);
800}
801
d4906093 802static bool
a93e255f
ACO		 803g4x_find_best_dpll(const intel_limit_t *limit,
804 struct intel_crtc_state *crtc_state,
ee9300bb
DV		 805 int target, int refclk, intel_clock_t *match_clock,
806 intel_clock_t *best_clock)
d4906093 807{
3b1429d9 808 struct drm_device *dev = crtc_state->base.crtc->dev;
d4906093
ML		 809 intel_clock_t clock;
810 int max_n;
3b1429d9 811 bool found = false;
6ba770dc
AJ		 812 /* approximately equals target * 0.00585 */
813 int err_most = (target >> 8) + (target >> 9);
d4906093
ML		 814
815 memset(best_clock, 0, sizeof(*best_clock));
3b1429d9
VS		 816
817 clock.p2 = i9xx_select_p2_div(limit, crtc_state, target);
818
d4906093 819 max_n = limit->n.max;
f77f13e2 820 /* based on hardware requirement, prefer smaller n to precision */
d4906093 821 for (clock.n = limit->n.min; clock.n <= max_n; clock.n++) {
f77f13e2 822 /* based on hardware requirement, prefere larger m1,m2 */
d4906093
ML		 823 for (clock.m1 = limit->m1.max;
824 clock.m1 >= limit->m1.min; clock.m1--) {
825 for (clock.m2 = limit->m2.max;
826 clock.m2 >= limit->m2.min; clock.m2--) {
827 for (clock.p1 = limit->p1.max;
828 clock.p1 >= limit->p1.min; clock.p1--) {
829 int this_err;
830
dccbea3b 831 i9xx_calc_dpll_params(refclk, &clock);
1b894b59
CW		 832 if (!intel_PLL_is_valid(dev, limit,
833 &clock))
d4906093 834 continue;
1b894b59
CW		 835
836 this_err = abs(clock.dot - target);
d4906093
ML		 837 if (this_err < err_most) {
838 *best_clock = clock;
839 err_most = this_err;
840 max_n = clock.n;
841 found = true;
842 }
843 }
844 }
845 }
846 }
2c07245f
ZW		 847 return found;
848}
849
d5dd62bd
ID		 850/*
851 * Check if the calculated PLL configuration is more optimal compared to the
852 * best configuration and error found so far. Return the calculated error.
853 */
854static bool vlv_PLL_is_optimal(struct drm_device *dev, int target_freq,
855 const intel_clock_t *calculated_clock,
856 const intel_clock_t *best_clock,
857 unsigned int best_error_ppm,
858 unsigned int *error_ppm)
859{
9ca3ba01
ID		 860 /*
861 * For CHV ignore the error and consider only the P value.
862 * Prefer a bigger P value based on HW requirements.
863 */
864 if (IS_CHERRYVIEW(dev)) {
865 *error_ppm = 0;
866
867 return calculated_clock->p > best_clock->p;
868 }
869
24be4e46
ID		 870 if (WARN_ON_ONCE(!target_freq))
871 return false;
872
d5dd62bd
ID		 873 *error_ppm = div_u64(1000000ULL *
874 abs(target_freq - calculated_clock->dot),
875 target_freq);
876 /*
877 * Prefer a better P value over a better (smaller) error if the error
878 * is small. Ensure this preference for future configurations too by
879 * setting the error to 0.
880 */
881 if (*error_ppm < 100 && calculated_clock->p > best_clock->p) {
882 *error_ppm = 0;
883
884 return true;
885 }
886
887 return *error_ppm + 10 < best_error_ppm;
888}
889
a0c4da24 890static bool
a93e255f
ACO		 891vlv_find_best_dpll(const intel_limit_t *limit,
892 struct intel_crtc_state *crtc_state,
ee9300bb
DV		 893 int target, int refclk, intel_clock_t *match_clock,
894 intel_clock_t *best_clock)
a0c4da24 895{
a93e255f 896 struct intel_crtc *crtc = to_intel_crtc(crtc_state->base.crtc);
a919ff14 897 struct drm_device *dev = crtc->base.dev;
6b4bf1c4 898 intel_clock_t clock;
69e4f900 899 unsigned int bestppm = 1000000;
27e639bf
VS		 900 /* min update 19.2 MHz */
901 int max_n = min(limit->n.max, refclk / 19200);
49e497ef 902 bool found = false;
a0c4da24 903
6b4bf1c4
VS		 904 target *= 5; /* fast clock */
905
906 memset(best_clock, 0, sizeof(*best_clock));
a0c4da24
JB		 907
908 /* based on hardware requirement, prefer smaller n to precision */
27e639bf 909 for (clock.n = limit->n.min; clock.n <= max_n; clock.n++) {
811bbf05 910 for (clock.p1 = limit->p1.max; clock.p1 >= limit->p1.min; clock.p1--) {
889059d8 911 for (clock.p2 = limit->p2.p2_fast; clock.p2 >= limit->p2.p2_slow;
c1a9ae43 912 clock.p2 -= clock.p2 > 10 ? 2 : 1) {
6b4bf1c4 913 clock.p = clock.p1 * clock.p2;
a0c4da24 914 /* based on hardware requirement, prefer bigger m1,m2 values */
6b4bf1c4 915 for (clock.m1 = limit->m1.min; clock.m1 <= limit->m1.max; clock.m1++) {
d5dd62bd 916 unsigned int ppm;
69e4f900 917
6b4bf1c4
VS		 918 clock.m2 = DIV_ROUND_CLOSEST(target * clock.p * clock.n,
919 refclk * clock.m1);
920
dccbea3b 921 vlv_calc_dpll_params(refclk, &clock);
43b0ac53 922
f01b7962
VS		 923 if (!intel_PLL_is_valid(dev, limit,
924 &clock))
43b0ac53
VS		 925 continue;
926
d5dd62bd
ID		 927 if (!vlv_PLL_is_optimal(dev, target,
928 &clock,
929 best_clock,
930 bestppm, &ppm))
931 continue;
6b4bf1c4 932
d5dd62bd
ID		 933 *best_clock = clock;
934 bestppm = ppm;
935 found = true;
a0c4da24
JB		 936 }
937 }
938 }
939 }
a0c4da24 940
49e497ef 941 return found;
a0c4da24 942}
a4fc5ed6 943
ef9348c8 944static bool
a93e255f
ACO		 945chv_find_best_dpll(const intel_limit_t *limit,
946 struct intel_crtc_state *crtc_state,
ef9348c8
CML		 947 int target, int refclk, intel_clock_t *match_clock,
948 intel_clock_t *best_clock)
949{
a93e255f 950 struct intel_crtc *crtc = to_intel_crtc(crtc_state->base.crtc);
a919ff14 951 struct drm_device *dev = crtc->base.dev;
9ca3ba01 952 unsigned int best_error_ppm;
ef9348c8
CML		 953 intel_clock_t clock;
954 uint64_t m2;
955 int found = false;
956
957 memset(best_clock, 0, sizeof(*best_clock));
9ca3ba01 958 best_error_ppm = 1000000;
ef9348c8
CML		 959
960 /*
961 * Based on hardware doc, the n always set to 1, and m1 always
962 * set to 2. If requires to support 200Mhz refclk, we need to
963 * revisit this because n may not 1 anymore.
964 */
965 clock.n = 1, clock.m1 = 2;
966 target *= 5; /* fast clock */
967
968 for (clock.p1 = limit->p1.max; clock.p1 >= limit->p1.min; clock.p1--) {
969 for (clock.p2 = limit->p2.p2_fast;
970 clock.p2 >= limit->p2.p2_slow;
971 clock.p2 -= clock.p2 > 10 ? 2 : 1) {
9ca3ba01 972 unsigned int error_ppm;
ef9348c8
CML		 973
974 clock.p = clock.p1 * clock.p2;
975
976 m2 = DIV_ROUND_CLOSEST_ULL(((uint64_t)target * clock.p *
977 clock.n) << 22, refclk * clock.m1);
978
979 if (m2 > INT_MAX/clock.m1)
980 continue;
981
982 clock.m2 = m2;
983
dccbea3b 984 chv_calc_dpll_params(refclk, &clock);
ef9348c8
CML		 985
986 if (!intel_PLL_is_valid(dev, limit, &clock))
987 continue;
988
9ca3ba01
ID		 989 if (!vlv_PLL_is_optimal(dev, target, &clock, best_clock,
990 best_error_ppm, &error_ppm))
991 continue;
992
993 *best_clock = clock;
994 best_error_ppm = error_ppm;
995 found = true;
ef9348c8
CML		 996 }
997 }
998
999 return found;
1000}
1001
5ab7b0b7
ID		 1002bool bxt_find_best_dpll(struct intel_crtc_state *crtc_state, int target_clock,
1003 intel_clock_t *best_clock)
1004{
1005 int refclk = i9xx_get_refclk(crtc_state, 0);
1006
1007 return chv_find_best_dpll(intel_limit(crtc_state, refclk), crtc_state,
1008 target_clock, refclk, NULL, best_clock);
1009}
1010
20ddf665
VS		 1011bool intel_crtc_active(struct drm_crtc *crtc)
1012{
1013 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
1014
1015 /* Be paranoid as we can arrive here with only partial
1016 * state retrieved from the hardware during setup.
1017 *
241bfc38 1018 * We can ditch the adjusted_mode.crtc_clock check as soon
20ddf665
VS		 1019 * as Haswell has gained clock readout/fastboot support.
1020 *
66e514c1 1021 * We can ditch the crtc->primary->fb check as soon as we can
20ddf665 1022 * properly reconstruct framebuffers.
c3d1f436
MR		 1023 *
1024 * FIXME: The intel_crtc->active here should be switched to
1025 * crtc->state->active once we have proper CRTC states wired up
1026 * for atomic.
20ddf665 1027 */
c3d1f436 1028 return intel_crtc->active && crtc->primary->state->fb &&
6e3c9717 1029 intel_crtc->config->base.adjusted_mode.crtc_clock;
20ddf665
VS		 1030}
1031
a5c961d1
PZ		 1032enum transcoder intel_pipe_to_cpu_transcoder(struct drm_i915_private *dev_priv,
1033 enum pipe pipe)
1034{
1035 struct drm_crtc *crtc = dev_priv->pipe_to_crtc_mapping[pipe];
1036 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
1037
6e3c9717 1038 return intel_crtc->config->cpu_transcoder;
a5c961d1
PZ		 1039}
1040
fbf49ea2
VS		 1041static bool pipe_dsl_stopped(struct drm_device *dev, enum pipe pipe)
1042{
1043 struct drm_i915_private *dev_priv = dev->dev_private;
1044 u32 reg = PIPEDSL(pipe);
1045 u32 line1, line2;
1046 u32 line_mask;
1047
1048 if (IS_GEN2(dev))
1049 line_mask = DSL_LINEMASK_GEN2;
1050 else
1051 line_mask = DSL_LINEMASK_GEN3;
1052
1053 line1 = I915_READ(reg) & line_mask;
6adfb1ef 1054 msleep(5);
fbf49ea2
VS		 1055 line2 = I915_READ(reg) & line_mask;
1056
1057 return line1 == line2;
1058}
1059
ab7ad7f6
KP		 1060/*
1061 * intel_wait_for_pipe_off - wait for pipe to turn off
575f7ab7 1062 * @crtc: crtc whose pipe to wait for
9d0498a2
JB		 1063 *
1064 * After disabling a pipe, we can't wait for vblank in the usual way,
1065 * spinning on the vblank interrupt status bit, since we won't actually
1066 * see an interrupt when the pipe is disabled.
1067 *
ab7ad7f6
KP		 1068 * On Gen4 and above:
1069 * wait for the pipe register state bit to turn off
1070 *
1071 * Otherwise:
1072 * wait for the display line value to settle (it usually
1073 * ends up stopping at the start of the next frame).
58e10eb9 1074 *
9d0498a2 1075 */
575f7ab7 1076static void intel_wait_for_pipe_off(struct intel_crtc *crtc)
9d0498a2 1077{
575f7ab7 1078 struct drm_device *dev = crtc->base.dev;
9d0498a2 1079 struct drm_i915_private *dev_priv = dev->dev_private;
6e3c9717 1080 enum transcoder cpu_transcoder = crtc->config->cpu_transcoder;
575f7ab7 1081 enum pipe pipe = crtc->pipe;
ab7ad7f6
KP		 1082
1083 if (INTEL_INFO(dev)->gen >= 4) {
702e7a56 1084 int reg = PIPECONF(cpu_transcoder);
ab7ad7f6
KP		 1085
1086 /* Wait for the Pipe State to go off */
58e10eb9
CW		 1087 if (wait_for((I915_READ(reg) & I965_PIPECONF_ACTIVE) == 0,
1088 100))
284637d9 1089 WARN(1, "pipe_off wait timed out\n");
ab7ad7f6 1090 } else {
ab7ad7f6 1091 /* Wait for the display line to settle */
fbf49ea2 1092 if (wait_for(pipe_dsl_stopped(dev, pipe), 100))
284637d9 1093 WARN(1, "pipe_off wait timed out\n");
ab7ad7f6 1094 }
79e53945
JB		 1095}
1096
b24e7179
JB		 1097static const char *state_string(bool enabled)
1098{
1099 return enabled ? "on" : "off";
1100}
1101
1102/* Only for pre-ILK configs */
55607e8a
DV		 1103void assert_pll(struct drm_i915_private *dev_priv,
1104 enum pipe pipe, bool state)
b24e7179
JB		 1105{
1106 int reg;
1107 u32 val;
1108 bool cur_state;
1109
1110 reg = DPLL(pipe);
1111 val = I915_READ(reg);
1112 cur_state = !!(val & DPLL_VCO_ENABLE);
e2c719b7 1113 I915_STATE_WARN(cur_state != state,
b24e7179
JB		 1114 "PLL state assertion failure (expected %s, current %s)\n",
1115 state_string(state), state_string(cur_state));
1116}
b24e7179 1117
23538ef1
JN		 1118/* XXX: the dsi pll is shared between MIPI DSI ports */
1119static void assert_dsi_pll(struct drm_i915_private *dev_priv, bool state)
1120{
1121 u32 val;
1122 bool cur_state;
1123
a580516d 1124 mutex_lock(&dev_priv->sb_lock);
23538ef1 1125 val = vlv_cck_read(dev_priv, CCK_REG_DSI_PLL_CONTROL);
a580516d 1126 mutex_unlock(&dev_priv->sb_lock);
23538ef1
JN		 1127
1128 cur_state = val & DSI_PLL_VCO_EN;
e2c719b7 1129 I915_STATE_WARN(cur_state != state,
23538ef1
JN		 1130 "DSI PLL state assertion failure (expected %s, current %s)\n",
1131 state_string(state), state_string(cur_state));
1132}
1133#define assert_dsi_pll_enabled(d) assert_dsi_pll(d, true)
1134#define assert_dsi_pll_disabled(d) assert_dsi_pll(d, false)
1135
55607e8a 1136struct intel_shared_dpll *
e2b78267
DV		 1137intel_crtc_to_shared_dpll(struct intel_crtc *crtc)
1138{
1139 struct drm_i915_private *dev_priv = crtc->base.dev->dev_private;
1140
6e3c9717 1141 if (crtc->config->shared_dpll < 0)
e2b78267
DV		 1142 return NULL;
1143
6e3c9717 1144 return &dev_priv->shared_dplls[crtc->config->shared_dpll];
e2b78267
DV		 1145}
1146
040484af 1147/* For ILK+ */
55607e8a
DV		 1148void assert_shared_dpll(struct drm_i915_private *dev_priv,
1149 struct intel_shared_dpll *pll,
1150 bool state)
040484af 1151{
040484af 1152 bool cur_state;
5358901f 1153 struct intel_dpll_hw_state hw_state;
040484af 1154
92b27b08 1155 if (WARN (!pll,
46edb027 1156 "asserting DPLL %s with no DPLL\n", state_string(state)))
ee7b9f93 1157 return;
ee7b9f93 1158
5358901f 1159 cur_state = pll->get_hw_state(dev_priv, pll, &hw_state);
e2c719b7 1160 I915_STATE_WARN(cur_state != state,
5358901f
DV		 1161 "%s assertion failure (expected %s, current %s)\n",
1162 pll->name, state_string(state), state_string(cur_state));
040484af 1163}
040484af
JB		 1164
1165static void assert_fdi_tx(struct drm_i915_private *dev_priv,
1166 enum pipe pipe, bool state)
1167{
1168 int reg;
1169 u32 val;
1170 bool cur_state;
ad80a810
PZ		 1171 enum transcoder cpu_transcoder = intel_pipe_to_cpu_transcoder(dev_priv,
1172 pipe);
040484af 1173
affa9354
PZ		 1174 if (HAS_DDI(dev_priv->dev)) {
1175 /* DDI does not have a specific FDI_TX register */
ad80a810 1176 reg = TRANS_DDI_FUNC_CTL(cpu_transcoder);
bf507ef7 1177 val = I915_READ(reg);
ad80a810 1178 cur_state = !!(val & TRANS_DDI_FUNC_ENABLE);
bf507ef7
ED		 1179 } else {
1180 reg = FDI_TX_CTL(pipe);
1181 val = I915_READ(reg);
1182 cur_state = !!(val & FDI_TX_ENABLE);
1183 }
e2c719b7 1184 I915_STATE_WARN(cur_state != state,
040484af
JB		 1185 "FDI TX state assertion failure (expected %s, current %s)\n",
1186 state_string(state), state_string(cur_state));
1187}
1188#define assert_fdi_tx_enabled(d, p) assert_fdi_tx(d, p, true)
1189#define assert_fdi_tx_disabled(d, p) assert_fdi_tx(d, p, false)
1190
1191static void assert_fdi_rx(struct drm_i915_private *dev_priv,
1192 enum pipe pipe, bool state)
1193{
1194 int reg;
1195 u32 val;
1196 bool cur_state;
1197
d63fa0dc
PZ		 1198 reg = FDI_RX_CTL(pipe);
1199 val = I915_READ(reg);
1200 cur_state = !!(val & FDI_RX_ENABLE);
e2c719b7 1201 I915_STATE_WARN(cur_state != state,
040484af
JB		 1202 "FDI RX state assertion failure (expected %s, current %s)\n",
1203 state_string(state), state_string(cur_state));
1204}
1205#define assert_fdi_rx_enabled(d, p) assert_fdi_rx(d, p, true)
1206#define assert_fdi_rx_disabled(d, p) assert_fdi_rx(d, p, false)
1207
1208static void assert_fdi_tx_pll_enabled(struct drm_i915_private *dev_priv,
1209 enum pipe pipe)
1210{
1211 int reg;
1212 u32 val;
1213
1214 /* ILK FDI PLL is always enabled */
3d13ef2e 1215 if (INTEL_INFO(dev_priv->dev)->gen == 5)
040484af
JB		 1216 return;
1217
bf507ef7 1218 /* On Haswell, DDI ports are responsible for the FDI PLL setup */
affa9354 1219 if (HAS_DDI(dev_priv->dev))
bf507ef7
ED		 1220 return;
1221
040484af
JB		 1222 reg = FDI_TX_CTL(pipe);
1223 val = I915_READ(reg);
e2c719b7 1224 I915_STATE_WARN(!(val & FDI_TX_PLL_ENABLE), "FDI TX PLL assertion failure, should be active but is disabled\n");
040484af
JB		 1225}
1226
55607e8a
DV		 1227void assert_fdi_rx_pll(struct drm_i915_private *dev_priv,
1228 enum pipe pipe, bool state)
040484af
JB		 1229{
1230 int reg;
1231 u32 val;
55607e8a 1232 bool cur_state;
040484af
JB		 1233
1234 reg = FDI_RX_CTL(pipe);
1235 val = I915_READ(reg);
55607e8a 1236 cur_state = !!(val & FDI_RX_PLL_ENABLE);
e2c719b7 1237 I915_STATE_WARN(cur_state != state,
55607e8a
DV		 1238 "FDI RX PLL assertion failure (expected %s, current %s)\n",
1239 state_string(state), state_string(cur_state));
040484af
JB		 1240}
1241
b680c37a
DV		 1242void assert_panel_unlocked(struct drm_i915_private *dev_priv,
1243 enum pipe pipe)
ea0760cf 1244{
bedd4dba
JN		 1245 struct drm_device *dev = dev_priv->dev;
1246 int pp_reg;
ea0760cf
JB		 1247 u32 val;
1248 enum pipe panel_pipe = PIPE_A;
0de3b485 1249 bool locked = true;
ea0760cf 1250
bedd4dba
JN		 1251 if (WARN_ON(HAS_DDI(dev)))
1252 return;
1253
1254 if (HAS_PCH_SPLIT(dev)) {
1255 u32 port_sel;
1256
ea0760cf 1257 pp_reg = PCH_PP_CONTROL;
bedd4dba
JN		 1258 port_sel = I915_READ(PCH_PP_ON_DELAYS) & PANEL_PORT_SELECT_MASK;
1259
1260 if (port_sel == PANEL_PORT_SELECT_LVDS &&
1261 I915_READ(PCH_LVDS) & LVDS_PIPEB_SELECT)
1262 panel_pipe = PIPE_B;
1263 /* XXX: else fix for eDP */
1264 } else if (IS_VALLEYVIEW(dev)) {
1265 /* presumably write lock depends on pipe, not port select */
1266 pp_reg = VLV_PIPE_PP_CONTROL(pipe);
1267 panel_pipe = pipe;
ea0760cf
JB		 1268 } else {
1269 pp_reg = PP_CONTROL;
bedd4dba
JN		 1270 if (I915_READ(LVDS) & LVDS_PIPEB_SELECT)
1271 panel_pipe = PIPE_B;
ea0760cf
JB		 1272 }
1273
1274 val = I915_READ(pp_reg);
1275 if (!(val & PANEL_POWER_ON) ||
ec49ba2d 1276 ((val & PANEL_UNLOCK_MASK) == PANEL_UNLOCK_REGS))
ea0760cf
JB		 1277 locked = false;
1278
e2c719b7 1279 I915_STATE_WARN(panel_pipe == pipe && locked,
ea0760cf 1280 "panel assertion failure, pipe %c regs locked\n",
9db4a9c7 1281 pipe_name(pipe));
ea0760cf
JB		 1282}
1283
93ce0ba6
JN		 1284static void assert_cursor(struct drm_i915_private *dev_priv,
1285 enum pipe pipe, bool state)
1286{
1287 struct drm_device *dev = dev_priv->dev;
1288 bool cur_state;
1289
d9d82081 1290 if (IS_845G(dev) || IS_I865G(dev))
93ce0ba6 1291 cur_state = I915_READ(_CURACNTR) & CURSOR_ENABLE;
d9d82081 1292 else
5efb3e28 1293 cur_state = I915_READ(CURCNTR(pipe)) & CURSOR_MODE;
93ce0ba6 1294
e2c719b7 1295 I915_STATE_WARN(cur_state != state,
93ce0ba6
JN		 1296 "cursor on pipe %c assertion failure (expected %s, current %s)\n",
1297 pipe_name(pipe), state_string(state), state_string(cur_state));
1298}
1299#define assert_cursor_enabled(d, p) assert_cursor(d, p, true)
1300#define assert_cursor_disabled(d, p) assert_cursor(d, p, false)
1301
b840d907
JB		 1302void assert_pipe(struct drm_i915_private *dev_priv,
1303 enum pipe pipe, bool state)
b24e7179
JB		 1304{
1305 int reg;
1306 u32 val;
63d7bbe9 1307 bool cur_state;
702e7a56
PZ		 1308 enum transcoder cpu_transcoder = intel_pipe_to_cpu_transcoder(dev_priv,
1309 pipe);
b24e7179 1310
b6b5d049
VS		 1311 /* if we need the pipe quirk it must be always on */
1312 if ((pipe == PIPE_A && dev_priv->quirks & QUIRK_PIPEA_FORCE) ||
1313 (pipe == PIPE_B && dev_priv->quirks & QUIRK_PIPEB_FORCE))
8e636784
DV		 1314 state = true;
1315
f458ebbc 1316 if (!intel_display_power_is_enabled(dev_priv,
b97186f0 1317 POWER_DOMAIN_TRANSCODER(cpu_transcoder))) {
69310161
PZ		 1318 cur_state = false;
1319 } else {
1320 reg = PIPECONF(cpu_transcoder);
1321 val = I915_READ(reg);
1322 cur_state = !!(val & PIPECONF_ENABLE);
1323 }
1324
e2c719b7 1325 I915_STATE_WARN(cur_state != state,
63d7bbe9 1326 "pipe %c assertion failure (expected %s, current %s)\n",
9db4a9c7 1327 pipe_name(pipe), state_string(state), state_string(cur_state));
b24e7179
JB		 1328}
1329
931872fc
CW		 1330static void assert_plane(struct drm_i915_private *dev_priv,
1331 enum plane plane, bool state)
b24e7179
JB		 1332{
1333 int reg;
1334 u32 val;
931872fc 1335 bool cur_state;
b24e7179
JB		 1336
1337 reg = DSPCNTR(plane);
1338 val = I915_READ(reg);
931872fc 1339 cur_state = !!(val & DISPLAY_PLANE_ENABLE);
e2c719b7 1340 I915_STATE_WARN(cur_state != state,
931872fc
CW		 1341 "plane %c assertion failure (expected %s, current %s)\n",
1342 plane_name(plane), state_string(state), state_string(cur_state));
b24e7179
JB		 1343}
1344
931872fc
CW		 1345#define assert_plane_enabled(d, p) assert_plane(d, p, true)
1346#define assert_plane_disabled(d, p) assert_plane(d, p, false)
1347
b24e7179
JB		 1348static void assert_planes_disabled(struct drm_i915_private *dev_priv,
1349 enum pipe pipe)
1350{
653e1026 1351 struct drm_device *dev = dev_priv->dev;
b24e7179
JB		 1352 int reg, i;
1353 u32 val;
1354 int cur_pipe;
1355
653e1026
VS		 1356 /* Primary planes are fixed to pipes on gen4+ */
1357 if (INTEL_INFO(dev)->gen >= 4) {
28c05794
AJ		 1358 reg = DSPCNTR(pipe);
1359 val = I915_READ(reg);
e2c719b7 1360 I915_STATE_WARN(val & DISPLAY_PLANE_ENABLE,
28c05794
AJ		 1361 "plane %c assertion failure, should be disabled but not\n",
1362 plane_name(pipe));
19ec1358 1363 return;
28c05794 1364 }
19ec1358 1365
b24e7179 1366 /* Need to check both planes against the pipe */
055e393f 1367 for_each_pipe(dev_priv, i) {
b24e7179
JB		 1368 reg = DSPCNTR(i);
1369 val = I915_READ(reg);
1370 cur_pipe = (val & DISPPLANE_SEL_PIPE_MASK) >>
1371 DISPPLANE_SEL_PIPE_SHIFT;
e2c719b7 1372 I915_STATE_WARN((val & DISPLAY_PLANE_ENABLE) && pipe == cur_pipe,
9db4a9c7
JB		 1373 "plane %c assertion failure, should be off on pipe %c but is still active\n",
1374 plane_name(i), pipe_name(pipe));
b24e7179
JB		 1375 }
1376}
1377
19332d7a
JB		 1378static void assert_sprites_disabled(struct drm_i915_private *dev_priv,
1379 enum pipe pipe)
1380{
20674eef 1381 struct drm_device *dev = dev_priv->dev;
1fe47785 1382 int reg, sprite;
19332d7a
JB		 1383 u32 val;
1384
7feb8b88 1385 if (INTEL_INFO(dev)->gen >= 9) {
3bdcfc0c 1386 for_each_sprite(dev_priv, pipe, sprite) {
7feb8b88 1387 val = I915_READ(PLANE_CTL(pipe, sprite));
e2c719b7 1388 I915_STATE_WARN(val & PLANE_CTL_ENABLE,
7feb8b88
DL		 1389 "plane %d assertion failure, should be off on pipe %c but is still active\n",
1390 sprite, pipe_name(pipe));
1391 }
1392 } else if (IS_VALLEYVIEW(dev)) {
3bdcfc0c 1393 for_each_sprite(dev_priv, pipe, sprite) {
1fe47785 1394 reg = SPCNTR(pipe, sprite);
20674eef 1395 val = I915_READ(reg);
e2c719b7 1396 I915_STATE_WARN(val & SP_ENABLE,
20674eef 1397 "sprite %c assertion failure, should be off on pipe %c but is still active\n",
1fe47785 1398 sprite_name(pipe, sprite), pipe_name(pipe));
20674eef
VS		 1399 }
1400 } else if (INTEL_INFO(dev)->gen >= 7) {
1401 reg = SPRCTL(pipe);
19332d7a 1402 val = I915_READ(reg);
e2c719b7 1403 I915_STATE_WARN(val & SPRITE_ENABLE,
06da8da2 1404 "sprite %c assertion failure, should be off on pipe %c but is still active\n",
20674eef
VS		 1405 plane_name(pipe), pipe_name(pipe));
1406 } else if (INTEL_INFO(dev)->gen >= 5) {
1407 reg = DVSCNTR(pipe);
19332d7a 1408 val = I915_READ(reg);
e2c719b7 1409 I915_STATE_WARN(val & DVS_ENABLE,
06da8da2 1410 "sprite %c assertion failure, should be off on pipe %c but is still active\n",
20674eef 1411 plane_name(pipe), pipe_name(pipe));
19332d7a
JB		 1412 }
1413}
1414
08c71e5e
VS		 1415static void assert_vblank_disabled(struct drm_crtc *crtc)
1416{
e2c719b7 1417 if (I915_STATE_WARN_ON(drm_crtc_vblank_get(crtc) == 0))
08c71e5e
VS		 1418 drm_crtc_vblank_put(crtc);
1419}
1420
89eff4be 1421static void ibx_assert_pch_refclk_enabled(struct drm_i915_private *dev_priv)
92f2584a
JB		 1422{
1423 u32 val;
1424 bool enabled;
1425
e2c719b7 1426 I915_STATE_WARN_ON(!(HAS_PCH_IBX(dev_priv->dev) || HAS_PCH_CPT(dev_priv->dev)));
9d82aa17 1427
92f2584a
JB		 1428 val = I915_READ(PCH_DREF_CONTROL);
1429 enabled = !!(val & (DREF_SSC_SOURCE_MASK | DREF_NONSPREAD_SOURCE_MASK |
1430 DREF_SUPERSPREAD_SOURCE_MASK));
e2c719b7 1431 I915_STATE_WARN(!enabled, "PCH refclk assertion failure, should be active but is disabled\n");
92f2584a
JB		 1432}
1433
ab9412ba
DV		 1434static void assert_pch_transcoder_disabled(struct drm_i915_private *dev_priv,
1435 enum pipe pipe)
92f2584a
JB		 1436{
1437 int reg;
1438 u32 val;
1439 bool enabled;
1440
ab9412ba 1441 reg = PCH_TRANSCONF(pipe);
92f2584a
JB		 1442 val = I915_READ(reg);
1443 enabled = !!(val & TRANS_ENABLE);
e2c719b7 1444 I915_STATE_WARN(enabled,
9db4a9c7
JB		 1445 "transcoder assertion failed, should be off on pipe %c but is still active\n",
1446 pipe_name(pipe));
92f2584a
JB		 1447}
1448
4e634389
KP		 1449static bool dp_pipe_enabled(struct drm_i915_private *dev_priv,
1450 enum pipe pipe, u32 port_sel, u32 val)
f0575e92
KP		 1451{
1452 if ((val & DP_PORT_EN) == 0)
1453 return false;
1454
1455 if (HAS_PCH_CPT(dev_priv->dev)) {
1456 u32 trans_dp_ctl_reg = TRANS_DP_CTL(pipe);
1457 u32 trans_dp_ctl = I915_READ(trans_dp_ctl_reg);
1458 if ((trans_dp_ctl & TRANS_DP_PORT_SEL_MASK) != port_sel)
1459 return false;
44f37d1f
CML		 1460 } else if (IS_CHERRYVIEW(dev_priv->dev)) {
1461 if ((val & DP_PIPE_MASK_CHV) != DP_PIPE_SELECT_CHV(pipe))
1462 return false;
f0575e92
KP		 1463 } else {
1464 if ((val & DP_PIPE_MASK) != (pipe << 30))
1465 return false;
1466 }
1467 return true;
1468}
1469
1519b995
KP		 1470static bool hdmi_pipe_enabled(struct drm_i915_private *dev_priv,
1471 enum pipe pipe, u32 val)
1472{
dc0fa718 1473 if ((val & SDVO_ENABLE) == 0)
1519b995
KP		 1474 return false;
1475
1476 if (HAS_PCH_CPT(dev_priv->dev)) {
dc0fa718 1477 if ((val & SDVO_PIPE_SEL_MASK_CPT) != SDVO_PIPE_SEL_CPT(pipe))
1519b995 1478 return false;
44f37d1f
CML		 1479 } else if (IS_CHERRYVIEW(dev_priv->dev)) {
1480 if ((val & SDVO_PIPE_SEL_MASK_CHV) != SDVO_PIPE_SEL_CHV(pipe))
1481 return false;
1519b995 1482 } else {
dc0fa718 1483 if ((val & SDVO_PIPE_SEL_MASK) != SDVO_PIPE_SEL(pipe))
1519b995
KP		 1484 return false;
1485 }
1486 return true;
1487}
1488
1489static bool lvds_pipe_enabled(struct drm_i915_private *dev_priv,
1490 enum pipe pipe, u32 val)
1491{
1492 if ((val & LVDS_PORT_EN) == 0)
1493 return false;
1494
1495 if (HAS_PCH_CPT(dev_priv->dev)) {
1496 if ((val & PORT_TRANS_SEL_MASK) != PORT_TRANS_SEL_CPT(pipe))
1497 return false;
1498 } else {
1499 if ((val & LVDS_PIPE_MASK) != LVDS_PIPE(pipe))
1500 return false;
1501 }
1502 return true;
1503}
1504
1505static bool adpa_pipe_enabled(struct drm_i915_private *dev_priv,
1506 enum pipe pipe, u32 val)
1507{
1508 if ((val & ADPA_DAC_ENABLE) == 0)
1509 return false;
1510 if (HAS_PCH_CPT(dev_priv->dev)) {
1511 if ((val & PORT_TRANS_SEL_MASK) != PORT_TRANS_SEL_CPT(pipe))
1512 return false;
1513 } else {
1514 if ((val & ADPA_PIPE_SELECT_MASK) != ADPA_PIPE_SELECT(pipe))
1515 return false;
1516 }
1517 return true;
1518}
1519
291906f1 1520static void assert_pch_dp_disabled(struct drm_i915_private *dev_priv,
f0575e92 1521 enum pipe pipe, int reg, u32 port_sel)
291906f1 1522{
47a05eca 1523 u32 val = I915_READ(reg);
e2c719b7 1524 I915_STATE_WARN(dp_pipe_enabled(dev_priv, pipe, port_sel, val),
291906f1 1525 "PCH DP (0x%08x) enabled on transcoder %c, should be disabled\n",
9db4a9c7 1526 reg, pipe_name(pipe));
de9a35ab 1527
e2c719b7 1528 I915_STATE_WARN(HAS_PCH_IBX(dev_priv->dev) && (val & DP_PORT_EN) == 0
75c5da27 1529 && (val & DP_PIPEB_SELECT),
de9a35ab 1530 "IBX PCH dp port still using transcoder B\n");
291906f1
JB		 1531}
1532
1533static void assert_pch_hdmi_disabled(struct drm_i915_private *dev_priv,
1534 enum pipe pipe, int reg)
1535{
47a05eca 1536 u32 val = I915_READ(reg);
e2c719b7 1537 I915_STATE_WARN(hdmi_pipe_enabled(dev_priv, pipe, val),
23c99e77 1538 "PCH HDMI (0x%08x) enabled on transcoder %c, should be disabled\n",
9db4a9c7 1539 reg, pipe_name(pipe));
de9a35ab 1540
e2c719b7 1541 I915_STATE_WARN(HAS_PCH_IBX(dev_priv->dev) && (val & SDVO_ENABLE) == 0
75c5da27 1542 && (val & SDVO_PIPE_B_SELECT),
de9a35ab 1543 "IBX PCH hdmi port still using transcoder B\n");
291906f1
JB		 1544}
1545
1546static void assert_pch_ports_disabled(struct drm_i915_private *dev_priv,
1547 enum pipe pipe)
1548{
1549 int reg;
1550 u32 val;
291906f1 1551
f0575e92
KP		 1552 assert_pch_dp_disabled(dev_priv, pipe, PCH_DP_B, TRANS_DP_PORT_SEL_B);
1553 assert_pch_dp_disabled(dev_priv, pipe, PCH_DP_C, TRANS_DP_PORT_SEL_C);
1554 assert_pch_dp_disabled(dev_priv, pipe, PCH_DP_D, TRANS_DP_PORT_SEL_D);
291906f1
JB		 1555
1556 reg = PCH_ADPA;
1557 val = I915_READ(reg);
e2c719b7 1558 I915_STATE_WARN(adpa_pipe_enabled(dev_priv, pipe, val),
291906f1 1559 "PCH VGA enabled on transcoder %c, should be disabled\n",
9db4a9c7 1560 pipe_name(pipe));
291906f1
JB		 1561
1562 reg = PCH_LVDS;
1563 val = I915_READ(reg);
e2c719b7 1564 I915_STATE_WARN(lvds_pipe_enabled(dev_priv, pipe, val),
291906f1 1565 "PCH LVDS enabled on transcoder %c, should be disabled\n",
9db4a9c7 1566 pipe_name(pipe));
291906f1 1567
e2debe91
PZ		 1568 assert_pch_hdmi_disabled(dev_priv, pipe, PCH_HDMIB);
1569 assert_pch_hdmi_disabled(dev_priv, pipe, PCH_HDMIC);
1570 assert_pch_hdmi_disabled(dev_priv, pipe, PCH_HDMID);
291906f1
JB		 1571}
1572
d288f65f 1573static void vlv_enable_pll(struct intel_crtc *crtc,
5cec258b 1574 const struct intel_crtc_state *pipe_config)
87442f73 1575{
426115cf
DV		 1576 struct drm_device *dev = crtc->base.dev;
1577 struct drm_i915_private *dev_priv = dev->dev_private;
1578 int reg = DPLL(crtc->pipe);
d288f65f 1579 u32 dpll = pipe_config->dpll_hw_state.dpll;
87442f73 1580
426115cf 1581 assert_pipe_disabled(dev_priv, crtc->pipe);
87442f73
DV		 1582
1583 /* No really, not for ILK+ */
1584 BUG_ON(!IS_VALLEYVIEW(dev_priv->dev));
1585
1586 /* PLL is protected by panel, make sure we can write it */
6a9e7363 1587 if (IS_MOBILE(dev_priv->dev))
426115cf 1588 assert_panel_unlocked(dev_priv, crtc->pipe);
87442f73 1589
426115cf
DV		 1590 I915_WRITE(reg, dpll);
1591 POSTING_READ(reg);
1592 udelay(150);
1593
1594 if (wait_for(((I915_READ(reg) & DPLL_LOCK_VLV) == DPLL_LOCK_VLV), 1))
1595 DRM_ERROR("DPLL %d failed to lock\n", crtc->pipe);
1596
d288f65f 1597 I915_WRITE(DPLL_MD(crtc->pipe), pipe_config->dpll_hw_state.dpll_md);
426115cf 1598 POSTING_READ(DPLL_MD(crtc->pipe));
87442f73
DV		 1599
1600 /* We do this three times for luck */
426115cf 1601 I915_WRITE(reg, dpll);
87442f73
DV		 1602 POSTING_READ(reg);
1603 udelay(150); /* wait for warmup */
426115cf 1604 I915_WRITE(reg, dpll);
87442f73
DV		 1605 POSTING_READ(reg);
1606 udelay(150); /* wait for warmup */
426115cf 1607 I915_WRITE(reg, dpll);
87442f73
DV		 1608 POSTING_READ(reg);
1609 udelay(150); /* wait for warmup */
1610}
1611
d288f65f 1612static void chv_enable_pll(struct intel_crtc *crtc,
5cec258b 1613 const struct intel_crtc_state *pipe_config)
9d556c99
CML		 1614{
1615 struct drm_device *dev = crtc->base.dev;
1616 struct drm_i915_private *dev_priv = dev->dev_private;
1617 int pipe = crtc->pipe;
1618 enum dpio_channel port = vlv_pipe_to_channel(pipe);
9d556c99
CML		 1619 u32 tmp;
1620
1621 assert_pipe_disabled(dev_priv, crtc->pipe);
1622
1623 BUG_ON(!IS_CHERRYVIEW(dev_priv->dev));
1624
a580516d 1625 mutex_lock(&dev_priv->sb_lock);
9d556c99
CML		 1626
1627 /* Enable back the 10bit clock to display controller */
1628 tmp = vlv_dpio_read(dev_priv, pipe, CHV_CMN_DW14(port));
1629 tmp |= DPIO_DCLKP_EN;
1630 vlv_dpio_write(dev_priv, pipe, CHV_CMN_DW14(port), tmp);
1631
54433e91
VS		 1632 mutex_unlock(&dev_priv->sb_lock);
1633
9d556c99
CML		 1634 /*
1635 * Need to wait > 100ns between dclkp clock enable bit and PLL enable.
1636 */
1637 udelay(1);
1638
1639 /* Enable PLL */
d288f65f 1640 I915_WRITE(DPLL(pipe), pipe_config->dpll_hw_state.dpll);
9d556c99
CML		 1641
1642 /* Check PLL is locked */
a11b0703 1643 if (wait_for(((I915_READ(DPLL(pipe)) & DPLL_LOCK_VLV) == DPLL_LOCK_VLV), 1))
9d556c99
CML		 1644 DRM_ERROR("PLL %d failed to lock\n", pipe);
1645
a11b0703 1646 /* not sure when this should be written */
d288f65f 1647 I915_WRITE(DPLL_MD(pipe), pipe_config->dpll_hw_state.dpll_md);
a11b0703 1648 POSTING_READ(DPLL_MD(pipe));
9d556c99
CML		 1649}
1650
1c4e0274
VS		 1651static int intel_num_dvo_pipes(struct drm_device *dev)
1652{
1653 struct intel_crtc *crtc;
1654 int count = 0;
1655
1656 for_each_intel_crtc(dev, crtc)
3538b9df 1657 count += crtc->base.state->active &&
409ee761 1658 intel_pipe_has_type(crtc, INTEL_OUTPUT_DVO);
1c4e0274
VS		 1659
1660 return count;
1661}
1662
66e3d5c0 1663static void i9xx_enable_pll(struct intel_crtc *crtc)
63d7bbe9 1664{
66e3d5c0
DV		 1665 struct drm_device *dev = crtc->base.dev;
1666 struct drm_i915_private *dev_priv = dev->dev_private;
1667 int reg = DPLL(crtc->pipe);
6e3c9717 1668 u32 dpll = crtc->config->dpll_hw_state.dpll;
63d7bbe9 1669
66e3d5c0 1670 assert_pipe_disabled(dev_priv, crtc->pipe);
58c6eaa2 1671
63d7bbe9 1672 /* No really, not for ILK+ */
3d13ef2e 1673 BUG_ON(INTEL_INFO(dev)->gen >= 5);
63d7bbe9
JB		 1674
1675 /* PLL is protected by panel, make sure we can write it */
66e3d5c0
DV		 1676 if (IS_MOBILE(dev) && !IS_I830(dev))
1677 assert_panel_unlocked(dev_priv, crtc->pipe);
63d7bbe9 1678
1c4e0274
VS		 1679 /* Enable DVO 2x clock on both PLLs if necessary */
1680 if (IS_I830(dev) && intel_num_dvo_pipes(dev) > 0) {
1681 /*
1682 * It appears to be important that we don't enable this
1683 * for the current pipe before otherwise configuring the
1684 * PLL. No idea how this should be handled if multiple
1685 * DVO outputs are enabled simultaneosly.
1686 */
1687 dpll |= DPLL_DVO_2X_MODE;
1688 I915_WRITE(DPLL(!crtc->pipe),
1689 I915_READ(DPLL(!crtc->pipe)) | DPLL_DVO_2X_MODE);
1690 }
66e3d5c0
DV		 1691
1692 /* Wait for the clocks to stabilize. */
1693 POSTING_READ(reg);
1694 udelay(150);
1695
1696 if (INTEL_INFO(dev)->gen >= 4) {
1697 I915_WRITE(DPLL_MD(crtc->pipe),
6e3c9717 1698 crtc->config->dpll_hw_state.dpll_md);
66e3d5c0
DV		 1699 } else {
1700 /* The pixel multiplier can only be updated once the
1701 * DPLL is enabled and the clocks are stable.
1702 *
1703 * So write it again.
1704 */
1705 I915_WRITE(reg, dpll);
1706 }
63d7bbe9
JB		 1707
1708 /* We do this three times for luck */
66e3d5c0 1709 I915_WRITE(reg, dpll);
63d7bbe9
JB		 1710 POSTING_READ(reg);
1711 udelay(150); /* wait for warmup */
66e3d5c0 1712 I915_WRITE(reg, dpll);
63d7bbe9
JB		 1713 POSTING_READ(reg);
1714 udelay(150); /* wait for warmup */
66e3d5c0 1715 I915_WRITE(reg, dpll);
63d7bbe9
JB		 1716 POSTING_READ(reg);
1717 udelay(150); /* wait for warmup */
1718}
1719
1720/**
50b44a44 1721 * i9xx_disable_pll - disable a PLL
63d7bbe9
JB		 1722 * @dev_priv: i915 private structure
1723 * @pipe: pipe PLL to disable
1724 *
1725 * Disable the PLL for @pipe, making sure the pipe is off first.
1726 *
1727 * Note! This is for pre-ILK only.
1728 */
1c4e0274 1729static void i9xx_disable_pll(struct intel_crtc *crtc)
63d7bbe9 1730{
1c4e0274
VS		 1731 struct drm_device *dev = crtc->base.dev;
1732 struct drm_i915_private *dev_priv = dev->dev_private;
1733 enum pipe pipe = crtc->pipe;
1734
1735 /* Disable DVO 2x clock on both PLLs if necessary */
1736 if (IS_I830(dev) &&
409ee761 1737 intel_pipe_has_type(crtc, INTEL_OUTPUT_DVO) &&
3538b9df 1738 !intel_num_dvo_pipes(dev)) {
1c4e0274
VS		 1739 I915_WRITE(DPLL(PIPE_B),
1740 I915_READ(DPLL(PIPE_B)) & ~DPLL_DVO_2X_MODE);
1741 I915_WRITE(DPLL(PIPE_A),
1742 I915_READ(DPLL(PIPE_A)) & ~DPLL_DVO_2X_MODE);
1743 }
1744
b6b5d049
VS		 1745 /* Don't disable pipe or pipe PLLs if needed */
1746 if ((pipe == PIPE_A && dev_priv->quirks & QUIRK_PIPEA_FORCE) ||
1747 (pipe == PIPE_B && dev_priv->quirks & QUIRK_PIPEB_FORCE))
63d7bbe9
JB		 1748 return;
1749
1750 /* Make sure the pipe isn't still relying on us */
1751 assert_pipe_disabled(dev_priv, pipe);
1752
b8afb911 1753 I915_WRITE(DPLL(pipe), DPLL_VGA_MODE_DIS);
50b44a44 1754 POSTING_READ(DPLL(pipe));
63d7bbe9
JB		 1755}
1756
f6071166
JB		 1757static void vlv_disable_pll(struct drm_i915_private *dev_priv, enum pipe pipe)
1758{
b8afb911 1759 u32 val;
f6071166
JB		 1760
1761 /* Make sure the pipe isn't still relying on us */
1762 assert_pipe_disabled(dev_priv, pipe);
1763
e5cbfbfb
ID		 1764 /*
1765 * Leave integrated clock source and reference clock enabled for pipe B.
1766 * The latter is needed for VGA hotplug / manual detection.
1767 */
b8afb911 1768 val = DPLL_VGA_MODE_DIS;
f6071166 1769 if (pipe == PIPE_B)
60bfe44f 1770 val = DPLL_INTEGRATED_CRI_CLK_VLV | DPLL_REF_CLK_ENABLE_VLV;
f6071166
JB		 1771 I915_WRITE(DPLL(pipe), val);
1772 POSTING_READ(DPLL(pipe));
076ed3b2
CML		 1773
1774}
1775
1776static void chv_disable_pll(struct drm_i915_private *dev_priv, enum pipe pipe)
1777{
d752048d 1778 enum dpio_channel port = vlv_pipe_to_channel(pipe);
076ed3b2
CML		 1779 u32 val;
1780
a11b0703
VS		 1781 /* Make sure the pipe isn't still relying on us */
1782 assert_pipe_disabled(dev_priv, pipe);
076ed3b2 1783
a11b0703 1784 /* Set PLL en = 0 */
60bfe44f
VS		 1785 val = DPLL_SSC_REF_CLK_CHV |
1786 DPLL_REF_CLK_ENABLE_VLV | DPLL_VGA_MODE_DIS;
a11b0703
VS		 1787 if (pipe != PIPE_A)
1788 val |= DPLL_INTEGRATED_CRI_CLK_VLV;
1789 I915_WRITE(DPLL(pipe), val);
1790 POSTING_READ(DPLL(pipe));
d752048d 1791
a580516d 1792 mutex_lock(&dev_priv->sb_lock);
d752048d
VS		 1793
1794 /* Disable 10bit clock to display controller */
1795 val = vlv_dpio_read(dev_priv, pipe, CHV_CMN_DW14(port));
1796 val &= ~DPIO_DCLKP_EN;
1797 vlv_dpio_write(dev_priv, pipe, CHV_CMN_DW14(port), val);
1798
a580516d 1799 mutex_unlock(&dev_priv->sb_lock);
f6071166
JB		 1800}
1801
e4607fcf 1802void vlv_wait_port_ready(struct drm_i915_private *dev_priv,
9b6de0a1
VS		 1803 struct intel_digital_port *dport,
1804 unsigned int expected_mask)
89b667f8
JB		 1805{
1806 u32 port_mask;
00fc31b7 1807 int dpll_reg;
89b667f8 1808
e4607fcf
CML		 1809 switch (dport->port) {
1810 case PORT_B:
89b667f8 1811 port_mask = DPLL_PORTB_READY_MASK;
00fc31b7 1812 dpll_reg = DPLL(0);
e4607fcf
CML		 1813 break;
1814 case PORT_C:
89b667f8 1815 port_mask = DPLL_PORTC_READY_MASK;
00fc31b7 1816 dpll_reg = DPLL(0);
9b6de0a1 1817 expected_mask <<= 4;
00fc31b7
CML		 1818 break;
1819 case PORT_D:
1820 port_mask = DPLL_PORTD_READY_MASK;
1821 dpll_reg = DPIO_PHY_STATUS;
e4607fcf
CML		 1822 break;
1823 default:
1824 BUG();
1825 }
89b667f8 1826
9b6de0a1
VS		 1827 if (wait_for((I915_READ(dpll_reg) & port_mask) == expected_mask, 1000))
1828 WARN(1, "timed out waiting for port %c ready: got 0x%x, expected 0x%x\n",
1829 port_name(dport->port), I915_READ(dpll_reg) & port_mask, expected_mask);
89b667f8
JB		 1830}
1831
b14b1055
DV		 1832static void intel_prepare_shared_dpll(struct intel_crtc *crtc)
1833{
1834 struct drm_device *dev = crtc->base.dev;
1835 struct drm_i915_private *dev_priv = dev->dev_private;
1836 struct intel_shared_dpll *pll = intel_crtc_to_shared_dpll(crtc);
1837
be19f0ff
CW		 1838 if (WARN_ON(pll == NULL))
1839 return;
1840
3e369b76 1841 WARN_ON(!pll->config.crtc_mask);
b14b1055
DV		 1842 if (pll->active == 0) {
1843 DRM_DEBUG_DRIVER("setting up %s\n", pll->name);
1844 WARN_ON(pll->on);
1845 assert_shared_dpll_disabled(dev_priv, pll);
1846
1847 pll->mode_set(dev_priv, pll);
1848 }
1849}
1850
92f2584a 1851/**
85b3894f 1852 * intel_enable_shared_dpll - enable PCH PLL
92f2584a
JB		 1853 * @dev_priv: i915 private structure
1854 * @pipe: pipe PLL to enable
1855 *
1856 * The PCH PLL needs to be enabled before the PCH transcoder, since it
1857 * drives the transcoder clock.
1858 */
85b3894f 1859static void intel_enable_shared_dpll(struct intel_crtc *crtc)
92f2584a 1860{
3d13ef2e
DL		 1861 struct drm_device *dev = crtc->base.dev;
1862 struct drm_i915_private *dev_priv = dev->dev_private;
e2b78267 1863 struct intel_shared_dpll *pll = intel_crtc_to_shared_dpll(crtc);
92f2584a 1864
87a875bb 1865 if (WARN_ON(pll == NULL))
48da64a8
CW		 1866 return;
1867
3e369b76 1868 if (WARN_ON(pll->config.crtc_mask == 0))
48da64a8 1869 return;
ee7b9f93 1870
74dd6928 1871 DRM_DEBUG_KMS("enable %s (active %d, on? %d) for crtc %d\n",
46edb027 1872 pll->name, pll->active, pll->on,
e2b78267 1873 crtc->base.base.id);
92f2584a 1874
cdbd2316
DV		 1875 if (pll->active++) {
1876 WARN_ON(!pll->on);
e9d6944e 1877 assert_shared_dpll_enabled(dev_priv, pll);
ee7b9f93
JB		 1878 return;
1879 }
f4a091c7 1880 WARN_ON(pll->on);
ee7b9f93 1881
bd2bb1b9
PZ		 1882 intel_display_power_get(dev_priv, POWER_DOMAIN_PLLS);
1883
46edb027 1884 DRM_DEBUG_KMS("enabling %s\n", pll->name);
e7b903d2 1885 pll->enable(dev_priv, pll);
ee7b9f93 1886 pll->on = true;
92f2584a
JB		 1887}
1888
f6daaec2 1889static void intel_disable_shared_dpll(struct intel_crtc *crtc)
92f2584a 1890{
3d13ef2e
DL		 1891 struct drm_device *dev = crtc->base.dev;
1892 struct drm_i915_private *dev_priv = dev->dev_private;
e2b78267 1893 struct intel_shared_dpll *pll = intel_crtc_to_shared_dpll(crtc);
4c609cb8 1894
92f2584a 1895 /* PCH only available on ILK+ */
80aa9312
JB		 1896 if (INTEL_INFO(dev)->gen < 5)
1897 return;
1898
eddfcbcd
ML		 1899 if (pll == NULL)
1900 return;
92f2584a 1901
eddfcbcd 1902 if (WARN_ON(!(pll->config.crtc_mask & (1 << drm_crtc_index(&crtc->base)))))
48da64a8 1903 return;
7a419866 1904
46edb027
DV		 1905 DRM_DEBUG_KMS("disable %s (active %d, on? %d) for crtc %d\n",
1906 pll->name, pll->active, pll->on,
e2b78267 1907 crtc->base.base.id);
7a419866 1908
48da64a8 1909 if (WARN_ON(pll->active == 0)) {
e9d6944e 1910 assert_shared_dpll_disabled(dev_priv, pll);
48da64a8
CW		 1911 return;
1912 }
1913
e9d6944e 1914 assert_shared_dpll_enabled(dev_priv, pll);
f4a091c7 1915 WARN_ON(!pll->on);
cdbd2316 1916 if (--pll->active)
7a419866 1917 return;
ee7b9f93 1918
46edb027 1919 DRM_DEBUG_KMS("disabling %s\n", pll->name);
e7b903d2 1920 pll->disable(dev_priv, pll);
ee7b9f93 1921 pll->on = false;
bd2bb1b9
PZ		 1922
1923 intel_display_power_put(dev_priv, POWER_DOMAIN_PLLS);
92f2584a
JB		 1924}
1925
b8a4f404
PZ		 1926static void ironlake_enable_pch_transcoder(struct drm_i915_private *dev_priv,
1927 enum pipe pipe)
040484af 1928{
23670b32 1929 struct drm_device *dev = dev_priv->dev;
7c26e5c6 1930 struct drm_crtc *crtc = dev_priv->pipe_to_crtc_mapping[pipe];
e2b78267 1931 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
23670b32 1932 uint32_t reg, val, pipeconf_val;
040484af
JB		 1933
1934 /* PCH only available on ILK+ */
55522f37 1935 BUG_ON(!HAS_PCH_SPLIT(dev));
040484af
JB		 1936
1937 /* Make sure PCH DPLL is enabled */
e72f9fbf 1938 assert_shared_dpll_enabled(dev_priv,
e9d6944e 1939 intel_crtc_to_shared_dpll(intel_crtc));
040484af
JB		 1940
1941 /* FDI must be feeding us bits for PCH ports */
1942 assert_fdi_tx_enabled(dev_priv, pipe);
1943 assert_fdi_rx_enabled(dev_priv, pipe);
1944
23670b32
DV		 1945 if (HAS_PCH_CPT(dev)) {
1946 /* Workaround: Set the timing override bit before enabling the
1947 * pch transcoder. */
1948 reg = TRANS_CHICKEN2(pipe);
1949 val = I915_READ(reg);
1950 val |= TRANS_CHICKEN2_TIMING_OVERRIDE;
1951 I915_WRITE(reg, val);
59c859d6 1952 }
23670b32 1953
ab9412ba 1954 reg = PCH_TRANSCONF(pipe);
040484af 1955 val = I915_READ(reg);
5f7f726d 1956 pipeconf_val = I915_READ(PIPECONF(pipe));
e9bcff5c
JB		 1957
1958 if (HAS_PCH_IBX(dev_priv->dev)) {
1959 /*
c5de7c6f
VS		 1960 * Make the BPC in transcoder be consistent with
1961 * that in pipeconf reg. For HDMI we must use 8bpc
1962 * here for both 8bpc and 12bpc.
e9bcff5c 1963 */
dfd07d72 1964 val &= ~PIPECONF_BPC_MASK;
c5de7c6f
VS		 1965 if (intel_pipe_has_type(intel_crtc, INTEL_OUTPUT_HDMI))
1966 val |= PIPECONF_8BPC;
1967 else
1968 val |= pipeconf_val & PIPECONF_BPC_MASK;
e9bcff5c 1969 }
5f7f726d
PZ		 1970
1971 val &= ~TRANS_INTERLACE_MASK;
1972 if ((pipeconf_val & PIPECONF_INTERLACE_MASK) == PIPECONF_INTERLACED_ILK)
7c26e5c6 1973 if (HAS_PCH_IBX(dev_priv->dev) &&
409ee761 1974 intel_pipe_has_type(intel_crtc, INTEL_OUTPUT_SDVO))
7c26e5c6
PZ		 1975 val |= TRANS_LEGACY_INTERLACED_ILK;
1976 else
1977 val |= TRANS_INTERLACED;
5f7f726d
PZ		 1978 else
1979 val |= TRANS_PROGRESSIVE;
1980
040484af
JB		 1981 I915_WRITE(reg, val | TRANS_ENABLE);
1982 if (wait_for(I915_READ(reg) & TRANS_STATE_ENABLE, 100))
4bb6f1f3 1983 DRM_ERROR("failed to enable transcoder %c\n", pipe_name(pipe));
040484af
JB		 1984}
1985
8fb033d7 1986static void lpt_enable_pch_transcoder(struct drm_i915_private *dev_priv,
937bb610 1987 enum transcoder cpu_transcoder)
040484af 1988{
8fb033d7 1989 u32 val, pipeconf_val;
8fb033d7
PZ		 1990
1991 /* PCH only available on ILK+ */
55522f37 1992 BUG_ON(!HAS_PCH_SPLIT(dev_priv->dev));
8fb033d7 1993
8fb033d7 1994 /* FDI must be feeding us bits for PCH ports */
1a240d4d 1995 assert_fdi_tx_enabled(dev_priv, (enum pipe) cpu_transcoder);
937bb610 1996 assert_fdi_rx_enabled(dev_priv, TRANSCODER_A);
8fb033d7 1997
223a6fdf
PZ		 1998 /* Workaround: set timing override bit. */
1999 val = I915_READ(_TRANSA_CHICKEN2);
23670b32 2000 val |= TRANS_CHICKEN2_TIMING_OVERRIDE;
223a6fdf
PZ		 2001 I915_WRITE(_TRANSA_CHICKEN2, val);
2002
25f3ef11 2003 val = TRANS_ENABLE;
937bb610 2004 pipeconf_val = I915_READ(PIPECONF(cpu_transcoder));
8fb033d7 2005
9a76b1c6
PZ		 2006 if ((pipeconf_val & PIPECONF_INTERLACE_MASK_HSW) ==
2007 PIPECONF_INTERLACED_ILK)
a35f2679 2008 val |= TRANS_INTERLACED;
8fb033d7
PZ		 2009 else
2010 val |= TRANS_PROGRESSIVE;
2011
ab9412ba
DV		 2012 I915_WRITE(LPT_TRANSCONF, val);
2013 if (wait_for(I915_READ(LPT_TRANSCONF) & TRANS_STATE_ENABLE, 100))
937bb610 2014 DRM_ERROR("Failed to enable PCH transcoder\n");
8fb033d7
PZ		 2015}
2016
b8a4f404
PZ		 2017static void ironlake_disable_pch_transcoder(struct drm_i915_private *dev_priv,
2018 enum pipe pipe)
040484af 2019{
23670b32
DV		 2020 struct drm_device *dev = dev_priv->dev;
2021 uint32_t reg, val;
040484af
JB		 2022
2023 /* FDI relies on the transcoder */
2024 assert_fdi_tx_disabled(dev_priv, pipe);
2025 assert_fdi_rx_disabled(dev_priv, pipe);
2026
291906f1
JB		 2027 /* Ports must be off as well */
2028 assert_pch_ports_disabled(dev_priv, pipe);
2029
ab9412ba 2030 reg = PCH_TRANSCONF(pipe);
040484af
JB		 2031 val = I915_READ(reg);
2032 val &= ~TRANS_ENABLE;
2033 I915_WRITE(reg, val);
2034 /* wait for PCH transcoder off, transcoder state */
2035 if (wait_for((I915_READ(reg) & TRANS_STATE_ENABLE) == 0, 50))
4bb6f1f3 2036 DRM_ERROR("failed to disable transcoder %c\n", pipe_name(pipe));
23670b32
DV		 2037
2038 if (!HAS_PCH_IBX(dev)) {
2039 /* Workaround: Clear the timing override chicken bit again. */
2040 reg = TRANS_CHICKEN2(pipe);
2041 val = I915_READ(reg);
2042 val &= ~TRANS_CHICKEN2_TIMING_OVERRIDE;
2043 I915_WRITE(reg, val);
2044 }
040484af
JB		 2045}
2046
ab4d966c 2047static void lpt_disable_pch_transcoder(struct drm_i915_private *dev_priv)
8fb033d7 2048{
8fb033d7
PZ		 2049 u32 val;
2050
ab9412ba 2051 val = I915_READ(LPT_TRANSCONF);
8fb033d7 2052 val &= ~TRANS_ENABLE;
ab9412ba 2053 I915_WRITE(LPT_TRANSCONF, val);
8fb033d7 2054 /* wait for PCH transcoder off, transcoder state */
ab9412ba 2055 if (wait_for((I915_READ(LPT_TRANSCONF) & TRANS_STATE_ENABLE) == 0, 50))
8a52fd9f 2056 DRM_ERROR("Failed to disable PCH transcoder\n");
223a6fdf
PZ		 2057
2058 /* Workaround: clear timing override bit. */
2059 val = I915_READ(_TRANSA_CHICKEN2);
23670b32 2060 val &= ~TRANS_CHICKEN2_TIMING_OVERRIDE;
223a6fdf 2061 I915_WRITE(_TRANSA_CHICKEN2, val);
040484af
JB		 2062}
2063
b24e7179 2064/**
309cfea8 2065 * intel_enable_pipe - enable a pipe, asserting requirements
0372264a 2066 * @crtc: crtc responsible for the pipe
b24e7179 2067 *
0372264a 2068 * Enable @crtc's pipe, making sure that various hardware specific requirements
b24e7179 2069 * are met, if applicable, e.g. PLL enabled, LVDS pairs enabled, etc.
b24e7179 2070 */
e1fdc473 2071static void intel_enable_pipe(struct intel_crtc *crtc)
b24e7179 2072{
0372264a
PZ		 2073 struct drm_device *dev = crtc->base.dev;
2074 struct drm_i915_private *dev_priv = dev->dev_private;
2075 enum pipe pipe = crtc->pipe;
702e7a56
PZ		 2076 enum transcoder cpu_transcoder = intel_pipe_to_cpu_transcoder(dev_priv,
2077 pipe);
1a240d4d 2078 enum pipe pch_transcoder;
b24e7179
JB		 2079 int reg;
2080 u32 val;
2081
9e2ee2dd
VS		 2082 DRM_DEBUG_KMS("enabling pipe %c\n", pipe_name(pipe));
2083
58c6eaa2 2084 assert_planes_disabled(dev_priv, pipe);
93ce0ba6 2085 assert_cursor_disabled(dev_priv, pipe);
58c6eaa2
DV		 2086 assert_sprites_disabled(dev_priv, pipe);
2087
681e5811 2088 if (HAS_PCH_LPT(dev_priv->dev))
cc391bbb
PZ		 2089 pch_transcoder = TRANSCODER_A;
2090 else
2091 pch_transcoder = pipe;
2092
b24e7179
JB		 2093 /*
2094 * A pipe without a PLL won't actually be able to drive bits from
2095 * a plane. On ILK+ the pipe PLLs are integrated, so we don't
2096 * need the check.
2097 */
50360403 2098 if (HAS_GMCH_DISPLAY(dev_priv->dev))
409ee761 2099 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_DSI))
23538ef1
JN		 2100 assert_dsi_pll_enabled(dev_priv);
2101 else
2102 assert_pll_enabled(dev_priv, pipe);
040484af 2103 else {
6e3c9717 2104 if (crtc->config->has_pch_encoder) {
040484af 2105 /* if driving the PCH, we need FDI enabled */
cc391bbb 2106 assert_fdi_rx_pll_enabled(dev_priv, pch_transcoder);
1a240d4d
DV		 2107 assert_fdi_tx_pll_enabled(dev_priv,
2108 (enum pipe) cpu_transcoder);
040484af
JB		 2109 }
2110 /* FIXME: assert CPU port conditions for SNB+ */
2111 }
b24e7179 2112
702e7a56 2113 reg = PIPECONF(cpu_transcoder);
b24e7179 2114 val = I915_READ(reg);
7ad25d48 2115 if (val & PIPECONF_ENABLE) {
b6b5d049
VS		 2116 WARN_ON(!((pipe == PIPE_A && dev_priv->quirks & QUIRK_PIPEA_FORCE) ||
2117 (pipe == PIPE_B && dev_priv->quirks & QUIRK_PIPEB_FORCE)));
00d70b15 2118 return;
7ad25d48 2119 }
00d70b15
CW		 2120
2121 I915_WRITE(reg, val | PIPECONF_ENABLE);
851855d8 2122 POSTING_READ(reg);
b24e7179
JB		 2123}
2124
2125/**
309cfea8 2126 * intel_disable_pipe - disable a pipe, asserting requirements
575f7ab7 2127 * @crtc: crtc whose pipes is to be disabled
b24e7179 2128 *
575f7ab7
VS		 2129 * Disable the pipe of @crtc, making sure that various hardware
2130 * specific requirements are met, if applicable, e.g. plane
2131 * disabled, panel fitter off, etc.
b24e7179
JB		 2132 *
2133 * Will wait until the pipe has shut down before returning.
2134 */
575f7ab7 2135static void intel_disable_pipe(struct intel_crtc *crtc)
b24e7179 2136{
575f7ab7 2137 struct drm_i915_private *dev_priv = crtc->base.dev->dev_private;
6e3c9717 2138 enum transcoder cpu_transcoder = crtc->config->cpu_transcoder;
575f7ab7 2139 enum pipe pipe = crtc->pipe;
b24e7179
JB		 2140 int reg;
2141 u32 val;
2142
9e2ee2dd
VS		 2143 DRM_DEBUG_KMS("disabling pipe %c\n", pipe_name(pipe));
2144
b24e7179
JB		 2145 /*
2146 * Make sure planes won't keep trying to pump pixels to us,
2147 * or we might hang the display.
2148 */
2149 assert_planes_disabled(dev_priv, pipe);
93ce0ba6 2150 assert_cursor_disabled(dev_priv, pipe);
19332d7a 2151 assert_sprites_disabled(dev_priv, pipe);
b24e7179 2152
702e7a56 2153 reg = PIPECONF(cpu_transcoder);
b24e7179 2154 val = I915_READ(reg);
00d70b15
CW		 2155 if ((val & PIPECONF_ENABLE) == 0)
2156 return;
2157
67adc644
VS		 2158 /*
2159 * Double wide has implications for planes
2160 * so best keep it disabled when not needed.
2161 */
6e3c9717 2162 if (crtc->config->double_wide)
67adc644
VS		 2163 val &= ~PIPECONF_DOUBLE_WIDE;
2164
2165 /* Don't disable pipe or pipe PLLs if needed */
b6b5d049
VS		 2166 if (!(pipe == PIPE_A && dev_priv->quirks & QUIRK_PIPEA_FORCE) &&
2167 !(pipe == PIPE_B && dev_priv->quirks & QUIRK_PIPEB_FORCE))
67adc644
VS		 2168 val &= ~PIPECONF_ENABLE;
2169
2170 I915_WRITE(reg, val);
2171 if ((val & PIPECONF_ENABLE) == 0)
2172 intel_wait_for_pipe_off(crtc);
b24e7179
JB		 2173}
2174
693db184
CW		 2175static bool need_vtd_wa(struct drm_device *dev)
2176{
2177#ifdef CONFIG_INTEL_IOMMU
2178 if (INTEL_INFO(dev)->gen >= 6 && intel_iommu_gfx_mapped)
2179 return true;
2180#endif
2181 return false;
2182}
2183
50470bb0 2184unsigned int
6761dd31
TU		 2185intel_tile_height(struct drm_device *dev, uint32_t pixel_format,
2186 uint64_t fb_format_modifier)
a57ce0b2 2187{
6761dd31
TU		 2188 unsigned int tile_height;
2189 uint32_t pixel_bytes;
a57ce0b2 2190
b5d0e9bf
DL		 2191 switch (fb_format_modifier) {
2192 case DRM_FORMAT_MOD_NONE:
2193 tile_height = 1;
2194 break;
2195 case I915_FORMAT_MOD_X_TILED:
2196 tile_height = IS_GEN2(dev) ? 16 : 8;
2197 break;
2198 case I915_FORMAT_MOD_Y_TILED:
2199 tile_height = 32;
2200 break;
2201 case I915_FORMAT_MOD_Yf_TILED:
6761dd31
TU		 2202 pixel_bytes = drm_format_plane_cpp(pixel_format, 0);
2203 switch (pixel_bytes) {
b5d0e9bf 2204 default:
6761dd31 2205 case 1:
b5d0e9bf
DL		 2206 tile_height = 64;
2207 break;
6761dd31
TU		 2208 case 2:
2209 case 4:
b5d0e9bf
DL		 2210 tile_height = 32;
2211 break;
6761dd31 2212 case 8:
b5d0e9bf
DL		 2213 tile_height = 16;
2214 break;
6761dd31 2215 case 16:
b5d0e9bf
DL		 2216 WARN_ONCE(1,
2217 "128-bit pixels are not supported for display!");
2218 tile_height = 16;
2219 break;
2220 }
2221 break;
2222 default:
2223 MISSING_CASE(fb_format_modifier);
2224 tile_height = 1;
2225 break;
2226 }
091df6cb 2227
6761dd31
TU		 2228 return tile_height;
2229}
2230
2231unsigned int
2232intel_fb_align_height(struct drm_device *dev, unsigned int height,
2233 uint32_t pixel_format, uint64_t fb_format_modifier)
2234{
2235 return ALIGN(height, intel_tile_height(dev, pixel_format,
2236 fb_format_modifier));
a57ce0b2
JB		 2237}
2238
f64b98cd
TU		 2239static int
2240intel_fill_fb_ggtt_view(struct i915_ggtt_view *view, struct drm_framebuffer *fb,
2241 const struct drm_plane_state *plane_state)
2242{
50470bb0 2243 struct intel_rotation_info *info = &view->rotation_info;
84fe03f7 2244 unsigned int tile_height, tile_pitch;
50470bb0 2245
f64b98cd
TU		 2246 *view = i915_ggtt_view_normal;
2247
50470bb0
TU		 2248 if (!plane_state)
2249 return 0;
2250
121920fa 2251 if (!intel_rotation_90_or_270(plane_state->rotation))
50470bb0
TU		 2252 return 0;
2253
9abc4648 2254 *view = i915_ggtt_view_rotated;
50470bb0
TU		 2255
2256 info->height = fb->height;
2257 info->pixel_format = fb->pixel_format;
2258 info->pitch = fb->pitches[0];
2259 info->fb_modifier = fb->modifier[0];
2260
84fe03f7
TU		 2261 tile_height = intel_tile_height(fb->dev, fb->pixel_format,
2262 fb->modifier[0]);
2263 tile_pitch = PAGE_SIZE / tile_height;
2264 info->width_pages = DIV_ROUND_UP(fb->pitches[0], tile_pitch);
2265 info->height_pages = DIV_ROUND_UP(fb->height, tile_height);
2266 info->size = info->width_pages * info->height_pages * PAGE_SIZE;
2267
f64b98cd
TU		 2268 return 0;
2269}
2270
4e9a86b6
VS		 2271static unsigned int intel_linear_alignment(struct drm_i915_private *dev_priv)
2272{
2273 if (INTEL_INFO(dev_priv)->gen >= 9)
2274 return 256 * 1024;
985b8bb4
VS		 2275 else if (IS_BROADWATER(dev_priv) || IS_CRESTLINE(dev_priv) ||
2276 IS_VALLEYVIEW(dev_priv))
4e9a86b6
VS		 2277 return 128 * 1024;
2278 else if (INTEL_INFO(dev_priv)->gen >= 4)
2279 return 4 * 1024;
2280 else
44c5905e 2281 return 0;
4e9a86b6
VS		 2282}
2283
127bd2ac 2284int
850c4cdc
TU		 2285intel_pin_and_fence_fb_obj(struct drm_plane *plane,
2286 struct drm_framebuffer *fb,
82bc3b2d 2287 const struct drm_plane_state *plane_state,
91af127f
JH		 2288 struct intel_engine_cs *pipelined,
2289 struct drm_i915_gem_request **pipelined_request)
6b95a207 2290{
850c4cdc 2291 struct drm_device *dev = fb->dev;
ce453d81 2292 struct drm_i915_private *dev_priv = dev->dev_private;
850c4cdc 2293 struct drm_i915_gem_object *obj = intel_fb_obj(fb);
f64b98cd 2294 struct i915_ggtt_view view;
6b95a207
KH		 2295 u32 alignment;
2296 int ret;
2297
ebcdd39e
MR		 2298 WARN_ON(!mutex_is_locked(&dev->struct_mutex));
2299
7b911adc
TU		 2300 switch (fb->modifier[0]) {
2301 case DRM_FORMAT_MOD_NONE:
4e9a86b6 2302 alignment = intel_linear_alignment(dev_priv);
6b95a207 2303 break;
7b911adc 2304 case I915_FORMAT_MOD_X_TILED:
1fada4cc
DL		 2305 if (INTEL_INFO(dev)->gen >= 9)
2306 alignment = 256 * 1024;
2307 else {
2308 /* pin() will align the object as required by fence */
2309 alignment = 0;
2310 }
6b95a207 2311 break;
7b911adc 2312 case I915_FORMAT_MOD_Y_TILED:
1327b9a1
DL		 2313 case I915_FORMAT_MOD_Yf_TILED:
2314 if (WARN_ONCE(INTEL_INFO(dev)->gen < 9,
2315 "Y tiling bo slipped through, driver bug!\n"))
2316 return -EINVAL;
2317 alignment = 1 * 1024 * 1024;
2318 break;
6b95a207 2319 default:
7b911adc
TU		 2320 MISSING_CASE(fb->modifier[0]);
2321 return -EINVAL;
6b95a207
KH		 2322 }
2323
f64b98cd
TU		 2324 ret = intel_fill_fb_ggtt_view(&view, fb, plane_state);
2325 if (ret)
2326 return ret;
2327
693db184
CW		 2328 /* Note that the w/a also requires 64 PTE of padding following the
2329 * bo. We currently fill all unused PTE with the shadow page and so
2330 * we should always have valid PTE following the scanout preventing
2331 * the VT-d warning.
2332 */
2333 if (need_vtd_wa(dev) && alignment < 256 * 1024)
2334 alignment = 256 * 1024;
2335
d6dd6843
PZ		 2336 /*
2337 * Global gtt pte registers are special registers which actually forward
2338 * writes to a chunk of system memory. Which means that there is no risk
2339 * that the register values disappear as soon as we call
2340 * intel_runtime_pm_put(), so it is correct to wrap only the
2341 * pin/unpin/fence and not more.
2342 */
2343 intel_runtime_pm_get(dev_priv);
2344
ce453d81 2345 dev_priv->mm.interruptible = false;
e6617330 2346 ret = i915_gem_object_pin_to_display_plane(obj, alignment, pipelined,
91af127f 2347 pipelined_request, &view);
48b956c5 2348 if (ret)
ce453d81 2349 goto err_interruptible;
6b95a207
KH		 2350
2351 /* Install a fence for tiled scan-out. Pre-i965 always needs a
2352 * fence, whereas 965+ only requires a fence if using
2353 * framebuffer compression. For simplicity, we always install
2354 * a fence as the cost is not that onerous.
2355 */
06d98131 2356 ret = i915_gem_object_get_fence(obj);
842315ee
ML		 2357 if (ret == -EDEADLK) {
2358 /*
2359 * -EDEADLK means there are no free fences
2360 * no pending flips.
2361 *
2362 * This is propagated to atomic, but it uses
2363 * -EDEADLK to force a locking recovery, so
2364 * change the returned error to -EBUSY.
2365 */
2366 ret = -EBUSY;
2367 goto err_unpin;
2368 } else if (ret)
9a5a53b3 2369 goto err_unpin;
1690e1eb 2370
9a5a53b3 2371 i915_gem_object_pin_fence(obj);
6b95a207 2372
ce453d81 2373 dev_priv->mm.interruptible = true;
d6dd6843 2374 intel_runtime_pm_put(dev_priv);
6b95a207 2375 return 0;
48b956c5
CW		 2376
2377err_unpin:
f64b98cd 2378 i915_gem_object_unpin_from_display_plane(obj, &view);
ce453d81
CW		 2379err_interruptible:
2380 dev_priv->mm.interruptible = true;
d6dd6843 2381 intel_runtime_pm_put(dev_priv);
48b956c5 2382 return ret;
6b95a207
KH		 2383}
2384
82bc3b2d
TU		 2385static void intel_unpin_fb_obj(struct drm_framebuffer *fb,
2386 const struct drm_plane_state *plane_state)
1690e1eb 2387{
82bc3b2d 2388 struct drm_i915_gem_object *obj = intel_fb_obj(fb);
f64b98cd
TU		 2389 struct i915_ggtt_view view;
2390 int ret;
82bc3b2d 2391
ebcdd39e
MR		 2392 WARN_ON(!mutex_is_locked(&obj->base.dev->struct_mutex));
2393
f64b98cd
TU		 2394 ret = intel_fill_fb_ggtt_view(&view, fb, plane_state);
2395 WARN_ONCE(ret, "Couldn't get view from plane state!");
2396
1690e1eb 2397 i915_gem_object_unpin_fence(obj);
f64b98cd 2398 i915_gem_object_unpin_from_display_plane(obj, &view);
1690e1eb
CW		 2399}
2400
c2c75131
DV		 2401/* Computes the linear offset to the base tile and adjusts x, y. bytes per pixel
2402 * is assumed to be a power-of-two. */
4e9a86b6
VS		 2403unsigned long intel_gen4_compute_page_offset(struct drm_i915_private *dev_priv,
2404 int *x, int *y,
bc752862
CW		 2405 unsigned int tiling_mode,
2406 unsigned int cpp,
2407 unsigned int pitch)
c2c75131 2408{
bc752862
CW		 2409 if (tiling_mode != I915_TILING_NONE) {
2410 unsigned int tile_rows, tiles;
c2c75131 2411
bc752862
CW		 2412 tile_rows = *y / 8;
2413 *y %= 8;
c2c75131 2414
bc752862
CW		 2415 tiles = *x / (512/cpp);
2416 *x %= 512/cpp;
2417
2418 return tile_rows * pitch * 8 + tiles * 4096;
2419 } else {
4e9a86b6 2420 unsigned int alignment = intel_linear_alignment(dev_priv) - 1;
bc752862
CW		 2421 unsigned int offset;
2422
2423 offset = *y * pitch + *x * cpp;
4e9a86b6
VS		 2424 *y = (offset & alignment) / pitch;
2425 *x = ((offset & alignment) - *y * pitch) / cpp;
2426 return offset & ~alignment;
bc752862 2427 }
c2c75131
DV		 2428}
2429
b35d63fa 2430static int i9xx_format_to_fourcc(int format)
46f297fb
JB		 2431{
2432 switch (format) {
2433 case DISPPLANE_8BPP:
2434 return DRM_FORMAT_C8;
2435 case DISPPLANE_BGRX555:
2436 return DRM_FORMAT_XRGB1555;
2437 case DISPPLANE_BGRX565:
2438 return DRM_FORMAT_RGB565;
2439 default:
2440 case DISPPLANE_BGRX888:
2441 return DRM_FORMAT_XRGB8888;
2442 case DISPPLANE_RGBX888:
2443 return DRM_FORMAT_XBGR8888;
2444 case DISPPLANE_BGRX101010:
2445 return DRM_FORMAT_XRGB2101010;
2446 case DISPPLANE_RGBX101010:
2447 return DRM_FORMAT_XBGR2101010;
2448 }
2449}
2450
bc8d7dff
DL		 2451static int skl_format_to_fourcc(int format, bool rgb_order, bool alpha)
2452{
2453 switch (format) {
2454 case PLANE_CTL_FORMAT_RGB_565:
2455 return DRM_FORMAT_RGB565;
2456 default:
2457 case PLANE_CTL_FORMAT_XRGB_8888:
2458 if (rgb_order) {
2459 if (alpha)
2460 return DRM_FORMAT_ABGR8888;
2461 else
2462 return DRM_FORMAT_XBGR8888;
2463 } else {
2464 if (alpha)
2465 return DRM_FORMAT_ARGB8888;
2466 else
2467 return DRM_FORMAT_XRGB8888;
2468 }
2469 case PLANE_CTL_FORMAT_XRGB_2101010:
2470 if (rgb_order)
2471 return DRM_FORMAT_XBGR2101010;
2472 else
2473 return DRM_FORMAT_XRGB2101010;
2474 }
2475}
2476
5724dbd1 2477static bool
f6936e29
DV		 2478intel_alloc_initial_plane_obj(struct intel_crtc *crtc,
2479 struct intel_initial_plane_config *plane_config)
46f297fb
JB		 2480{
2481 struct drm_device *dev = crtc->base.dev;
2482 struct drm_i915_gem_object *obj = NULL;
2483 struct drm_mode_fb_cmd2 mode_cmd = { 0 };
2d14030b 2484 struct drm_framebuffer *fb = &plane_config->fb->base;
f37b5c2b
DV		 2485 u32 base_aligned = round_down(plane_config->base, PAGE_SIZE);
2486 u32 size_aligned = round_up(plane_config->base + plane_config->size,
2487 PAGE_SIZE);
2488
2489 size_aligned -= base_aligned;
46f297fb 2490
ff2652ea
CW		 2491 if (plane_config->size == 0)
2492 return false;
2493
f37b5c2b
DV		 2494 obj = i915_gem_object_create_stolen_for_preallocated(dev,
2495 base_aligned,
2496 base_aligned,
2497 size_aligned);
46f297fb 2498 if (!obj)
484b41dd 2499 return false;
46f297fb 2500
49af449b
DL		 2501 obj->tiling_mode = plane_config->tiling;
2502 if (obj->tiling_mode == I915_TILING_X)
6bf129df 2503 obj->stride = fb->pitches[0];
46f297fb 2504
6bf129df
DL		 2505 mode_cmd.pixel_format = fb->pixel_format;
2506 mode_cmd.width = fb->width;
2507 mode_cmd.height = fb->height;
2508 mode_cmd.pitches[0] = fb->pitches[0];
18c5247e
DV		 2509 mode_cmd.modifier[0] = fb->modifier[0];
2510 mode_cmd.flags = DRM_MODE_FB_MODIFIERS;
46f297fb
JB		 2511
2512 mutex_lock(&dev->struct_mutex);
6bf129df 2513 if (intel_framebuffer_init(dev, to_intel_framebuffer(fb),
484b41dd 2514 &mode_cmd, obj)) {
46f297fb
JB		 2515 DRM_DEBUG_KMS("intel fb init failed\n");
2516 goto out_unref_obj;
2517 }
46f297fb 2518 mutex_unlock(&dev->struct_mutex);
484b41dd 2519
f6936e29 2520 DRM_DEBUG_KMS("initial plane fb obj %p\n", obj);
484b41dd 2521 return true;
46f297fb
JB		 2522
2523out_unref_obj:
2524 drm_gem_object_unreference(&obj->base);
2525 mutex_unlock(&dev->struct_mutex);
484b41dd
JB		 2526 return false;
2527}
2528
afd65eb4
MR		 2529/* Update plane->state->fb to match plane->fb after driver-internal updates */
2530static void
2531update_state_fb(struct drm_plane *plane)
2532{
2533 if (plane->fb == plane->state->fb)
2534 return;
2535
2536 if (plane->state->fb)
2537 drm_framebuffer_unreference(plane->state->fb);
2538 plane->state->fb = plane->fb;
2539 if (plane->state->fb)
2540 drm_framebuffer_reference(plane->state->fb);
2541}
2542
5724dbd1 2543static void
f6936e29
DV		 2544intel_find_initial_plane_obj(struct intel_crtc *intel_crtc,
2545 struct intel_initial_plane_config *plane_config)
484b41dd
JB		 2546{
2547 struct drm_device *dev = intel_crtc->base.dev;
d9ceb816 2548 struct drm_i915_private *dev_priv = dev->dev_private;
484b41dd
JB		 2549 struct drm_crtc *c;
2550 struct intel_crtc *i;
2ff8fde1 2551 struct drm_i915_gem_object *obj;
88595ac9 2552 struct drm_plane *primary = intel_crtc->base.primary;
be5651f2 2553 struct drm_plane_state *plane_state = primary->state;
88595ac9 2554 struct drm_framebuffer *fb;
484b41dd 2555
2d14030b 2556 if (!plane_config->fb)
484b41dd
JB		 2557 return;
2558
f6936e29 2559 if (intel_alloc_initial_plane_obj(intel_crtc, plane_config)) {
88595ac9
DV		 2560 fb = &plane_config->fb->base;
2561 goto valid_fb;
f55548b5 2562 }
484b41dd 2563
2d14030b 2564 kfree(plane_config->fb);
484b41dd
JB		 2565
2566 /*
2567 * Failed to alloc the obj, check to see if we should share
2568 * an fb with another CRTC instead
2569 */
70e1e0ec 2570 for_each_crtc(dev, c) {
484b41dd
JB		 2571 i = to_intel_crtc(c);
2572
2573 if (c == &intel_crtc->base)
2574 continue;
2575
2ff8fde1
MR		 2576 if (!i->active)
2577 continue;
2578
88595ac9
DV		 2579 fb = c->primary->fb;
2580 if (!fb)
484b41dd
JB		 2581 continue;
2582
88595ac9 2583 obj = intel_fb_obj(fb);
2ff8fde1 2584 if (i915_gem_obj_ggtt_offset(obj) == plane_config->base) {
88595ac9
DV		 2585 drm_framebuffer_reference(fb);
2586 goto valid_fb;
484b41dd
JB		 2587 }
2588 }
88595ac9
DV		 2589
2590 return;
2591
2592valid_fb:
be5651f2
ML		 2593 plane_state->src_x = plane_state->src_y = 0;
2594 plane_state->src_w = fb->width << 16;
2595 plane_state->src_h = fb->height << 16;
2596
2597 plane_state->crtc_x = plane_state->src_y = 0;
2598 plane_state->crtc_w = fb->width;
2599 plane_state->crtc_h = fb->height;
2600
88595ac9
DV		 2601 obj = intel_fb_obj(fb);
2602 if (obj->tiling_mode != I915_TILING_NONE)
2603 dev_priv->preserve_bios_swizzle = true;
2604
be5651f2
ML		 2605 drm_framebuffer_reference(fb);
2606 primary->fb = primary->state->fb = fb;
36750f28 2607 primary->crtc = primary->state->crtc = &intel_crtc->base;
36750f28 2608 intel_crtc->base.state->plane_mask |= (1 << drm_plane_index(primary));
a9ff8714 2609 obj->frontbuffer_bits |= to_intel_plane(primary)->frontbuffer_bit;
46f297fb
JB		 2610}
2611
29b9bde6
DV		 2612static void i9xx_update_primary_plane(struct drm_crtc *crtc,
2613 struct drm_framebuffer *fb,
2614 int x, int y)
81255565
JB		 2615{
2616 struct drm_device *dev = crtc->dev;
2617 struct drm_i915_private *dev_priv = dev->dev_private;
2618 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
b70709a6
ML		 2619 struct drm_plane *primary = crtc->primary;
2620 bool visible = to_intel_plane_state(primary->state)->visible;
c9ba6fad 2621 struct drm_i915_gem_object *obj;
81255565 2622 int plane = intel_crtc->plane;
e506a0c6 2623 unsigned long linear_offset;
81255565 2624 u32 dspcntr;
f45651ba 2625 u32 reg = DSPCNTR(plane);
48404c1e 2626 int pixel_size;
f45651ba 2627
b70709a6 2628 if (!visible || !fb) {
fdd508a6
VS		 2629 I915_WRITE(reg, 0);
2630 if (INTEL_INFO(dev)->gen >= 4)
2631 I915_WRITE(DSPSURF(plane), 0);
2632 else
2633 I915_WRITE(DSPADDR(plane), 0);
2634 POSTING_READ(reg);
2635 return;
2636 }
2637
c9ba6fad
VS		 2638 obj = intel_fb_obj(fb);
2639 if (WARN_ON(obj == NULL))
2640 return;
2641
2642 pixel_size = drm_format_plane_cpp(fb->pixel_format, 0);
2643
f45651ba
VS		 2644 dspcntr = DISPPLANE_GAMMA_ENABLE;
2645
fdd508a6 2646 dspcntr |= DISPLAY_PLANE_ENABLE;
f45651ba
VS		 2647
2648 if (INTEL_INFO(dev)->gen < 4) {
2649 if (intel_crtc->pipe == PIPE_B)
2650 dspcntr |= DISPPLANE_SEL_PIPE_B;
2651
2652 /* pipesrc and dspsize control the size that is scaled from,
2653 * which should always be the user's requested size.
2654 */
2655 I915_WRITE(DSPSIZE(plane),
6e3c9717
ACO		 2656 ((intel_crtc->config->pipe_src_h - 1) << 16) |
2657 (intel_crtc->config->pipe_src_w - 1));
f45651ba 2658 I915_WRITE(DSPPOS(plane), 0);
c14b0485
VS		 2659 } else if (IS_CHERRYVIEW(dev) && plane == PLANE_B) {
2660 I915_WRITE(PRIMSIZE(plane),
6e3c9717
ACO		 2661 ((intel_crtc->config->pipe_src_h - 1) << 16) |
2662 (intel_crtc->config->pipe_src_w - 1));
c14b0485
VS		 2663 I915_WRITE(PRIMPOS(plane), 0);
2664 I915_WRITE(PRIMCNSTALPHA(plane), 0);
f45651ba 2665 }
81255565 2666
57779d06
VS		 2667 switch (fb->pixel_format) {
2668 case DRM_FORMAT_C8:
81255565
JB		 2669 dspcntr |= DISPPLANE_8BPP;
2670 break;
57779d06 2671 case DRM_FORMAT_XRGB1555:
57779d06 2672 dspcntr |= DISPPLANE_BGRX555;
81255565 2673 break;
57779d06
VS		 2674 case DRM_FORMAT_RGB565:
2675 dspcntr |= DISPPLANE_BGRX565;
2676 break;
2677 case DRM_FORMAT_XRGB8888:
57779d06
VS		 2678 dspcntr |= DISPPLANE_BGRX888;
2679 break;
2680 case DRM_FORMAT_XBGR8888:
57779d06
VS		 2681 dspcntr |= DISPPLANE_RGBX888;
2682 break;
2683 case DRM_FORMAT_XRGB2101010:
57779d06
VS		 2684 dspcntr |= DISPPLANE_BGRX101010;
2685 break;
2686 case DRM_FORMAT_XBGR2101010:
57779d06 2687 dspcntr |= DISPPLANE_RGBX101010;
81255565
JB		 2688 break;
2689 default:
baba133a 2690 BUG();
81255565 2691 }
57779d06 2692
f45651ba
VS		 2693 if (INTEL_INFO(dev)->gen >= 4 &&
2694 obj->tiling_mode != I915_TILING_NONE)
2695 dspcntr |= DISPPLANE_TILED;
81255565 2696
de1aa629
VS		 2697 if (IS_G4X(dev))
2698 dspcntr |= DISPPLANE_TRICKLE_FEED_DISABLE;
2699
b9897127 2700 linear_offset = y * fb->pitches[0] + x * pixel_size;
81255565 2701
c2c75131
DV		 2702 if (INTEL_INFO(dev)->gen >= 4) {
2703 intel_crtc->dspaddr_offset =
4e9a86b6
VS		 2704 intel_gen4_compute_page_offset(dev_priv,
2705 &x, &y, obj->tiling_mode,
b9897127 2706 pixel_size,
bc752862 2707 fb->pitches[0]);
c2c75131
DV		 2708 linear_offset -= intel_crtc->dspaddr_offset;
2709 } else {
e506a0c6 2710 intel_crtc->dspaddr_offset = linear_offset;
c2c75131 2711 }
e506a0c6 2712
8e7d688b 2713 if (crtc->primary->state->rotation == BIT(DRM_ROTATE_180)) {
48404c1e
SJ		 2714 dspcntr |= DISPPLANE_ROTATE_180;
2715
6e3c9717
ACO		 2716 x += (intel_crtc->config->pipe_src_w - 1);
2717 y += (intel_crtc->config->pipe_src_h - 1);
48404c1e
SJ		 2718
2719 /* Finding the last pixel of the last line of the display
2720 data and adding to linear_offset*/
2721 linear_offset +=
6e3c9717
ACO		 2722 (intel_crtc->config->pipe_src_h - 1) * fb->pitches[0] +
2723 (intel_crtc->config->pipe_src_w - 1) * pixel_size;
48404c1e
SJ		 2724 }
2725
2726 I915_WRITE(reg, dspcntr);
2727
01f2c773 2728 I915_WRITE(DSPSTRIDE(plane), fb->pitches[0]);
a6c45cf0 2729 if (INTEL_INFO(dev)->gen >= 4) {
85ba7b7d
DV		 2730 I915_WRITE(DSPSURF(plane),
2731 i915_gem_obj_ggtt_offset(obj) + intel_crtc->dspaddr_offset);
5eddb70b 2732 I915_WRITE(DSPTILEOFF(plane), (y << 16) | x);
e506a0c6 2733 I915_WRITE(DSPLINOFF(plane), linear_offset);
5eddb70b 2734 } else
f343c5f6 2735 I915_WRITE(DSPADDR(plane), i915_gem_obj_ggtt_offset(obj) + linear_offset);
5eddb70b 2736 POSTING_READ(reg);
17638cd6
JB		 2737}
2738
29b9bde6
DV		 2739static void ironlake_update_primary_plane(struct drm_crtc *crtc,
2740 struct drm_framebuffer *fb,
2741 int x, int y)
17638cd6
JB		 2742{
2743 struct drm_device *dev = crtc->dev;
2744 struct drm_i915_private *dev_priv = dev->dev_private;
2745 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
b70709a6
ML		 2746 struct drm_plane *primary = crtc->primary;
2747 bool visible = to_intel_plane_state(primary->state)->visible;
c9ba6fad 2748 struct drm_i915_gem_object *obj;
17638cd6 2749 int plane = intel_crtc->plane;
e506a0c6 2750 unsigned long linear_offset;
17638cd6 2751 u32 dspcntr;
f45651ba 2752 u32 reg = DSPCNTR(plane);
48404c1e 2753 int pixel_size;
f45651ba 2754
b70709a6 2755 if (!visible || !fb) {
fdd508a6
VS		 2756 I915_WRITE(reg, 0);
2757 I915_WRITE(DSPSURF(plane), 0);
2758 POSTING_READ(reg);
2759 return;
2760 }
2761
c9ba6fad
VS		 2762 obj = intel_fb_obj(fb);
2763 if (WARN_ON(obj == NULL))
2764 return;
2765
2766 pixel_size = drm_format_plane_cpp(fb->pixel_format, 0);
2767
f45651ba
VS		 2768 dspcntr = DISPPLANE_GAMMA_ENABLE;
2769
fdd508a6 2770 dspcntr |= DISPLAY_PLANE_ENABLE;
f45651ba
VS		 2771
2772 if (IS_HASWELL(dev) || IS_BROADWELL(dev))
2773 dspcntr |= DISPPLANE_PIPE_CSC_ENABLE;
17638cd6 2774
57779d06
VS		 2775 switch (fb->pixel_format) {
2776 case DRM_FORMAT_C8:
17638cd6
JB		 2777 dspcntr |= DISPPLANE_8BPP;
2778 break;
57779d06
VS		 2779 case DRM_FORMAT_RGB565:
2780 dspcntr |= DISPPLANE_BGRX565;
17638cd6 2781 break;
57779d06 2782 case DRM_FORMAT_XRGB8888:
57779d06
VS		 2783 dspcntr |= DISPPLANE_BGRX888;
2784 break;
2785 case DRM_FORMAT_XBGR8888:
57779d06
VS		 2786 dspcntr |= DISPPLANE_RGBX888;
2787 break;
2788 case DRM_FORMAT_XRGB2101010:
57779d06
VS		 2789 dspcntr |= DISPPLANE_BGRX101010;
2790 break;
2791 case DRM_FORMAT_XBGR2101010:
57779d06 2792 dspcntr |= DISPPLANE_RGBX101010;
17638cd6
JB		 2793 break;
2794 default:
baba133a 2795 BUG();
17638cd6
JB		 2796 }
2797
2798 if (obj->tiling_mode != I915_TILING_NONE)
2799 dspcntr |= DISPPLANE_TILED;
17638cd6 2800
f45651ba 2801 if (!IS_HASWELL(dev) && !IS_BROADWELL(dev))
1f5d76db 2802 dspcntr |= DISPPLANE_TRICKLE_FEED_DISABLE;
17638cd6 2803
b9897127 2804 linear_offset = y * fb->pitches[0] + x * pixel_size;
c2c75131 2805 intel_crtc->dspaddr_offset =
4e9a86b6
VS		 2806 intel_gen4_compute_page_offset(dev_priv,
2807 &x, &y, obj->tiling_mode,
b9897127 2808 pixel_size,
bc752862 2809 fb->pitches[0]);
c2c75131 2810 linear_offset -= intel_crtc->dspaddr_offset;
8e7d688b 2811 if (crtc->primary->state->rotation == BIT(DRM_ROTATE_180)) {
48404c1e
SJ		 2812 dspcntr |= DISPPLANE_ROTATE_180;
2813
2814 if (!IS_HASWELL(dev) && !IS_BROADWELL(dev)) {
6e3c9717
ACO		 2815 x += (intel_crtc->config->pipe_src_w - 1);
2816 y += (intel_crtc->config->pipe_src_h - 1);
48404c1e
SJ		 2817
2818 /* Finding the last pixel of the last line of the display
2819 data and adding to linear_offset*/
2820 linear_offset +=
6e3c9717
ACO		 2821 (intel_crtc->config->pipe_src_h - 1) * fb->pitches[0] +
2822 (intel_crtc->config->pipe_src_w - 1) * pixel_size;
48404c1e
SJ		 2823 }
2824 }
2825
2826 I915_WRITE(reg, dspcntr);
17638cd6 2827
01f2c773 2828 I915_WRITE(DSPSTRIDE(plane), fb->pitches[0]);
85ba7b7d
DV		 2829 I915_WRITE(DSPSURF(plane),
2830 i915_gem_obj_ggtt_offset(obj) + intel_crtc->dspaddr_offset);
b3dc685e 2831 if (IS_HASWELL(dev) || IS_BROADWELL(dev)) {
bc1c91eb
DL		 2832 I915_WRITE(DSPOFFSET(plane), (y << 16) | x);
2833 } else {
2834 I915_WRITE(DSPTILEOFF(plane), (y << 16) | x);
2835 I915_WRITE(DSPLINOFF(plane), linear_offset);
2836 }
17638cd6 2837 POSTING_READ(reg);
17638cd6
JB		 2838}
2839
b321803d
DL		 2840u32 intel_fb_stride_alignment(struct drm_device *dev, uint64_t fb_modifier,
2841 uint32_t pixel_format)
2842{
2843 u32 bits_per_pixel = drm_format_plane_cpp(pixel_format, 0) * 8;
2844
2845 /*
2846 * The stride is either expressed as a multiple of 64 bytes
2847 * chunks for linear buffers or in number of tiles for tiled
2848 * buffers.
2849 */
2850 switch (fb_modifier) {
2851 case DRM_FORMAT_MOD_NONE:
2852 return 64;
2853 case I915_FORMAT_MOD_X_TILED:
2854 if (INTEL_INFO(dev)->gen == 2)
2855 return 128;
2856 return 512;
2857 case I915_FORMAT_MOD_Y_TILED:
2858 /* No need to check for old gens and Y tiling since this is
2859 * about the display engine and those will be blocked before
2860 * we get here.
2861 */
2862 return 128;
2863 case I915_FORMAT_MOD_Yf_TILED:
2864 if (bits_per_pixel == 8)
2865 return 64;
2866 else
2867 return 128;
2868 default:
2869 MISSING_CASE(fb_modifier);
2870 return 64;
2871 }
2872}
2873
121920fa
TU		 2874unsigned long intel_plane_obj_offset(struct intel_plane *intel_plane,
2875 struct drm_i915_gem_object *obj)
2876{
9abc4648 2877 const struct i915_ggtt_view *view = &i915_ggtt_view_normal;
121920fa
TU		 2878
2879 if (intel_rotation_90_or_270(intel_plane->base.state->rotation))
9abc4648 2880 view = &i915_ggtt_view_rotated;
121920fa
TU		 2881
2882 return i915_gem_obj_ggtt_offset_view(obj, view);
2883}
2884
e435d6e5
ML		 2885static void skl_detach_scaler(struct intel_crtc *intel_crtc, int id)
2886{
2887 struct drm_device *dev = intel_crtc->base.dev;
2888 struct drm_i915_private *dev_priv = dev->dev_private;
2889
2890 I915_WRITE(SKL_PS_CTRL(intel_crtc->pipe, id), 0);
2891 I915_WRITE(SKL_PS_WIN_POS(intel_crtc->pipe, id), 0);
2892 I915_WRITE(SKL_PS_WIN_SZ(intel_crtc->pipe, id), 0);
e435d6e5
ML		 2893}
2894
a1b2278e
CK		 2895/*
2896 * This function detaches (aka. unbinds) unused scalers in hardware
2897 */
0583236e 2898static void skl_detach_scalers(struct intel_crtc *intel_crtc)
a1b2278e 2899{
a1b2278e
CK		 2900 struct intel_crtc_scaler_state *scaler_state;
2901 int i;
2902
a1b2278e
CK		 2903 scaler_state = &intel_crtc->config->scaler_state;
2904
2905 /* loop through and disable scalers that aren't in use */
2906 for (i = 0; i < intel_crtc->num_scalers; i++) {
e435d6e5
ML		 2907 if (!scaler_state->scalers[i].in_use)
2908 skl_detach_scaler(intel_crtc, i);
a1b2278e
CK		 2909 }
2910}
2911
6156a456 2912u32 skl_plane_ctl_format(uint32_t pixel_format)
70d21f0e 2913{
6156a456 2914 switch (pixel_format) {
d161cf7a 2915 case DRM_FORMAT_C8:
c34ce3d1 2916 return PLANE_CTL_FORMAT_INDEXED;
70d21f0e 2917 case DRM_FORMAT_RGB565:
c34ce3d1 2918 return PLANE_CTL_FORMAT_RGB_565;
70d21f0e 2919 case DRM_FORMAT_XBGR8888:
c34ce3d1 2920 return PLANE_CTL_FORMAT_XRGB_8888 | PLANE_CTL_ORDER_RGBX;
6156a456 2921 case DRM_FORMAT_XRGB8888:
c34ce3d1 2922 return PLANE_CTL_FORMAT_XRGB_8888;
6156a456
CK		 2923 /*
2924 * XXX: For ARBG/ABGR formats we default to expecting scanout buffers
2925 * to be already pre-multiplied. We need to add a knob (or a different
2926 * DRM_FORMAT) for user-space to configure that.
2927 */
f75fb42a 2928 case DRM_FORMAT_ABGR8888:
c34ce3d1 2929 return PLANE_CTL_FORMAT_XRGB_8888 | PLANE_CTL_ORDER_RGBX |
6156a456 2930 PLANE_CTL_ALPHA_SW_PREMULTIPLY;
6156a456 2931 case DRM_FORMAT_ARGB8888:
c34ce3d1 2932 return PLANE_CTL_FORMAT_XRGB_8888 |
6156a456 2933 PLANE_CTL_ALPHA_SW_PREMULTIPLY;
70d21f0e 2934 case DRM_FORMAT_XRGB2101010:
c34ce3d1 2935 return PLANE_CTL_FORMAT_XRGB_2101010;
70d21f0e 2936 case DRM_FORMAT_XBGR2101010:
c34ce3d1 2937 return PLANE_CTL_ORDER_RGBX | PLANE_CTL_FORMAT_XRGB_2101010;
6156a456 2938 case DRM_FORMAT_YUYV:
c34ce3d1 2939 return PLANE_CTL_FORMAT_YUV422 | PLANE_CTL_YUV422_YUYV;
6156a456 2940 case DRM_FORMAT_YVYU:
c34ce3d1 2941 return PLANE_CTL_FORMAT_YUV422 | PLANE_CTL_YUV422_YVYU;
6156a456 2942 case DRM_FORMAT_UYVY:
c34ce3d1 2943 return PLANE_CTL_FORMAT_YUV422 | PLANE_CTL_YUV422_UYVY;
6156a456 2944 case DRM_FORMAT_VYUY:
c34ce3d1 2945 return PLANE_CTL_FORMAT_YUV422 | PLANE_CTL_YUV422_VYUY;
70d21f0e 2946 default:
4249eeef 2947 MISSING_CASE(pixel_format);
70d21f0e 2948 }
8cfcba41 2949
c34ce3d1 2950 return 0;
6156a456 2951}
70d21f0e 2952
6156a456
CK		 2953u32 skl_plane_ctl_tiling(uint64_t fb_modifier)
2954{
6156a456 2955 switch (fb_modifier) {
30af77c4 2956 case DRM_FORMAT_MOD_NONE:
70d21f0e 2957 break;
30af77c4 2958 case I915_FORMAT_MOD_X_TILED:
c34ce3d1 2959 return PLANE_CTL_TILED_X;
b321803d 2960 case I915_FORMAT_MOD_Y_TILED:
c34ce3d1 2961 return PLANE_CTL_TILED_Y;
b321803d 2962 case I915_FORMAT_MOD_Yf_TILED:
c34ce3d1 2963 return PLANE_CTL_TILED_YF;
70d21f0e 2964 default:
6156a456 2965 MISSING_CASE(fb_modifier);
70d21f0e 2966 }
8cfcba41 2967
c34ce3d1 2968 return 0;
6156a456 2969}
70d21f0e 2970
6156a456
CK		 2971u32 skl_plane_ctl_rotation(unsigned int rotation)
2972{
3b7a5119 2973 switch (rotation) {
6156a456
CK		 2974 case BIT(DRM_ROTATE_0):
2975 break;
1e8df167
SJ		 2976 /*
2977 * DRM_ROTATE_ is counter clockwise to stay compatible with Xrandr
2978 * while i915 HW rotation is clockwise, thats why this swapping.
2979 */
3b7a5119 2980 case BIT(DRM_ROTATE_90):
1e8df167 2981 return PLANE_CTL_ROTATE_270;
3b7a5119 2982 case BIT(DRM_ROTATE_180):
c34ce3d1 2983 return PLANE_CTL_ROTATE_180;
3b7a5119 2984 case BIT(DRM_ROTATE_270):
1e8df167 2985 return PLANE_CTL_ROTATE_90;
6156a456
CK		 2986 default:
2987 MISSING_CASE(rotation);
2988 }
2989
c34ce3d1 2990 return 0;
6156a456
CK		 2991}
2992
2993static void skylake_update_primary_plane(struct drm_crtc *crtc,
2994 struct drm_framebuffer *fb,
2995 int x, int y)
2996{
2997 struct drm_device *dev = crtc->dev;
2998 struct drm_i915_private *dev_priv = dev->dev_private;
2999 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
b70709a6
ML		 3000 struct drm_plane *plane = crtc->primary;
3001 bool visible = to_intel_plane_state(plane->state)->visible;
6156a456
CK		 3002 struct drm_i915_gem_object *obj;
3003 int pipe = intel_crtc->pipe;
3004 u32 plane_ctl, stride_div, stride;
3005 u32 tile_height, plane_offset, plane_size;
3006 unsigned int rotation;
3007 int x_offset, y_offset;
3008 unsigned long surf_addr;
6156a456
CK		 3009 struct intel_crtc_state *crtc_state = intel_crtc->config;
3010 struct intel_plane_state *plane_state;
3011 int src_x = 0, src_y = 0, src_w = 0, src_h = 0;
3012 int dst_x = 0, dst_y = 0, dst_w = 0, dst_h = 0;
3013 int scaler_id = -1;
3014
6156a456
CK		 3015 plane_state = to_intel_plane_state(plane->state);
3016
b70709a6 3017 if (!visible || !fb) {
6156a456
CK		 3018 I915_WRITE(PLANE_CTL(pipe, 0), 0);
3019 I915_WRITE(PLANE_SURF(pipe, 0), 0);
3020 POSTING_READ(PLANE_CTL(pipe, 0));
3021 return;
3b7a5119 3022 }
70d21f0e 3023
6156a456
CK		 3024 plane_ctl = PLANE_CTL_ENABLE |
3025 PLANE_CTL_PIPE_GAMMA_ENABLE |
3026 PLANE_CTL_PIPE_CSC_ENABLE;
3027
3028 plane_ctl |= skl_plane_ctl_format(fb->pixel_format);
3029 plane_ctl |= skl_plane_ctl_tiling(fb->modifier[0]);
3030 plane_ctl |= PLANE_CTL_PLANE_GAMMA_DISABLE;
3031
3032 rotation = plane->state->rotation;
3033 plane_ctl |= skl_plane_ctl_rotation(rotation);
3034
b321803d
DL		 3035 obj = intel_fb_obj(fb);
3036 stride_div = intel_fb_stride_alignment(dev, fb->modifier[0],
3037 fb->pixel_format);
3b7a5119
SJ		 3038 surf_addr = intel_plane_obj_offset(to_intel_plane(plane), obj);
3039
6156a456
CK		 3040 /*
3041 * FIXME: intel_plane_state->src, dst aren't set when transitional
3042 * update_plane helpers are called from legacy paths.
3043 * Once full atomic crtc is available, below check can be avoided.
3044 */
3045 if (drm_rect_width(&plane_state->src)) {
3046 scaler_id = plane_state->scaler_id;
3047 src_x = plane_state->src.x1 >> 16;
3048 src_y = plane_state->src.y1 >> 16;
3049 src_w = drm_rect_width(&plane_state->src) >> 16;
3050 src_h = drm_rect_height(&plane_state->src) >> 16;
3051 dst_x = plane_state->dst.x1;
3052 dst_y = plane_state->dst.y1;
3053 dst_w = drm_rect_width(&plane_state->dst);
3054 dst_h = drm_rect_height(&plane_state->dst);
3055
3056 WARN_ON(x != src_x || y != src_y);
3057 } else {
3058 src_w = intel_crtc->config->pipe_src_w;
3059 src_h = intel_crtc->config->pipe_src_h;
3060 }
3061
3b7a5119
SJ		 3062 if (intel_rotation_90_or_270(rotation)) {
3063 /* stride = Surface height in tiles */
2614f17d 3064 tile_height = intel_tile_height(dev, fb->pixel_format,
3b7a5119
SJ		 3065 fb->modifier[0]);
3066 stride = DIV_ROUND_UP(fb->height, tile_height);
6156a456 3067 x_offset = stride * tile_height - y - src_h;
3b7a5119 3068 y_offset = x;
6156a456 3069 plane_size = (src_w - 1) << 16 | (src_h - 1);
3b7a5119
SJ		 3070 } else {
3071 stride = fb->pitches[0] / stride_div;
3072 x_offset = x;
3073 y_offset = y;
6156a456 3074 plane_size = (src_h - 1) << 16 | (src_w - 1);
3b7a5119
SJ		 3075 }
3076 plane_offset = y_offset << 16 | x_offset;
b321803d 3077
70d21f0e 3078 I915_WRITE(PLANE_CTL(pipe, 0), plane_ctl);
3b7a5119
SJ		 3079 I915_WRITE(PLANE_OFFSET(pipe, 0), plane_offset);
3080 I915_WRITE(PLANE_SIZE(pipe, 0), plane_size);
3081 I915_WRITE(PLANE_STRIDE(pipe, 0), stride);
6156a456
CK		 3082
3083 if (scaler_id >= 0) {
3084 uint32_t ps_ctrl = 0;
3085
3086 WARN_ON(!dst_w || !dst_h);
3087 ps_ctrl = PS_SCALER_EN | PS_PLANE_SEL(0) |
3088 crtc_state->scaler_state.scalers[scaler_id].mode;
3089 I915_WRITE(SKL_PS_CTRL(pipe, scaler_id), ps_ctrl);
3090 I915_WRITE(SKL_PS_PWR_GATE(pipe, scaler_id), 0);
3091 I915_WRITE(SKL_PS_WIN_POS(pipe, scaler_id), (dst_x << 16) | dst_y);
3092 I915_WRITE(SKL_PS_WIN_SZ(pipe, scaler_id), (dst_w << 16) | dst_h);
3093 I915_WRITE(PLANE_POS(pipe, 0), 0);
3094 } else {
3095 I915_WRITE(PLANE_POS(pipe, 0), (dst_y << 16) | dst_x);
3096 }
3097
121920fa 3098 I915_WRITE(PLANE_SURF(pipe, 0), surf_addr);
70d21f0e
DL		 3099
3100 POSTING_READ(PLANE_SURF(pipe, 0));
3101}
3102
17638cd6
JB		 3103/* Assume fb object is pinned & idle & fenced and just update base pointers */
3104static int
3105intel_pipe_set_base_atomic(struct drm_crtc *crtc, struct drm_framebuffer *fb,
3106 int x, int y, enum mode_set_atomic state)
3107{
3108 struct drm_device *dev = crtc->dev;
3109 struct drm_i915_private *dev_priv = dev->dev_private;
17638cd6 3110
ff2a3117 3111 if (dev_priv->fbc.disable_fbc)
7733b49b 3112 dev_priv->fbc.disable_fbc(dev_priv);
81255565 3113
29b9bde6
DV		 3114 dev_priv->display.update_primary_plane(crtc, fb, x, y);
3115
3116 return 0;
81255565
JB		 3117}
3118
7514747d 3119static void intel_complete_page_flips(struct drm_device *dev)
96a02917 3120{
96a02917
VS		 3121 struct drm_crtc *crtc;
3122
70e1e0ec 3123 for_each_crtc(dev, crtc) {
96a02917
VS		 3124 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3125 enum plane plane = intel_crtc->plane;
3126
3127 intel_prepare_page_flip(dev, plane);
3128 intel_finish_page_flip_plane(dev, plane);
3129 }
7514747d
VS		 3130}
3131
3132static void intel_update_primary_planes(struct drm_device *dev)
3133{
3134 struct drm_i915_private *dev_priv = dev->dev_private;
3135 struct drm_crtc *crtc;
96a02917 3136
70e1e0ec 3137 for_each_crtc(dev, crtc) {
96a02917
VS		 3138 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3139
51fd371b 3140 drm_modeset_lock(&crtc->mutex, NULL);
947fdaad
CW		 3141 /*
3142 * FIXME: Once we have proper support for primary planes (and
3143 * disabling them without disabling the entire crtc) allow again
66e514c1 3144 * a NULL crtc->primary->fb.
947fdaad 3145 */
f4510a27 3146 if (intel_crtc->active && crtc->primary->fb)
262ca2b0 3147 dev_priv->display.update_primary_plane(crtc,
66e514c1 3148 crtc->primary->fb,
262ca2b0
MR		 3149 crtc->x,
3150 crtc->y);
51fd371b 3151 drm_modeset_unlock(&crtc->mutex);
96a02917
VS		 3152 }
3153}
3154
7514747d
VS		 3155void intel_prepare_reset(struct drm_device *dev)
3156{
3157 /* no reset support for gen2 */
3158 if (IS_GEN2(dev))
3159 return;
3160
3161 /* reset doesn't touch the display */
3162 if (INTEL_INFO(dev)->gen >= 5 || IS_G4X(dev))
3163 return;
3164
3165 drm_modeset_lock_all(dev);
f98ce92f
VS		 3166 /*
3167 * Disabling the crtcs gracefully seems nicer. Also the
3168 * g33 docs say we should at least disable all the planes.
3169 */
6b72d486 3170 intel_display_suspend(dev);
7514747d
VS		 3171}
3172
3173void intel_finish_reset(struct drm_device *dev)
3174{
3175 struct drm_i915_private *dev_priv = to_i915(dev);
3176
3177 /*
3178 * Flips in the rings will be nuked by the reset,
3179 * so complete all pending flips so that user space
3180 * will get its events and not get stuck.
3181 */
3182 intel_complete_page_flips(dev);
3183
3184 /* no reset support for gen2 */
3185 if (IS_GEN2(dev))
3186 return;
3187
3188 /* reset doesn't touch the display */
3189 if (INTEL_INFO(dev)->gen >= 5 || IS_G4X(dev)) {
3190 /*
3191 * Flips in the rings have been nuked by the reset,
3192 * so update the base address of all primary
3193 * planes to the the last fb to make sure we're
3194 * showing the correct fb after a reset.
3195 */
3196 intel_update_primary_planes(dev);
3197 return;
3198 }
3199
3200 /*
3201 * The display has been reset as well,
3202 * so need a full re-initialization.
3203 */
3204 intel_runtime_pm_disable_interrupts(dev_priv);
3205 intel_runtime_pm_enable_interrupts(dev_priv);
3206
3207 intel_modeset_init_hw(dev);
3208
3209 spin_lock_irq(&dev_priv->irq_lock);
3210 if (dev_priv->display.hpd_irq_setup)
3211 dev_priv->display.hpd_irq_setup(dev);
3212 spin_unlock_irq(&dev_priv->irq_lock);
3213
043e9bda 3214 intel_display_resume(dev);
7514747d
VS		 3215
3216 intel_hpd_init(dev_priv);
3217
3218 drm_modeset_unlock_all(dev);
3219}
3220
2e2f351d 3221static void
14667a4b
CW		 3222intel_finish_fb(struct drm_framebuffer *old_fb)
3223{
2ff8fde1 3224 struct drm_i915_gem_object *obj = intel_fb_obj(old_fb);
2e2f351d 3225 struct drm_i915_private *dev_priv = to_i915(obj->base.dev);
14667a4b
CW		 3226 bool was_interruptible = dev_priv->mm.interruptible;
3227 int ret;
3228
14667a4b
CW		 3229 /* Big Hammer, we also need to ensure that any pending
3230 * MI_WAIT_FOR_EVENT inside a user batch buffer on the
3231 * current scanout is retired before unpinning the old
2e2f351d
CW		 3232 * framebuffer. Note that we rely on userspace rendering
3233 * into the buffer attached to the pipe they are waiting
3234 * on. If not, userspace generates a GPU hang with IPEHR
3235 * point to the MI_WAIT_FOR_EVENT.
14667a4b
CW		 3236 *
3237 * This should only fail upon a hung GPU, in which case we
3238 * can safely continue.
3239 */
3240 dev_priv->mm.interruptible = false;
2e2f351d 3241 ret = i915_gem_object_wait_rendering(obj, true);
14667a4b
CW		 3242 dev_priv->mm.interruptible = was_interruptible;
3243
2e2f351d 3244 WARN_ON(ret);
14667a4b
CW		 3245}
3246
7d5e3799
CW		 3247static bool intel_crtc_has_pending_flip(struct drm_crtc *crtc)
3248{
3249 struct drm_device *dev = crtc->dev;
3250 struct drm_i915_private *dev_priv = dev->dev_private;
3251 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
7d5e3799
CW		 3252 bool pending;
3253
3254 if (i915_reset_in_progress(&dev_priv->gpu_error) ||
3255 intel_crtc->reset_counter != atomic_read(&dev_priv->gpu_error.reset_counter))
3256 return false;
3257
5e2d7afc 3258 spin_lock_irq(&dev->event_lock);
7d5e3799 3259 pending = to_intel_crtc(crtc)->unpin_work != NULL;
5e2d7afc 3260 spin_unlock_irq(&dev->event_lock);
7d5e3799
CW		 3261
3262 return pending;
3263}
3264
e30e8f75
GP		 3265static void intel_update_pipe_size(struct intel_crtc *crtc)
3266{
3267 struct drm_device *dev = crtc->base.dev;
3268 struct drm_i915_private *dev_priv = dev->dev_private;
3269 const struct drm_display_mode *adjusted_mode;
3270
3271 if (!i915.fastboot)
3272 return;
3273
3274 /*
3275 * Update pipe size and adjust fitter if needed: the reason for this is
3276 * that in compute_mode_changes we check the native mode (not the pfit
3277 * mode) to see if we can flip rather than do a full mode set. In the
3278 * fastboot case, we'll flip, but if we don't update the pipesrc and
3279 * pfit state, we'll end up with a big fb scanned out into the wrong
3280 * sized surface.
3281 *
3282 * To fix this properly, we need to hoist the checks up into
3283 * compute_mode_changes (or above), check the actual pfit state and
3284 * whether the platform allows pfit disable with pipe active, and only
3285 * then update the pipesrc and pfit state, even on the flip path.
3286 */
3287
6e3c9717 3288 adjusted_mode = &crtc->config->base.adjusted_mode;
e30e8f75
GP		 3289
3290 I915_WRITE(PIPESRC(crtc->pipe),
3291 ((adjusted_mode->crtc_hdisplay - 1) << 16) |
3292 (adjusted_mode->crtc_vdisplay - 1));
6e3c9717 3293 if (!crtc->config->pch_pfit.enabled &&
409ee761
ACO		 3294 (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS) ||
3295 intel_pipe_has_type(crtc, INTEL_OUTPUT_EDP))) {
e30e8f75
GP		 3296 I915_WRITE(PF_CTL(crtc->pipe), 0);
3297 I915_WRITE(PF_WIN_POS(crtc->pipe), 0);
3298 I915_WRITE(PF_WIN_SZ(crtc->pipe), 0);
3299 }
6e3c9717
ACO		 3300 crtc->config->pipe_src_w = adjusted_mode->crtc_hdisplay;
3301 crtc->config->pipe_src_h = adjusted_mode->crtc_vdisplay;
e30e8f75
GP		 3302}
3303
5e84e1a4
ZW		 3304static void intel_fdi_normal_train(struct drm_crtc *crtc)
3305{
3306 struct drm_device *dev = crtc->dev;
3307 struct drm_i915_private *dev_priv = dev->dev_private;
3308 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3309 int pipe = intel_crtc->pipe;
3310 u32 reg, temp;
3311
3312 /* enable normal train */
3313 reg = FDI_TX_CTL(pipe);
3314 temp = I915_READ(reg);
61e499bf 3315 if (IS_IVYBRIDGE(dev)) {
357555c0
JB		 3316 temp &= ~FDI_LINK_TRAIN_NONE_IVB;
3317 temp |= FDI_LINK_TRAIN_NONE_IVB | FDI_TX_ENHANCE_FRAME_ENABLE;
61e499bf
KP		 3318 } else {
3319 temp &= ~FDI_LINK_TRAIN_NONE;
3320 temp |= FDI_LINK_TRAIN_NONE | FDI_TX_ENHANCE_FRAME_ENABLE;
357555c0 3321 }
5e84e1a4
ZW		 3322 I915_WRITE(reg, temp);
3323
3324 reg = FDI_RX_CTL(pipe);
3325 temp = I915_READ(reg);
3326 if (HAS_PCH_CPT(dev)) {
3327 temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT;
3328 temp |= FDI_LINK_TRAIN_NORMAL_CPT;
3329 } else {
3330 temp &= ~FDI_LINK_TRAIN_NONE;
3331 temp |= FDI_LINK_TRAIN_NONE;
3332 }
3333 I915_WRITE(reg, temp | FDI_RX_ENHANCE_FRAME_ENABLE);
3334
3335 /* wait one idle pattern time */
3336 POSTING_READ(reg);
3337 udelay(1000);
357555c0
JB		 3338
3339 /* IVB wants error correction enabled */
3340 if (IS_IVYBRIDGE(dev))
3341 I915_WRITE(reg, I915_READ(reg) | FDI_FS_ERRC_ENABLE |
3342 FDI_FE_ERRC_ENABLE);
5e84e1a4
ZW		 3343}
3344
8db9d77b
ZW		 3345/* The FDI link training functions for ILK/Ibexpeak. */
3346static void ironlake_fdi_link_train(struct drm_crtc *crtc)
3347{
3348 struct drm_device *dev = crtc->dev;
3349 struct drm_i915_private *dev_priv = dev->dev_private;
3350 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3351 int pipe = intel_crtc->pipe;
5eddb70b 3352 u32 reg, temp, tries;
8db9d77b 3353
1c8562f6 3354 /* FDI needs bits from pipe first */
0fc932b8 3355 assert_pipe_enabled(dev_priv, pipe);
0fc932b8 3356
e1a44743
AJ		 3357 /* Train 1: umask FDI RX Interrupt symbol_lock and bit_lock bit
3358 for train result */
5eddb70b
CW		 3359 reg = FDI_RX_IMR(pipe);
3360 temp = I915_READ(reg);
e1a44743
AJ		 3361 temp &= ~FDI_RX_SYMBOL_LOCK;
3362 temp &= ~FDI_RX_BIT_LOCK;
5eddb70b
CW		 3363 I915_WRITE(reg, temp);
3364 I915_READ(reg);
e1a44743
AJ		 3365 udelay(150);
3366
8db9d77b 3367 /* enable CPU FDI TX and PCH FDI RX */
5eddb70b
CW		 3368 reg = FDI_TX_CTL(pipe);
3369 temp = I915_READ(reg);
627eb5a3 3370 temp &= ~FDI_DP_PORT_WIDTH_MASK;
6e3c9717 3371 temp |= FDI_DP_PORT_WIDTH(intel_crtc->config->fdi_lanes);
8db9d77b
ZW		 3372 temp &= ~FDI_LINK_TRAIN_NONE;
3373 temp |= FDI_LINK_TRAIN_PATTERN_1;
5eddb70b 3374 I915_WRITE(reg, temp | FDI_TX_ENABLE);
8db9d77b 3375
5eddb70b
CW		 3376 reg = FDI_RX_CTL(pipe);
3377 temp = I915_READ(reg);
8db9d77b
ZW		 3378 temp &= ~FDI_LINK_TRAIN_NONE;
3379 temp |= FDI_LINK_TRAIN_PATTERN_1;
5eddb70b
CW		 3380 I915_WRITE(reg, temp | FDI_RX_ENABLE);
3381
3382 POSTING_READ(reg);
8db9d77b
ZW		 3383 udelay(150);
3384
5b2adf89 3385 /* Ironlake workaround, enable clock pointer after FDI enable*/
8f5718a6
DV		 3386 I915_WRITE(FDI_RX_CHICKEN(pipe), FDI_RX_PHASE_SYNC_POINTER_OVR);
3387 I915_WRITE(FDI_RX_CHICKEN(pipe), FDI_RX_PHASE_SYNC_POINTER_OVR |
3388 FDI_RX_PHASE_SYNC_POINTER_EN);
5b2adf89 3389
5eddb70b 3390 reg = FDI_RX_IIR(pipe);
e1a44743 3391 for (tries = 0; tries < 5; tries++) {
5eddb70b 3392 temp = I915_READ(reg);
8db9d77b
ZW		 3393 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp);
3394
3395 if ((temp & FDI_RX_BIT_LOCK)) {
3396 DRM_DEBUG_KMS("FDI train 1 done.\n");
5eddb70b 3397 I915_WRITE(reg, temp | FDI_RX_BIT_LOCK);
8db9d77b
ZW		 3398 break;
3399 }
8db9d77b 3400 }
e1a44743 3401 if (tries == 5)
5eddb70b 3402 DRM_ERROR("FDI train 1 fail!\n");
8db9d77b
ZW		 3403
3404 /* Train 2 */
5eddb70b
CW		 3405 reg = FDI_TX_CTL(pipe);
3406 temp = I915_READ(reg);
8db9d77b
ZW		 3407 temp &= ~FDI_LINK_TRAIN_NONE;
3408 temp |= FDI_LINK_TRAIN_PATTERN_2;
5eddb70b 3409 I915_WRITE(reg, temp);
8db9d77b 3410
5eddb70b
CW		 3411 reg = FDI_RX_CTL(pipe);
3412 temp = I915_READ(reg);
8db9d77b
ZW		 3413 temp &= ~FDI_LINK_TRAIN_NONE;
3414 temp |= FDI_LINK_TRAIN_PATTERN_2;
5eddb70b 3415 I915_WRITE(reg, temp);
8db9d77b 3416
5eddb70b
CW		 3417 POSTING_READ(reg);
3418 udelay(150);
8db9d77b 3419
5eddb70b 3420 reg = FDI_RX_IIR(pipe);
e1a44743 3421 for (tries = 0; tries < 5; tries++) {
5eddb70b 3422 temp = I915_READ(reg);
8db9d77b
ZW		 3423 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp);
3424
3425 if (temp & FDI_RX_SYMBOL_LOCK) {
5eddb70b 3426 I915_WRITE(reg, temp | FDI_RX_SYMBOL_LOCK);
8db9d77b
ZW		 3427 DRM_DEBUG_KMS("FDI train 2 done.\n");
3428 break;
3429 }
8db9d77b 3430 }
e1a44743 3431 if (tries == 5)
5eddb70b 3432 DRM_ERROR("FDI train 2 fail!\n");
8db9d77b
ZW		 3433
3434 DRM_DEBUG_KMS("FDI train done\n");
5c5313c8 3435
8db9d77b
ZW		 3436}
3437
0206e353 3438static const int snb_b_fdi_train_param[] = {
8db9d77b
ZW		 3439 FDI_LINK_TRAIN_400MV_0DB_SNB_B,
3440 FDI_LINK_TRAIN_400MV_6DB_SNB_B,
3441 FDI_LINK_TRAIN_600MV_3_5DB_SNB_B,
3442 FDI_LINK_TRAIN_800MV_0DB_SNB_B,
3443};
3444
3445/* The FDI link training functions for SNB/Cougarpoint. */
3446static void gen6_fdi_link_train(struct drm_crtc *crtc)
3447{
3448 struct drm_device *dev = crtc->dev;
3449 struct drm_i915_private *dev_priv = dev->dev_private;
3450 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3451 int pipe = intel_crtc->pipe;
fa37d39e 3452 u32 reg, temp, i, retry;
8db9d77b 3453
e1a44743
AJ		 3454 /* Train 1: umask FDI RX Interrupt symbol_lock and bit_lock bit
3455 for train result */
5eddb70b
CW		 3456 reg = FDI_RX_IMR(pipe);
3457 temp = I915_READ(reg);
e1a44743
AJ		 3458 temp &= ~FDI_RX_SYMBOL_LOCK;
3459 temp &= ~FDI_RX_BIT_LOCK;
5eddb70b
CW		 3460 I915_WRITE(reg, temp);
3461
3462 POSTING_READ(reg);
e1a44743
AJ		 3463 udelay(150);
3464
8db9d77b 3465 /* enable CPU FDI TX and PCH FDI RX */
5eddb70b
CW		 3466 reg = FDI_TX_CTL(pipe);
3467 temp = I915_READ(reg);
627eb5a3 3468 temp &= ~FDI_DP_PORT_WIDTH_MASK;
6e3c9717 3469 temp |= FDI_DP_PORT_WIDTH(intel_crtc->config->fdi_lanes);
8db9d77b
ZW		 3470 temp &= ~FDI_LINK_TRAIN_NONE;
3471 temp |= FDI_LINK_TRAIN_PATTERN_1;
3472 temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
3473 /* SNB-B */
3474 temp |= FDI_LINK_TRAIN_400MV_0DB_SNB_B;
5eddb70b 3475 I915_WRITE(reg, temp | FDI_TX_ENABLE);
8db9d77b 3476
d74cf324
DV		 3477 I915_WRITE(FDI_RX_MISC(pipe),
3478 FDI_RX_TP1_TO_TP2_48 | FDI_RX_FDI_DELAY_90);
3479
5eddb70b
CW		 3480 reg = FDI_RX_CTL(pipe);
3481 temp = I915_READ(reg);
8db9d77b
ZW		 3482 if (HAS_PCH_CPT(dev)) {
3483 temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT;
3484 temp |= FDI_LINK_TRAIN_PATTERN_1_CPT;
3485 } else {
3486 temp &= ~FDI_LINK_TRAIN_NONE;
3487 temp |= FDI_LINK_TRAIN_PATTERN_1;
3488 }
5eddb70b
CW		 3489 I915_WRITE(reg, temp | FDI_RX_ENABLE);
3490
3491 POSTING_READ(reg);
8db9d77b
ZW		 3492 udelay(150);
3493
0206e353 3494 for (i = 0; i < 4; i++) {
5eddb70b
CW		 3495 reg = FDI_TX_CTL(pipe);
3496 temp = I915_READ(reg);
8db9d77b
ZW		 3497 temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
3498 temp |= snb_b_fdi_train_param[i];
5eddb70b
CW		 3499 I915_WRITE(reg, temp);
3500
3501 POSTING_READ(reg);
8db9d77b
ZW		 3502 udelay(500);
3503
fa37d39e
SP		 3504 for (retry = 0; retry < 5; retry++) {
3505 reg = FDI_RX_IIR(pipe);
3506 temp = I915_READ(reg);
3507 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp);
3508 if (temp & FDI_RX_BIT_LOCK) {
3509 I915_WRITE(reg, temp | FDI_RX_BIT_LOCK);
3510 DRM_DEBUG_KMS("FDI train 1 done.\n");
3511 break;
3512 }
3513 udelay(50);
8db9d77b 3514 }
fa37d39e
SP		 3515 if (retry < 5)
3516 break;
8db9d77b
ZW		 3517 }
3518 if (i == 4)
5eddb70b 3519 DRM_ERROR("FDI train 1 fail!\n");
8db9d77b
ZW		 3520
3521 /* Train 2 */
5eddb70b
CW		 3522 reg = FDI_TX_CTL(pipe);
3523 temp = I915_READ(reg);
8db9d77b
ZW		 3524 temp &= ~FDI_LINK_TRAIN_NONE;
3525 temp |= FDI_LINK_TRAIN_PATTERN_2;
3526 if (IS_GEN6(dev)) {
3527 temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
3528 /* SNB-B */
3529 temp |= FDI_LINK_TRAIN_400MV_0DB_SNB_B;
3530 }
5eddb70b 3531 I915_WRITE(reg, temp);
8db9d77b 3532
5eddb70b
CW		 3533 reg = FDI_RX_CTL(pipe);
3534 temp = I915_READ(reg);
8db9d77b
ZW		 3535 if (HAS_PCH_CPT(dev)) {
3536 temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT;
3537 temp |= FDI_LINK_TRAIN_PATTERN_2_CPT;
3538 } else {
3539 temp &= ~FDI_LINK_TRAIN_NONE;
3540 temp |= FDI_LINK_TRAIN_PATTERN_2;
3541 }
5eddb70b
CW		 3542 I915_WRITE(reg, temp);
3543
3544 POSTING_READ(reg);
8db9d77b
ZW		 3545 udelay(150);
3546
0206e353 3547 for (i = 0; i < 4; i++) {
5eddb70b
CW		 3548 reg = FDI_TX_CTL(pipe);
3549 temp = I915_READ(reg);
8db9d77b
ZW		 3550 temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
3551 temp |= snb_b_fdi_train_param[i];
5eddb70b
CW		 3552 I915_WRITE(reg, temp);
3553
3554 POSTING_READ(reg);
8db9d77b
ZW		 3555 udelay(500);
3556
fa37d39e
SP		 3557 for (retry = 0; retry < 5; retry++) {
3558 reg = FDI_RX_IIR(pipe);
3559 temp = I915_READ(reg);
3560 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp);
3561 if (temp & FDI_RX_SYMBOL_LOCK) {
3562 I915_WRITE(reg, temp | FDI_RX_SYMBOL_LOCK);
3563 DRM_DEBUG_KMS("FDI train 2 done.\n");
3564 break;
3565 }
3566 udelay(50);
8db9d77b 3567 }
fa37d39e
SP		 3568 if (retry < 5)
3569 break;
8db9d77b
ZW		 3570 }
3571 if (i == 4)
5eddb70b 3572 DRM_ERROR("FDI train 2 fail!\n");
8db9d77b
ZW		 3573
3574 DRM_DEBUG_KMS("FDI train done.\n");
3575}
3576
357555c0
JB		 3577/* Manual link training for Ivy Bridge A0 parts */
3578static void ivb_manual_fdi_link_train(struct drm_crtc *crtc)
3579{
3580 struct drm_device *dev = crtc->dev;
3581 struct drm_i915_private *dev_priv = dev->dev_private;
3582 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3583 int pipe = intel_crtc->pipe;
139ccd3f 3584 u32 reg, temp, i, j;
357555c0
JB		 3585
3586 /* Train 1: umask FDI RX Interrupt symbol_lock and bit_lock bit
3587 for train result */
3588 reg = FDI_RX_IMR(pipe);
3589 temp = I915_READ(reg);
3590 temp &= ~FDI_RX_SYMBOL_LOCK;
3591 temp &= ~FDI_RX_BIT_LOCK;
3592 I915_WRITE(reg, temp);
3593
3594 POSTING_READ(reg);
3595 udelay(150);
3596
01a415fd
DV		 3597 DRM_DEBUG_KMS("FDI_RX_IIR before link train 0x%x\n",
3598 I915_READ(FDI_RX_IIR(pipe)));
3599
139ccd3f
JB		 3600 /* Try each vswing and preemphasis setting twice before moving on */
3601 for (j = 0; j < ARRAY_SIZE(snb_b_fdi_train_param) * 2; j++) {
3602 /* disable first in case we need to retry */
3603 reg = FDI_TX_CTL(pipe);
3604 temp = I915_READ(reg);
3605 temp &= ~(FDI_LINK_TRAIN_AUTO | FDI_LINK_TRAIN_NONE_IVB);
3606 temp &= ~FDI_TX_ENABLE;
3607 I915_WRITE(reg, temp);
357555c0 3608
139ccd3f
JB		 3609 reg = FDI_RX_CTL(pipe);
3610 temp = I915_READ(reg);
3611 temp &= ~FDI_LINK_TRAIN_AUTO;
3612 temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT;
3613 temp &= ~FDI_RX_ENABLE;
3614 I915_WRITE(reg, temp);
357555c0 3615
139ccd3f 3616 /* enable CPU FDI TX and PCH FDI RX */
357555c0
JB		 3617 reg = FDI_TX_CTL(pipe);
3618 temp = I915_READ(reg);
139ccd3f 3619 temp &= ~FDI_DP_PORT_WIDTH_MASK;
6e3c9717 3620 temp |= FDI_DP_PORT_WIDTH(intel_crtc->config->fdi_lanes);
139ccd3f 3621 temp |= FDI_LINK_TRAIN_PATTERN_1_IVB;
357555c0 3622 temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
139ccd3f
JB		 3623 temp |= snb_b_fdi_train_param[j/2];
3624 temp |= FDI_COMPOSITE_SYNC;
3625 I915_WRITE(reg, temp | FDI_TX_ENABLE);
357555c0 3626
139ccd3f
JB		 3627 I915_WRITE(FDI_RX_MISC(pipe),
3628 FDI_RX_TP1_TO_TP2_48 | FDI_RX_FDI_DELAY_90);
357555c0 3629
139ccd3f 3630 reg = FDI_RX_CTL(pipe);
357555c0 3631 temp = I915_READ(reg);
139ccd3f
JB		 3632 temp |= FDI_LINK_TRAIN_PATTERN_1_CPT;
3633 temp |= FDI_COMPOSITE_SYNC;
3634 I915_WRITE(reg, temp | FDI_RX_ENABLE);
357555c0 3635
139ccd3f
JB		 3636 POSTING_READ(reg);
3637 udelay(1); /* should be 0.5us */
357555c0 3638
139ccd3f
JB		 3639 for (i = 0; i < 4; i++) {
3640 reg = FDI_RX_IIR(pipe);
3641 temp = I915_READ(reg);
3642 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp);
357555c0 3643
139ccd3f
JB		 3644 if (temp & FDI_RX_BIT_LOCK ||
3645 (I915_READ(reg) & FDI_RX_BIT_LOCK)) {
3646 I915_WRITE(reg, temp | FDI_RX_BIT_LOCK);
3647 DRM_DEBUG_KMS("FDI train 1 done, level %i.\n",
3648 i);
3649 break;
3650 }
3651 udelay(1); /* should be 0.5us */
3652 }
3653 if (i == 4) {
3654 DRM_DEBUG_KMS("FDI train 1 fail on vswing %d\n", j / 2);
3655 continue;
3656 }
357555c0 3657
139ccd3f 3658 /* Train 2 */
357555c0
JB		 3659 reg = FDI_TX_CTL(pipe);
3660 temp = I915_READ(reg);
139ccd3f
JB		 3661 temp &= ~FDI_LINK_TRAIN_NONE_IVB;
3662 temp |= FDI_LINK_TRAIN_PATTERN_2_IVB;
3663 I915_WRITE(reg, temp);
3664
3665 reg = FDI_RX_CTL(pipe);
3666 temp = I915_READ(reg);
3667 temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT;
3668 temp |= FDI_LINK_TRAIN_PATTERN_2_CPT;
357555c0
JB		 3669 I915_WRITE(reg, temp);
3670
3671 POSTING_READ(reg);
139ccd3f 3672 udelay(2); /* should be 1.5us */
357555c0 3673
139ccd3f
JB		 3674 for (i = 0; i < 4; i++) {
3675 reg = FDI_RX_IIR(pipe);
3676 temp = I915_READ(reg);
3677 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp);
357555c0 3678
139ccd3f
JB		 3679 if (temp & FDI_RX_SYMBOL_LOCK ||
3680 (I915_READ(reg) & FDI_RX_SYMBOL_LOCK)) {
3681 I915_WRITE(reg, temp | FDI_RX_SYMBOL_LOCK);
3682 DRM_DEBUG_KMS("FDI train 2 done, level %i.\n",
3683 i);
3684 goto train_done;
3685 }
3686 udelay(2); /* should be 1.5us */
357555c0 3687 }
139ccd3f
JB		 3688 if (i == 4)
3689 DRM_DEBUG_KMS("FDI train 2 fail on vswing %d\n", j / 2);
357555c0 3690 }
357555c0 3691
139ccd3f 3692train_done:
357555c0
JB		 3693 DRM_DEBUG_KMS("FDI train done.\n");
3694}
3695
88cefb6c 3696static void ironlake_fdi_pll_enable(struct intel_crtc *intel_crtc)
2c07245f 3697{
88cefb6c 3698 struct drm_device *dev = intel_crtc->base.dev;
2c07245f 3699 struct drm_i915_private *dev_priv = dev->dev_private;
2c07245f 3700 int pipe = intel_crtc->pipe;
5eddb70b 3701 u32 reg, temp;
79e53945 3702
c64e311e 3703
c98e9dcf 3704 /* enable PCH FDI RX PLL, wait warmup plus DMI latency */
5eddb70b
CW		 3705 reg = FDI_RX_CTL(pipe);
3706 temp = I915_READ(reg);
627eb5a3 3707 temp &= ~(FDI_DP_PORT_WIDTH_MASK | (0x7 << 16));
6e3c9717 3708 temp |= FDI_DP_PORT_WIDTH(intel_crtc->config->fdi_lanes);
dfd07d72 3709 temp |= (I915_READ(PIPECONF(pipe)) & PIPECONF_BPC_MASK) << 11;
5eddb70b
CW		 3710 I915_WRITE(reg, temp | FDI_RX_PLL_ENABLE);
3711
3712 POSTING_READ(reg);
c98e9dcf
JB		 3713 udelay(200);
3714
3715 /* Switch from Rawclk to PCDclk */
5eddb70b
CW		 3716 temp = I915_READ(reg);
3717 I915_WRITE(reg, temp | FDI_PCDCLK);
3718
3719 POSTING_READ(reg);
c98e9dcf
JB		 3720 udelay(200);
3721
20749730
PZ		 3722 /* Enable CPU FDI TX PLL, always on for Ironlake */
3723 reg = FDI_TX_CTL(pipe);
3724 temp = I915_READ(reg);
3725 if ((temp & FDI_TX_PLL_ENABLE) == 0) {
3726 I915_WRITE(reg, temp | FDI_TX_PLL_ENABLE);
5eddb70b 3727
20749730
PZ		 3728 POSTING_READ(reg);
3729 udelay(100);
6be4a607 3730 }
0e23b99d
JB		 3731}
3732
88cefb6c
DV		 3733static void ironlake_fdi_pll_disable(struct intel_crtc *intel_crtc)
3734{
3735 struct drm_device *dev = intel_crtc->base.dev;
3736 struct drm_i915_private *dev_priv = dev->dev_private;
3737 int pipe = intel_crtc->pipe;
3738 u32 reg, temp;
3739
3740 /* Switch from PCDclk to Rawclk */
3741 reg = FDI_RX_CTL(pipe);
3742 temp = I915_READ(reg);
3743 I915_WRITE(reg, temp & ~FDI_PCDCLK);
3744
3745 /* Disable CPU FDI TX PLL */
3746 reg = FDI_TX_CTL(pipe);
3747 temp = I915_READ(reg);
3748 I915_WRITE(reg, temp & ~FDI_TX_PLL_ENABLE);
3749
3750 POSTING_READ(reg);
3751 udelay(100);
3752
3753 reg = FDI_RX_CTL(pipe);
3754 temp = I915_READ(reg);
3755 I915_WRITE(reg, temp & ~FDI_RX_PLL_ENABLE);
3756
3757 /* Wait for the clocks to turn off. */
3758 POSTING_READ(reg);
3759 udelay(100);
3760}
3761
0fc932b8
JB		 3762static void ironlake_fdi_disable(struct drm_crtc *crtc)
3763{
3764 struct drm_device *dev = crtc->dev;
3765 struct drm_i915_private *dev_priv = dev->dev_private;
3766 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3767 int pipe = intel_crtc->pipe;
3768 u32 reg, temp;
3769
3770 /* disable CPU FDI tx and PCH FDI rx */
3771 reg = FDI_TX_CTL(pipe);
3772 temp = I915_READ(reg);
3773 I915_WRITE(reg, temp & ~FDI_TX_ENABLE);
3774 POSTING_READ(reg);
3775
3776 reg = FDI_RX_CTL(pipe);
3777 temp = I915_READ(reg);
3778 temp &= ~(0x7 << 16);
dfd07d72 3779 temp |= (I915_READ(PIPECONF(pipe)) & PIPECONF_BPC_MASK) << 11;
0fc932b8
JB		 3780 I915_WRITE(reg, temp & ~FDI_RX_ENABLE);
3781
3782 POSTING_READ(reg);
3783 udelay(100);
3784
3785 /* Ironlake workaround, disable clock pointer after downing FDI */
eba905b2 3786 if (HAS_PCH_IBX(dev))
6f06ce18 3787 I915_WRITE(FDI_RX_CHICKEN(pipe), FDI_RX_PHASE_SYNC_POINTER_OVR);
0fc932b8
JB		 3788
3789 /* still set train pattern 1 */
3790 reg = FDI_TX_CTL(pipe);
3791 temp = I915_READ(reg);
3792 temp &= ~FDI_LINK_TRAIN_NONE;
3793 temp |= FDI_LINK_TRAIN_PATTERN_1;
3794 I915_WRITE(reg, temp);
3795
3796 reg = FDI_RX_CTL(pipe);
3797 temp = I915_READ(reg);
3798 if (HAS_PCH_CPT(dev)) {
3799 temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT;
3800 temp |= FDI_LINK_TRAIN_PATTERN_1_CPT;
3801 } else {
3802 temp &= ~FDI_LINK_TRAIN_NONE;
3803 temp |= FDI_LINK_TRAIN_PATTERN_1;
3804 }
3805 /* BPC in FDI rx is consistent with that in PIPECONF */
3806 temp &= ~(0x07 << 16);
dfd07d72 3807 temp |= (I915_READ(PIPECONF(pipe)) & PIPECONF_BPC_MASK) << 11;
0fc932b8
JB		 3808 I915_WRITE(reg, temp);
3809
3810 POSTING_READ(reg);
3811 udelay(100);
3812}
3813
5dce5b93
CW		 3814bool intel_has_pending_fb_unpin(struct drm_device *dev)
3815{
3816 struct intel_crtc *crtc;
3817
3818 /* Note that we don't need to be called with mode_config.lock here
3819 * as our list of CRTC objects is static for the lifetime of the
3820 * device and so cannot disappear as we iterate. Similarly, we can
3821 * happily treat the predicates as racy, atomic checks as userspace
3822 * cannot claim and pin a new fb without at least acquring the
3823 * struct_mutex and so serialising with us.
3824 */
d3fcc808 3825 for_each_intel_crtc(dev, crtc) {
5dce5b93
CW		 3826 if (atomic_read(&crtc->unpin_work_count) == 0)
3827 continue;
3828
3829 if (crtc->unpin_work)
3830 intel_wait_for_vblank(dev, crtc->pipe);
3831
3832 return true;
3833 }
3834
3835 return false;
3836}
3837
d6bbafa1
CW		 3838static void page_flip_completed(struct intel_crtc *intel_crtc)
3839{
3840 struct drm_i915_private *dev_priv = to_i915(intel_crtc->base.dev);
3841 struct intel_unpin_work *work = intel_crtc->unpin_work;
3842
3843 /* ensure that the unpin work is consistent wrt ->pending. */
3844 smp_rmb();
3845 intel_crtc->unpin_work = NULL;
3846
3847 if (work->event)
3848 drm_send_vblank_event(intel_crtc->base.dev,
3849 intel_crtc->pipe,
3850 work->event);
3851
3852 drm_crtc_vblank_put(&intel_crtc->base);
3853
3854 wake_up_all(&dev_priv->pending_flip_queue);
3855 queue_work(dev_priv->wq, &work->work);
3856
3857 trace_i915_flip_complete(intel_crtc->plane,
3858 work->pending_flip_obj);
3859}
3860
46a55d30 3861void intel_crtc_wait_for_pending_flips(struct drm_crtc *crtc)
e6c3a2a6 3862{
0f91128d 3863 struct drm_device *dev = crtc->dev;
5bb61643 3864 struct drm_i915_private *dev_priv = dev->dev_private;
e6c3a2a6 3865
2c10d571 3866 WARN_ON(waitqueue_active(&dev_priv->pending_flip_queue));
9c787942
CW		 3867 if (WARN_ON(wait_event_timeout(dev_priv->pending_flip_queue,
3868 !intel_crtc_has_pending_flip(crtc),
3869 60*HZ) == 0)) {
3870 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2c10d571 3871
5e2d7afc 3872 spin_lock_irq(&dev->event_lock);
9c787942
CW		 3873 if (intel_crtc->unpin_work) {
3874 WARN_ONCE(1, "Removing stuck page flip\n");
3875 page_flip_completed(intel_crtc);
3876 }
5e2d7afc 3877 spin_unlock_irq(&dev->event_lock);
9c787942 3878 }
5bb61643 3879
975d568a
CW		 3880 if (crtc->primary->fb) {
3881 mutex_lock(&dev->struct_mutex);
3882 intel_finish_fb(crtc->primary->fb);
3883 mutex_unlock(&dev->struct_mutex);
3884 }
e6c3a2a6
CW		 3885}
3886
e615efe4
ED		 3887/* Program iCLKIP clock to the desired frequency */
3888static void lpt_program_iclkip(struct drm_crtc *crtc)
3889{
3890 struct drm_device *dev = crtc->dev;
3891 struct drm_i915_private *dev_priv = dev->dev_private;
6e3c9717 3892 int clock = to_intel_crtc(crtc)->config->base.adjusted_mode.crtc_clock;
e615efe4
ED		 3893 u32 divsel, phaseinc, auxdiv, phasedir = 0;
3894 u32 temp;
3895
a580516d 3896 mutex_lock(&dev_priv->sb_lock);
09153000 3897
e615efe4
ED		 3898 /* It is necessary to ungate the pixclk gate prior to programming
3899 * the divisors, and gate it back when it is done.
3900 */
3901 I915_WRITE(PIXCLK_GATE, PIXCLK_GATE_GATE);
3902
3903 /* Disable SSCCTL */
3904 intel_sbi_write(dev_priv, SBI_SSCCTL6,
988d6ee8
PZ		 3905 intel_sbi_read(dev_priv, SBI_SSCCTL6, SBI_ICLK) |
3906 SBI_SSCCTL_DISABLE,
3907 SBI_ICLK);
e615efe4
ED		 3908
3909 /* 20MHz is a corner case which is out of range for the 7-bit divisor */
12d7ceed 3910 if (clock == 20000) {
e615efe4
ED		 3911 auxdiv = 1;
3912 divsel = 0x41;
3913 phaseinc = 0x20;
3914 } else {
3915 /* The iCLK virtual clock root frequency is in MHz,
241bfc38
DL		 3916 * but the adjusted_mode->crtc_clock in in KHz. To get the
3917 * divisors, it is necessary to divide one by another, so we
e615efe4
ED		 3918 * convert the virtual clock precision to KHz here for higher
3919 * precision.
3920 */
3921 u32 iclk_virtual_root_freq = 172800 * 1000;
3922 u32 iclk_pi_range = 64;
3923 u32 desired_divisor, msb_divisor_value, pi_value;
3924
12d7ceed 3925 desired_divisor = (iclk_virtual_root_freq / clock);
e615efe4
ED		 3926 msb_divisor_value = desired_divisor / iclk_pi_range;
3927 pi_value = desired_divisor % iclk_pi_range;
3928
3929 auxdiv = 0;
3930 divsel = msb_divisor_value - 2;
3931 phaseinc = pi_value;
3932 }
3933
3934 /* This should not happen with any sane values */
3935 WARN_ON(SBI_SSCDIVINTPHASE_DIVSEL(divsel) &
3936 ~SBI_SSCDIVINTPHASE_DIVSEL_MASK);
3937 WARN_ON(SBI_SSCDIVINTPHASE_DIR(phasedir) &
3938 ~SBI_SSCDIVINTPHASE_INCVAL_MASK);
3939
3940 DRM_DEBUG_KMS("iCLKIP clock: found settings for %dKHz refresh rate: auxdiv=%x, divsel=%x, phasedir=%x, phaseinc=%x\n",
12d7ceed 3941 clock,
e615efe4
ED		 3942 auxdiv,
3943 divsel,
3944 phasedir,
3945 phaseinc);
3946
3947 /* Program SSCDIVINTPHASE6 */
988d6ee8 3948 temp = intel_sbi_read(dev_priv, SBI_SSCDIVINTPHASE6, SBI_ICLK);
e615efe4
ED		 3949 temp &= ~SBI_SSCDIVINTPHASE_DIVSEL_MASK;
3950 temp |= SBI_SSCDIVINTPHASE_DIVSEL(divsel);
3951 temp &= ~SBI_SSCDIVINTPHASE_INCVAL_MASK;
3952 temp |= SBI_SSCDIVINTPHASE_INCVAL(phaseinc);
3953 temp |= SBI_SSCDIVINTPHASE_DIR(phasedir);
3954 temp |= SBI_SSCDIVINTPHASE_PROPAGATE;
988d6ee8 3955 intel_sbi_write(dev_priv, SBI_SSCDIVINTPHASE6, temp, SBI_ICLK);
e615efe4
ED		 3956
3957 /* Program SSCAUXDIV */
988d6ee8 3958 temp = intel_sbi_read(dev_priv, SBI_SSCAUXDIV6, SBI_ICLK);
e615efe4
ED		 3959 temp &= ~SBI_SSCAUXDIV_FINALDIV2SEL(1);
3960 temp |= SBI_SSCAUXDIV_FINALDIV2SEL(auxdiv);
988d6ee8 3961 intel_sbi_write(dev_priv, SBI_SSCAUXDIV6, temp, SBI_ICLK);
e615efe4
ED		 3962
3963 /* Enable modulator and associated divider */
988d6ee8 3964 temp = intel_sbi_read(dev_priv, SBI_SSCCTL6, SBI_ICLK);
e615efe4 3965 temp &= ~SBI_SSCCTL_DISABLE;
988d6ee8 3966 intel_sbi_write(dev_priv, SBI_SSCCTL6, temp, SBI_ICLK);
e615efe4
ED		 3967
3968 /* Wait for initialization time */
3969 udelay(24);
3970
3971 I915_WRITE(PIXCLK_GATE, PIXCLK_GATE_UNGATE);
09153000 3972
a580516d 3973 mutex_unlock(&dev_priv->sb_lock);
e615efe4
ED		 3974}
3975
275f01b2
DV		 3976static void ironlake_pch_transcoder_set_timings(struct intel_crtc *crtc,
3977 enum pipe pch_transcoder)
3978{
3979 struct drm_device *dev = crtc->base.dev;
3980 struct drm_i915_private *dev_priv = dev->dev_private;
6e3c9717 3981 enum transcoder cpu_transcoder = crtc->config->cpu_transcoder;
275f01b2
DV		 3982
3983 I915_WRITE(PCH_TRANS_HTOTAL(pch_transcoder),
3984 I915_READ(HTOTAL(cpu_transcoder)));
3985 I915_WRITE(PCH_TRANS_HBLANK(pch_transcoder),
3986 I915_READ(HBLANK(cpu_transcoder)));
3987 I915_WRITE(PCH_TRANS_HSYNC(pch_transcoder),
3988 I915_READ(HSYNC(cpu_transcoder)));
3989
3990 I915_WRITE(PCH_TRANS_VTOTAL(pch_transcoder),
3991 I915_READ(VTOTAL(cpu_transcoder)));
3992 I915_WRITE(PCH_TRANS_VBLANK(pch_transcoder),
3993 I915_READ(VBLANK(cpu_transcoder)));
3994 I915_WRITE(PCH_TRANS_VSYNC(pch_transcoder),
3995 I915_READ(VSYNC(cpu_transcoder)));
3996 I915_WRITE(PCH_TRANS_VSYNCSHIFT(pch_transcoder),
3997 I915_READ(VSYNCSHIFT(cpu_transcoder)));
3998}
3999
003632d9 4000static void cpt_set_fdi_bc_bifurcation(struct drm_device *dev, bool enable)
1fbc0d78
DV		 4001{
4002 struct drm_i915_private *dev_priv = dev->dev_private;
4003 uint32_t temp;
4004
4005 temp = I915_READ(SOUTH_CHICKEN1);
003632d9 4006 if (!!(temp & FDI_BC_BIFURCATION_SELECT) == enable)
1fbc0d78
DV		 4007 return;
4008
4009 WARN_ON(I915_READ(FDI_RX_CTL(PIPE_B)) & FDI_RX_ENABLE);
4010 WARN_ON(I915_READ(FDI_RX_CTL(PIPE_C)) & FDI_RX_ENABLE);
4011
003632d9
ACO		 4012 temp &= ~FDI_BC_BIFURCATION_SELECT;
4013 if (enable)
4014 temp |= FDI_BC_BIFURCATION_SELECT;
4015
4016 DRM_DEBUG_KMS("%sabling fdi C rx\n", enable ? "en" : "dis");
1fbc0d78
DV		 4017 I915_WRITE(SOUTH_CHICKEN1, temp);
4018 POSTING_READ(SOUTH_CHICKEN1);
4019}
4020
4021static void ivybridge_update_fdi_bc_bifurcation(struct intel_crtc *intel_crtc)
4022{
4023 struct drm_device *dev = intel_crtc->base.dev;
1fbc0d78
DV		 4024
4025 switch (intel_crtc->pipe) {
4026 case PIPE_A:
4027 break;
4028 case PIPE_B:
6e3c9717 4029 if (intel_crtc->config->fdi_lanes > 2)
003632d9 4030 cpt_set_fdi_bc_bifurcation(dev, false);
1fbc0d78 4031 else
003632d9 4032 cpt_set_fdi_bc_bifurcation(dev, true);
1fbc0d78
DV		 4033
4034 break;
4035 case PIPE_C:
003632d9 4036 cpt_set_fdi_bc_bifurcation(dev, true);
1fbc0d78
DV		 4037
4038 break;
4039 default:
4040 BUG();
4041 }
4042}
4043
f67a559d
JB		 4044/*
4045 * Enable PCH resources required for PCH ports:
4046 * - PCH PLLs
4047 * - FDI training & RX/TX
4048 * - update transcoder timings
4049 * - DP transcoding bits
4050 * - transcoder
4051 */
4052static void ironlake_pch_enable(struct drm_crtc *crtc)
0e23b99d
JB		 4053{
4054 struct drm_device *dev = crtc->dev;
4055 struct drm_i915_private *dev_priv = dev->dev_private;
4056 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
4057 int pipe = intel_crtc->pipe;
ee7b9f93 4058 u32 reg, temp;
2c07245f 4059
ab9412ba 4060 assert_pch_transcoder_disabled(dev_priv, pipe);
e7e164db 4061
1fbc0d78
DV		 4062 if (IS_IVYBRIDGE(dev))
4063 ivybridge_update_fdi_bc_bifurcation(intel_crtc);
4064
cd986abb
DV		 4065 /* Write the TU size bits before fdi link training, so that error
4066 * detection works. */
4067 I915_WRITE(FDI_RX_TUSIZE1(pipe),
4068 I915_READ(PIPE_DATA_M1(pipe)) & TU_SIZE_MASK);
4069
c98e9dcf 4070 /* For PCH output, training FDI link */
674cf967 4071 dev_priv->display.fdi_link_train(crtc);
2c07245f 4072
3ad8a208
DV		 4073 /* We need to program the right clock selection before writing the pixel
4074 * mutliplier into the DPLL. */
303b81e0 4075 if (HAS_PCH_CPT(dev)) {
ee7b9f93 4076 u32 sel;
4b645f14 4077
c98e9dcf 4078 temp = I915_READ(PCH_DPLL_SEL);
11887397
DV		 4079 temp |= TRANS_DPLL_ENABLE(pipe);
4080 sel = TRANS_DPLLB_SEL(pipe);
6e3c9717 4081 if (intel_crtc->config->shared_dpll == DPLL_ID_PCH_PLL_B)
ee7b9f93
JB		 4082 temp |= sel;
4083 else
4084 temp &= ~sel;
c98e9dcf 4085 I915_WRITE(PCH_DPLL_SEL, temp);
c98e9dcf 4086 }
5eddb70b 4087
3ad8a208
DV		 4088 /* XXX: pch pll's can be enabled any time before we enable the PCH
4089 * transcoder, and we actually should do this to not upset any PCH
4090 * transcoder that already use the clock when we share it.
4091 *
4092 * Note that enable_shared_dpll tries to do the right thing, but
4093 * get_shared_dpll unconditionally resets the pll - we need that to have
4094 * the right LVDS enable sequence. */
85b3894f 4095 intel_enable_shared_dpll(intel_crtc);
3ad8a208 4096
d9b6cb56
JB		 4097 /* set transcoder timing, panel must allow it */
4098 assert_panel_unlocked(dev_priv, pipe);
275f01b2 4099 ironlake_pch_transcoder_set_timings(intel_crtc, pipe);
8db9d77b 4100
303b81e0 4101 intel_fdi_normal_train(crtc);
5e84e1a4 4102
c98e9dcf 4103 /* For PCH DP, enable TRANS_DP_CTL */
6e3c9717 4104 if (HAS_PCH_CPT(dev) && intel_crtc->config->has_dp_encoder) {
dfd07d72 4105 u32 bpc = (I915_READ(PIPECONF(pipe)) & PIPECONF_BPC_MASK) >> 5;
5eddb70b
CW		 4106 reg = TRANS_DP_CTL(pipe);
4107 temp = I915_READ(reg);
4108 temp &= ~(TRANS_DP_PORT_SEL_MASK |
220cad3c
EA		 4109 TRANS_DP_SYNC_MASK |
4110 TRANS_DP_BPC_MASK);
e3ef4479 4111 temp |= TRANS_DP_OUTPUT_ENABLE;
9325c9f0 4112 temp |= bpc << 9; /* same format but at 11:9 */
c98e9dcf
JB		 4113
4114 if (crtc->mode.flags & DRM_MODE_FLAG_PHSYNC)
5eddb70b 4115 temp |= TRANS_DP_HSYNC_ACTIVE_HIGH;
c98e9dcf 4116 if (crtc->mode.flags & DRM_MODE_FLAG_PVSYNC)
5eddb70b 4117 temp |= TRANS_DP_VSYNC_ACTIVE_HIGH;
c98e9dcf
JB		 4118
4119 switch (intel_trans_dp_port_sel(crtc)) {
4120 case PCH_DP_B:
5eddb70b 4121 temp |= TRANS_DP_PORT_SEL_B;
c98e9dcf
JB		 4122 break;
4123 case PCH_DP_C:
5eddb70b 4124 temp |= TRANS_DP_PORT_SEL_C;
c98e9dcf
JB		 4125 break;
4126 case PCH_DP_D:
5eddb70b 4127 temp |= TRANS_DP_PORT_SEL_D;
c98e9dcf
JB		 4128 break;
4129 default:
e95d41e1 4130 BUG();
32f9d658 4131 }
2c07245f 4132
5eddb70b 4133 I915_WRITE(reg, temp);
6be4a607 4134 }
b52eb4dc 4135
b8a4f404 4136 ironlake_enable_pch_transcoder(dev_priv, pipe);
f67a559d
JB		 4137}
4138
1507e5bd
PZ		 4139static void lpt_pch_enable(struct drm_crtc *crtc)
4140{
4141 struct drm_device *dev = crtc->dev;
4142 struct drm_i915_private *dev_priv = dev->dev_private;
4143 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6e3c9717 4144 enum transcoder cpu_transcoder = intel_crtc->config->cpu_transcoder;
1507e5bd 4145
ab9412ba 4146 assert_pch_transcoder_disabled(dev_priv, TRANSCODER_A);
1507e5bd 4147
8c52b5e8 4148 lpt_program_iclkip(crtc);
1507e5bd 4149
0540e488 4150 /* Set transcoder timing. */
275f01b2 4151 ironlake_pch_transcoder_set_timings(intel_crtc, PIPE_A);
1507e5bd 4152
937bb610 4153 lpt_enable_pch_transcoder(dev_priv, cpu_transcoder);
f67a559d
JB		 4154}
4155
190f68c5
ACO		 4156struct intel_shared_dpll *intel_get_shared_dpll(struct intel_crtc *crtc,
4157 struct intel_crtc_state *crtc_state)
ee7b9f93 4158{
e2b78267 4159 struct drm_i915_private *dev_priv = crtc->base.dev->dev_private;
8bd31e67 4160 struct intel_shared_dpll *pll;
de419ab6 4161 struct intel_shared_dpll_config *shared_dpll;
e2b78267 4162 enum intel_dpll_id i;
ee7b9f93 4163
de419ab6
ML		 4164 shared_dpll = intel_atomic_get_shared_dpll_state(crtc_state->base.state);
4165
98b6bd99
DV		 4166 if (HAS_PCH_IBX(dev_priv->dev)) {
4167 /* Ironlake PCH has a fixed PLL->PCH pipe mapping. */
d94ab068 4168 i = (enum intel_dpll_id) crtc->pipe;
e72f9fbf 4169 pll = &dev_priv->shared_dplls[i];
98b6bd99 4170
46edb027
DV		 4171 DRM_DEBUG_KMS("CRTC:%d using pre-allocated %s\n",
4172 crtc->base.base.id, pll->name);
98b6bd99 4173
de419ab6 4174 WARN_ON(shared_dpll[i].crtc_mask);
f2a69f44 4175
98b6bd99
DV		 4176 goto found;
4177 }
4178
bcddf610
S		 4179 if (IS_BROXTON(dev_priv->dev)) {
4180 /* PLL is attached to port in bxt */
4181 struct intel_encoder *encoder;
4182 struct intel_digital_port *intel_dig_port;
4183
4184 encoder = intel_ddi_get_crtc_new_encoder(crtc_state);
4185 if (WARN_ON(!encoder))
4186 return NULL;
4187
4188 intel_dig_port = enc_to_dig_port(&encoder->base);
4189 /* 1:1 mapping between ports and PLLs */
4190 i = (enum intel_dpll_id)intel_dig_port->port;
4191 pll = &dev_priv->shared_dplls[i];
4192 DRM_DEBUG_KMS("CRTC:%d using pre-allocated %s\n",
4193 crtc->base.base.id, pll->name);
de419ab6 4194 WARN_ON(shared_dpll[i].crtc_mask);
bcddf610
S		 4195
4196 goto found;
4197 }
4198
e72f9fbf
DV		 4199 for (i = 0; i < dev_priv->num_shared_dpll; i++) {
4200 pll = &dev_priv->shared_dplls[i];
ee7b9f93
JB		 4201
4202 /* Only want to check enabled timings first */
de419ab6 4203 if (shared_dpll[i].crtc_mask == 0)
ee7b9f93
JB		 4204 continue;
4205
190f68c5 4206 if (memcmp(&crtc_state->dpll_hw_state,
de419ab6
ML		 4207 &shared_dpll[i].hw_state,
4208 sizeof(crtc_state->dpll_hw_state)) == 0) {
8bd31e67 4209 DRM_DEBUG_KMS("CRTC:%d sharing existing %s (crtc mask 0x%08x, ative %d)\n",
1e6f2ddc 4210 crtc->base.base.id, pll->name,
de419ab6 4211 shared_dpll[i].crtc_mask,
8bd31e67 4212 pll->active);
ee7b9f93
JB		 4213 goto found;
4214 }
4215 }
4216
4217 /* Ok no matching timings, maybe there's a free one? */
e72f9fbf
DV		 4218 for (i = 0; i < dev_priv->num_shared_dpll; i++) {
4219 pll = &dev_priv->shared_dplls[i];
de419ab6 4220 if (shared_dpll[i].crtc_mask == 0) {
46edb027
DV		 4221 DRM_DEBUG_KMS("CRTC:%d allocated %s\n",
4222 crtc->base.base.id, pll->name);
ee7b9f93
JB		 4223 goto found;
4224 }
4225 }
4226
4227 return NULL;
4228
4229found:
de419ab6
ML		 4230 if (shared_dpll[i].crtc_mask == 0)
4231 shared_dpll[i].hw_state =
4232 crtc_state->dpll_hw_state;
f2a69f44 4233
190f68c5 4234 crtc_state->shared_dpll = i;
46edb027
DV		 4235 DRM_DEBUG_DRIVER("using %s for pipe %c\n", pll->name,
4236 pipe_name(crtc->pipe));
ee7b9f93 4237
de419ab6 4238 shared_dpll[i].crtc_mask |= 1 << crtc->pipe;
e04c7350 4239
ee7b9f93
JB		 4240 return pll;
4241}
4242
de419ab6 4243static void intel_shared_dpll_commit(struct drm_atomic_state *state)
8bd31e67 4244{
de419ab6
ML		 4245 struct drm_i915_private *dev_priv = to_i915(state->dev);
4246 struct intel_shared_dpll_config *shared_dpll;
8bd31e67
ACO		 4247 struct intel_shared_dpll *pll;
4248 enum intel_dpll_id i;
4249
de419ab6
ML		 4250 if (!to_intel_atomic_state(state)->dpll_set)
4251 return;
8bd31e67 4252
de419ab6 4253 shared_dpll = to_intel_atomic_state(state)->shared_dpll;
8bd31e67
ACO		 4254 for (i = 0; i < dev_priv->num_shared_dpll; i++) {
4255 pll = &dev_priv->shared_dplls[i];
de419ab6 4256 pll->config = shared_dpll[i];
8bd31e67
ACO		 4257 }
4258}
4259
a1520318 4260static void cpt_verify_modeset(struct drm_device *dev, int pipe)
d4270e57
JB		 4261{
4262 struct drm_i915_private *dev_priv = dev->dev_private;
23670b32 4263 int dslreg = PIPEDSL(pipe);
d4270e57
JB		 4264 u32 temp;
4265
4266 temp = I915_READ(dslreg);
4267 udelay(500);
4268 if (wait_for(I915_READ(dslreg) != temp, 5)) {
d4270e57 4269 if (wait_for(I915_READ(dslreg) != temp, 5))
84f44ce7 4270 DRM_ERROR("mode set failed: pipe %c stuck\n", pipe_name(pipe));
d4270e57
JB		 4271 }
4272}
4273
86adf9d7
ML		 4274static int
4275skl_update_scaler(struct intel_crtc_state *crtc_state, bool force_detach,
4276 unsigned scaler_user, int *scaler_id, unsigned int rotation,
4277 int src_w, int src_h, int dst_w, int dst_h)
a1b2278e 4278{
86adf9d7
ML		 4279 struct intel_crtc_scaler_state *scaler_state =
4280 &crtc_state->scaler_state;
4281 struct intel_crtc *intel_crtc =
4282 to_intel_crtc(crtc_state->base.crtc);
a1b2278e 4283 int need_scaling;
6156a456
CK		 4284
4285 need_scaling = intel_rotation_90_or_270(rotation) ?
4286 (src_h != dst_w || src_w != dst_h):
4287 (src_w != dst_w || src_h != dst_h);
a1b2278e
CK		 4288
4289 /*
4290 * if plane is being disabled or scaler is no more required or force detach
4291 * - free scaler binded to this plane/crtc
4292 * - in order to do this, update crtc->scaler_usage
4293 *
4294 * Here scaler state in crtc_state is set free so that
4295 * scaler can be assigned to other user. Actual register
4296 * update to free the scaler is done in plane/panel-fit programming.
4297 * For this purpose crtc/plane_state->scaler_id isn't reset here.
4298 */
86adf9d7 4299 if (force_detach || !need_scaling) {
a1b2278e 4300 if (*scaler_id >= 0) {
86adf9d7 4301 scaler_state->scaler_users &= ~(1 << scaler_user);
a1b2278e
CK		 4302 scaler_state->scalers[*scaler_id].in_use = 0;
4303
86adf9d7
ML		 4304 DRM_DEBUG_KMS("scaler_user index %u.%u: "
4305 "Staged freeing scaler id %d scaler_users = 0x%x\n",
4306 intel_crtc->pipe, scaler_user, *scaler_id,
a1b2278e
CK		 4307 scaler_state->scaler_users);
4308 *scaler_id = -1;
4309 }
4310 return 0;
4311 }
4312
4313 /* range checks */
4314 if (src_w < SKL_MIN_SRC_W || src_h < SKL_MIN_SRC_H ||
4315 dst_w < SKL_MIN_DST_W || dst_h < SKL_MIN_DST_H ||
4316
4317 src_w > SKL_MAX_SRC_W || src_h > SKL_MAX_SRC_H ||
4318 dst_w > SKL_MAX_DST_W || dst_h > SKL_MAX_DST_H) {
86adf9d7 4319 DRM_DEBUG_KMS("scaler_user index %u.%u: src %ux%u dst %ux%u "
a1b2278e 4320 "size is out of scaler range\n",
86adf9d7 4321 intel_crtc->pipe, scaler_user, src_w, src_h, dst_w, dst_h);
a1b2278e
CK		 4322 return -EINVAL;
4323 }
4324
86adf9d7
ML		 4325 /* mark this plane as a scaler user in crtc_state */
4326 scaler_state->scaler_users |= (1 << scaler_user);
4327 DRM_DEBUG_KMS("scaler_user index %u.%u: "
4328 "staged scaling request for %ux%u->%ux%u scaler_users = 0x%x\n",
4329 intel_crtc->pipe, scaler_user, src_w, src_h, dst_w, dst_h,
4330 scaler_state->scaler_users);
4331
4332 return 0;
4333}
4334
4335/**
4336 * skl_update_scaler_crtc - Stages update to scaler state for a given crtc.
4337 *
4338 * @state: crtc's scaler state
86adf9d7
ML		 4339 *
4340 * Return
4341 * 0 - scaler_usage updated successfully
4342 * error - requested scaling cannot be supported or other error condition
4343 */
e435d6e5 4344int skl_update_scaler_crtc(struct intel_crtc_state *state)
86adf9d7
ML		 4345{
4346 struct intel_crtc *intel_crtc = to_intel_crtc(state->base.crtc);
4347 struct drm_display_mode *adjusted_mode =
4348 &state->base.adjusted_mode;
4349
4350 DRM_DEBUG_KMS("Updating scaler for [CRTC:%i] scaler_user index %u.%u\n",
4351 intel_crtc->base.base.id, intel_crtc->pipe, SKL_CRTC_INDEX);
4352
e435d6e5 4353 return skl_update_scaler(state, !state->base.active, SKL_CRTC_INDEX,
86adf9d7
ML		 4354 &state->scaler_state.scaler_id, DRM_ROTATE_0,
4355 state->pipe_src_w, state->pipe_src_h,
8c6cda29 4356 adjusted_mode->hdisplay, adjusted_mode->vdisplay);
86adf9d7
ML		 4357}
4358
4359/**
4360 * skl_update_scaler_plane - Stages update to scaler state for a given plane.
4361 *
4362 * @state: crtc's scaler state
86adf9d7
ML		 4363 * @plane_state: atomic plane state to update
4364 *
4365 * Return
4366 * 0 - scaler_usage updated successfully
4367 * error - requested scaling cannot be supported or other error condition
4368 */
da20eabd
ML		 4369static int skl_update_scaler_plane(struct intel_crtc_state *crtc_state,
4370 struct intel_plane_state *plane_state)
86adf9d7
ML		 4371{
4372
4373 struct intel_crtc *intel_crtc = to_intel_crtc(crtc_state->base.crtc);
da20eabd
ML		 4374 struct intel_plane *intel_plane =
4375 to_intel_plane(plane_state->base.plane);
86adf9d7
ML		 4376 struct drm_framebuffer *fb = plane_state->base.fb;
4377 int ret;
4378
4379 bool force_detach = !fb || !plane_state->visible;
4380
4381 DRM_DEBUG_KMS("Updating scaler for [PLANE:%d] scaler_user index %u.%u\n",
4382 intel_plane->base.base.id, intel_crtc->pipe,
4383 drm_plane_index(&intel_plane->base));
4384
4385 ret = skl_update_scaler(crtc_state, force_detach,
4386 drm_plane_index(&intel_plane->base),
4387 &plane_state->scaler_id,
4388 plane_state->base.rotation,
4389 drm_rect_width(&plane_state->src) >> 16,
4390 drm_rect_height(&plane_state->src) >> 16,
4391 drm_rect_width(&plane_state->dst),
4392 drm_rect_height(&plane_state->dst));
4393
4394 if (ret || plane_state->scaler_id < 0)
4395 return ret;
4396
a1b2278e 4397 /* check colorkey */
818ed961 4398 if (plane_state->ckey.flags != I915_SET_COLORKEY_NONE) {
86adf9d7 4399 DRM_DEBUG_KMS("[PLANE:%d] scaling with color key not allowed",
818ed961 4400 intel_plane->base.base.id);
a1b2278e
CK		 4401 return -EINVAL;
4402 }
4403
4404 /* Check src format */
86adf9d7
ML		 4405 switch (fb->pixel_format) {
4406 case DRM_FORMAT_RGB565:
4407 case DRM_FORMAT_XBGR8888:
4408 case DRM_FORMAT_XRGB8888:
4409 case DRM_FORMAT_ABGR8888:
4410 case DRM_FORMAT_ARGB8888:
4411 case DRM_FORMAT_XRGB2101010:
4412 case DRM_FORMAT_XBGR2101010:
4413 case DRM_FORMAT_YUYV:
4414 case DRM_FORMAT_YVYU:
4415 case DRM_FORMAT_UYVY:
4416 case DRM_FORMAT_VYUY:
4417 break;
4418 default:
4419 DRM_DEBUG_KMS("[PLANE:%d] FB:%d unsupported scaling format 0x%x\n",
4420 intel_plane->base.base.id, fb->base.id, fb->pixel_format);
4421 return -EINVAL;
a1b2278e
CK		 4422 }
4423
a1b2278e
CK		 4424 return 0;
4425}
4426
e435d6e5
ML		 4427static void skylake_scaler_disable(struct intel_crtc *crtc)
4428{
4429 int i;
4430
4431 for (i = 0; i < crtc->num_scalers; i++)
4432 skl_detach_scaler(crtc, i);
4433}
4434
4435static void skylake_pfit_enable(struct intel_crtc *crtc)
bd2e244f
JB		 4436{
4437 struct drm_device *dev = crtc->base.dev;
4438 struct drm_i915_private *dev_priv = dev->dev_private;
4439 int pipe = crtc->pipe;
a1b2278e
CK		 4440 struct intel_crtc_scaler_state *scaler_state =
4441 &crtc->config->scaler_state;
4442
4443 DRM_DEBUG_KMS("for crtc_state = %p\n", crtc->config);
4444
6e3c9717 4445 if (crtc->config->pch_pfit.enabled) {
a1b2278e
CK		 4446 int id;
4447
4448 if (WARN_ON(crtc->config->scaler_state.scaler_id < 0)) {
4449 DRM_ERROR("Requesting pfit without getting a scaler first\n");
4450 return;
4451 }
4452
4453 id = scaler_state->scaler_id;
4454 I915_WRITE(SKL_PS_CTRL(pipe, id), PS_SCALER_EN |
4455 PS_FILTER_MEDIUM | scaler_state->scalers[id].mode);
4456 I915_WRITE(SKL_PS_WIN_POS(pipe, id), crtc->config->pch_pfit.pos);
4457 I915_WRITE(SKL_PS_WIN_SZ(pipe, id), crtc->config->pch_pfit.size);
4458
4459 DRM_DEBUG_KMS("for crtc_state = %p scaler_id = %d\n", crtc->config, id);
bd2e244f
JB		 4460 }
4461}
4462
b074cec8
JB		 4463static void ironlake_pfit_enable(struct intel_crtc *crtc)
4464{
4465 struct drm_device *dev = crtc->base.dev;
4466 struct drm_i915_private *dev_priv = dev->dev_private;
4467 int pipe = crtc->pipe;
4468
6e3c9717 4469 if (crtc->config->pch_pfit.enabled) {
b074cec8
JB		 4470 /* Force use of hard-coded filter coefficients
4471 * as some pre-programmed values are broken,
4472 * e.g. x201.
4473 */
4474 if (IS_IVYBRIDGE(dev) || IS_HASWELL(dev))
4475 I915_WRITE(PF_CTL(pipe), PF_ENABLE | PF_FILTER_MED_3x3 |
4476 PF_PIPE_SEL_IVB(pipe));
4477 else
4478 I915_WRITE(PF_CTL(pipe), PF_ENABLE | PF_FILTER_MED_3x3);
6e3c9717
ACO		 4479 I915_WRITE(PF_WIN_POS(pipe), crtc->config->pch_pfit.pos);
4480 I915_WRITE(PF_WIN_SZ(pipe), crtc->config->pch_pfit.size);
d4270e57
JB		 4481 }
4482}
4483
20bc8673 4484void hsw_enable_ips(struct intel_crtc *crtc)
d77e4531 4485{
cea165c3
VS		 4486 struct drm_device *dev = crtc->base.dev;
4487 struct drm_i915_private *dev_priv = dev->dev_private;
d77e4531 4488
6e3c9717 4489 if (!crtc->config->ips_enabled)
d77e4531
PZ		 4490 return;
4491
cea165c3
VS		 4492 /* We can only enable IPS after we enable a plane and wait for a vblank */
4493 intel_wait_for_vblank(dev, crtc->pipe);
4494
d77e4531 4495 assert_plane_enabled(dev_priv, crtc->plane);
cea165c3 4496 if (IS_BROADWELL(dev)) {
2a114cc1
BW		 4497 mutex_lock(&dev_priv->rps.hw_lock);
4498 WARN_ON(sandybridge_pcode_write(dev_priv, DISPLAY_IPS_CONTROL, 0xc0000000));
4499 mutex_unlock(&dev_priv->rps.hw_lock);
4500 /* Quoting Art Runyan: "its not safe to expect any particular
4501 * value in IPS_CTL bit 31 after enabling IPS through the
e59150dc
JB		 4502 * mailbox." Moreover, the mailbox may return a bogus state,
4503 * so we need to just enable it and continue on.
2a114cc1
BW		 4504 */
4505 } else {
4506 I915_WRITE(IPS_CTL, IPS_ENABLE);
4507 /* The bit only becomes 1 in the next vblank, so this wait here
4508 * is essentially intel_wait_for_vblank. If we don't have this
4509 * and don't wait for vblanks until the end of crtc_enable, then
4510 * the HW state readout code will complain that the expected
4511 * IPS_CTL value is not the one we read. */
4512 if (wait_for(I915_READ_NOTRACE(IPS_CTL) & IPS_ENABLE, 50))
4513 DRM_ERROR("Timed out waiting for IPS enable\n");
4514 }
d77e4531
PZ		 4515}
4516
20bc8673 4517void hsw_disable_ips(struct intel_crtc *crtc)
d77e4531
PZ		 4518{
4519 struct drm_device *dev = crtc->base.dev;
4520 struct drm_i915_private *dev_priv = dev->dev_private;
4521
6e3c9717 4522 if (!crtc->config->ips_enabled)
d77e4531
PZ		 4523 return;
4524
4525 assert_plane_enabled(dev_priv, crtc->plane);
23d0b130 4526 if (IS_BROADWELL(dev)) {
2a114cc1
BW		 4527 mutex_lock(&dev_priv->rps.hw_lock);
4528 WARN_ON(sandybridge_pcode_write(dev_priv, DISPLAY_IPS_CONTROL, 0));
4529 mutex_unlock(&dev_priv->rps.hw_lock);
23d0b130
BW		 4530 /* wait for pcode to finish disabling IPS, which may take up to 42ms */
4531 if (wait_for((I915_READ(IPS_CTL) & IPS_ENABLE) == 0, 42))
4532 DRM_ERROR("Timed out waiting for IPS disable\n");
e59150dc 4533 } else {
2a114cc1 4534 I915_WRITE(IPS_CTL, 0);
e59150dc
JB		 4535 POSTING_READ(IPS_CTL);
4536 }
d77e4531
PZ		 4537
4538 /* We need to wait for a vblank before we can disable the plane. */
4539 intel_wait_for_vblank(dev, crtc->pipe);
4540}
4541
4542/** Loads the palette/gamma unit for the CRTC with the prepared values */
4543static void intel_crtc_load_lut(struct drm_crtc *crtc)
4544{
4545 struct drm_device *dev = crtc->dev;
4546 struct drm_i915_private *dev_priv = dev->dev_private;
4547 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
4548 enum pipe pipe = intel_crtc->pipe;
4549 int palreg = PALETTE(pipe);
4550 int i;
4551 bool reenable_ips = false;
4552
4553 /* The clocks have to be on to load the palette. */
53d9f4e9 4554 if (!crtc->state->active)
d77e4531
PZ		 4555 return;
4556
50360403 4557 if (HAS_GMCH_DISPLAY(dev_priv->dev)) {
409ee761 4558 if (intel_pipe_has_type(intel_crtc, INTEL_OUTPUT_DSI))
d77e4531
PZ		 4559 assert_dsi_pll_enabled(dev_priv);
4560 else
4561 assert_pll_enabled(dev_priv, pipe);
4562 }
4563
4564 /* use legacy palette for Ironlake */
7a1db49a 4565 if (!HAS_GMCH_DISPLAY(dev))
d77e4531
PZ		 4566 palreg = LGC_PALETTE(pipe);
4567
4568 /* Workaround : Do not read or write the pipe palette/gamma data while
4569 * GAMMA_MODE is configured for split gamma and IPS_CTL has IPS enabled.
4570 */
6e3c9717 4571 if (IS_HASWELL(dev) && intel_crtc->config->ips_enabled &&
d77e4531
PZ		 4572 ((I915_READ(GAMMA_MODE(pipe)) & GAMMA_MODE_MODE_MASK) ==
4573 GAMMA_MODE_MODE_SPLIT)) {
4574 hsw_disable_ips(intel_crtc);
4575 reenable_ips = true;
4576 }
4577
4578 for (i = 0; i < 256; i++) {
4579 I915_WRITE(palreg + 4 * i,
4580 (intel_crtc->lut_r[i] << 16) |
4581 (intel_crtc->lut_g[i] << 8) |
4582 intel_crtc->lut_b[i]);
4583 }
4584
4585 if (reenable_ips)
4586 hsw_enable_ips(intel_crtc);
4587}
4588
7cac945f 4589static void intel_crtc_dpms_overlay_disable(struct intel_crtc *intel_crtc)
d3eedb1a 4590{
7cac945f 4591 if (intel_crtc->overlay) {
d3eedb1a
VS		 4592 struct drm_device *dev = intel_crtc->base.dev;
4593 struct drm_i915_private *dev_priv = dev->dev_private;
4594
4595 mutex_lock(&dev->struct_mutex);
4596 dev_priv->mm.interruptible = false;
4597 (void) intel_overlay_switch_off(intel_crtc->overlay);
4598 dev_priv->mm.interruptible = true;
4599 mutex_unlock(&dev->struct_mutex);
4600 }
4601
4602 /* Let userspace switch the overlay on again. In most cases userspace
4603 * has to recompute where to put it anyway.
4604 */
4605}
4606
87d4300a
ML		 4607/**
4608 * intel_post_enable_primary - Perform operations after enabling primary plane
4609 * @crtc: the CRTC whose primary plane was just enabled
4610 *
4611 * Performs potentially sleeping operations that must be done after the primary
4612 * plane is enabled, such as updating FBC and IPS. Note that this may be
4613 * called due to an explicit primary plane update, or due to an implicit
4614 * re-enable that is caused when a sprite plane is updated to no longer
4615 * completely hide the primary plane.
4616 */
4617static void
4618intel_post_enable_primary(struct drm_crtc *crtc)
a5c4d7bc
VS		 4619{
4620 struct drm_device *dev = crtc->dev;
87d4300a 4621 struct drm_i915_private *dev_priv = dev->dev_private;
a5c4d7bc
VS		 4622 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
4623 int pipe = intel_crtc->pipe;
a5c4d7bc 4624
87d4300a
ML		 4625 /*
4626 * BDW signals flip done immediately if the plane
4627 * is disabled, even if the plane enable is already
4628 * armed to occur at the next vblank :(
4629 */
4630 if (IS_BROADWELL(dev))
4631 intel_wait_for_vblank(dev, pipe);
a5c4d7bc 4632
87d4300a
ML		 4633 /*
4634 * FIXME IPS should be fine as long as one plane is
4635 * enabled, but in practice it seems to have problems
4636 * when going from primary only to sprite only and vice
4637 * versa.
4638 */
a5c4d7bc
VS		 4639 hsw_enable_ips(intel_crtc);
4640
f99d7069 4641 /*
87d4300a
ML		 4642 * Gen2 reports pipe underruns whenever all planes are disabled.
4643 * So don't enable underrun reporting before at least some planes
4644 * are enabled.
4645 * FIXME: Need to fix the logic to work when we turn off all planes
4646 * but leave the pipe running.
f99d7069 4647 */
87d4300a
ML		 4648 if (IS_GEN2(dev))
4649 intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, true);
4650
4651 /* Underruns don't raise interrupts, so check manually. */
4652 if (HAS_GMCH_DISPLAY(dev))
4653 i9xx_check_fifo_underruns(dev_priv);
a5c4d7bc
VS		 4654}
4655
87d4300a
ML		 4656/**
4657 * intel_pre_disable_primary - Perform operations before disabling primary plane
4658 * @crtc: the CRTC whose primary plane is to be disabled
4659 *
4660 * Performs potentially sleeping operations that must be done before the
4661 * primary plane is disabled, such as updating FBC and IPS. Note that this may
4662 * be called due to an explicit primary plane update, or due to an implicit
4663 * disable that is caused when a sprite plane completely hides the primary
4664 * plane.
4665 */
4666static void
4667intel_pre_disable_primary(struct drm_crtc *crtc)
a5c4d7bc
VS		 4668{
4669 struct drm_device *dev = crtc->dev;
4670 struct drm_i915_private *dev_priv = dev->dev_private;
4671 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
4672 int pipe = intel_crtc->pipe;
a5c4d7bc 4673
87d4300a
ML		 4674 /*
4675 * Gen2 reports pipe underruns whenever all planes are disabled.
4676 * So diasble underrun reporting before all the planes get disabled.
4677 * FIXME: Need to fix the logic to work when we turn off all planes
4678 * but leave the pipe running.
4679 */
4680 if (IS_GEN2(dev))
4681 intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, false);
a5c4d7bc 4682
87d4300a
ML		 4683 /*
4684 * Vblank time updates from the shadow to live plane control register
4685 * are blocked if the memory self-refresh mode is active at that
4686 * moment. So to make sure the plane gets truly disabled, disable
4687 * first the self-refresh mode. The self-refresh enable bit in turn
4688 * will be checked/applied by the HW only at the next frame start
4689 * event which is after the vblank start event, so we need to have a
4690 * wait-for-vblank between disabling the plane and the pipe.
4691 */
262cd2e1 4692 if (HAS_GMCH_DISPLAY(dev)) {
87d4300a 4693 intel_set_memory_cxsr(dev_priv, false);
262cd2e1
VS		 4694 dev_priv->wm.vlv.cxsr = false;
4695 intel_wait_for_vblank(dev, pipe);
4696 }
87d4300a 4697
87d4300a
ML		 4698 /*
4699 * FIXME IPS should be fine as long as one plane is
4700 * enabled, but in practice it seems to have problems
4701 * when going from primary only to sprite only and vice
4702 * versa.
4703 */
a5c4d7bc 4704 hsw_disable_ips(intel_crtc);
87d4300a
ML		 4705}
4706
ac21b225
ML		 4707static void intel_post_plane_update(struct intel_crtc *crtc)
4708{
4709 struct intel_crtc_atomic_commit *atomic = &crtc->atomic;
4710 struct drm_device *dev = crtc->base.dev;
7733b49b 4711 struct drm_i915_private *dev_priv = dev->dev_private;
ac21b225
ML		 4712 struct drm_plane *plane;
4713
4714 if (atomic->wait_vblank)
4715 intel_wait_for_vblank(dev, crtc->pipe);
4716
4717 intel_frontbuffer_flip(dev, atomic->fb_bits);
4718
852eb00d
VS		 4719 if (atomic->disable_cxsr)
4720 crtc->wm.cxsr_allowed = true;
4721
f015c551
VS		 4722 if (crtc->atomic.update_wm_post)
4723 intel_update_watermarks(&crtc->base);
4724
c80ac854 4725 if (atomic->update_fbc)
7733b49b 4726 intel_fbc_update(dev_priv);
ac21b225
ML		 4727
4728 if (atomic->post_enable_primary)
4729 intel_post_enable_primary(&crtc->base);
4730
4731 drm_for_each_plane_mask(plane, dev, atomic->update_sprite_watermarks)
4732 intel_update_sprite_watermarks(plane, &crtc->base,
4733 0, 0, 0, false, false);
4734
4735 memset(atomic, 0, sizeof(*atomic));
4736}
4737
4738static void intel_pre_plane_update(struct intel_crtc *crtc)
4739{
4740 struct drm_device *dev = crtc->base.dev;
eddfcbcd 4741 struct drm_i915_private *dev_priv = dev->dev_private;
ac21b225
ML		 4742 struct intel_crtc_atomic_commit *atomic = &crtc->atomic;
4743 struct drm_plane *p;
4744
4745 /* Track fb's for any planes being disabled */
ac21b225
ML		 4746 drm_for_each_plane_mask(p, dev, atomic->disabled_planes) {
4747 struct intel_plane *plane = to_intel_plane(p);
ac21b225
ML		 4748
4749 mutex_lock(&dev->struct_mutex);
a9ff8714
VS		 4750 i915_gem_track_fb(intel_fb_obj(plane->base.fb), NULL,
4751 plane->frontbuffer_bit);
ac21b225
ML		 4752 mutex_unlock(&dev->struct_mutex);
4753 }
4754
4755 if (atomic->wait_for_flips)
4756 intel_crtc_wait_for_pending_flips(&crtc->base);
4757
c80ac854 4758 if (atomic->disable_fbc)
25ad93fd 4759 intel_fbc_disable_crtc(crtc);
ac21b225 4760
066cf55b
RV		 4761 if (crtc->atomic.disable_ips)
4762 hsw_disable_ips(crtc);
4763
ac21b225
ML		 4764 if (atomic->pre_disable_primary)
4765 intel_pre_disable_primary(&crtc->base);
852eb00d
VS		 4766
4767 if (atomic->disable_cxsr) {
4768 crtc->wm.cxsr_allowed = false;
4769 intel_set_memory_cxsr(dev_priv, false);
4770 }
ac21b225
ML		 4771}
4772
d032ffa0 4773static void intel_crtc_disable_planes(struct drm_crtc *crtc, unsigned plane_mask)
87d4300a
ML		 4774{
4775 struct drm_device *dev = crtc->dev;
4776 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
d032ffa0 4777 struct drm_plane *p;
87d4300a
ML		 4778 int pipe = intel_crtc->pipe;
4779
7cac945f 4780 intel_crtc_dpms_overlay_disable(intel_crtc);
27321ae8 4781
d032ffa0
ML		 4782 drm_for_each_plane_mask(p, dev, plane_mask)
4783 to_intel_plane(p)->disable_plane(p, crtc);
f98551ae 4784
f99d7069
DV		 4785 /*
4786 * FIXME: Once we grow proper nuclear flip support out of this we need
4787 * to compute the mask of flip planes precisely. For the time being
4788 * consider this a flip to a NULL plane.
4789 */
4790 intel_frontbuffer_flip(dev, INTEL_FRONTBUFFER_ALL_MASK(pipe));
a5c4d7bc
VS		 4791}
4792
f67a559d
JB		 4793static void ironlake_crtc_enable(struct drm_crtc *crtc)
4794{
4795 struct drm_device *dev = crtc->dev;
4796 struct drm_i915_private *dev_priv = dev->dev_private;
4797 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
ef9c3aee 4798 struct intel_encoder *encoder;
f67a559d 4799 int pipe = intel_crtc->pipe;
f67a559d 4800
53d9f4e9 4801 if (WARN_ON(intel_crtc->active))
f67a559d
JB		 4802 return;
4803
6e3c9717 4804 if (intel_crtc->config->has_pch_encoder)
b14b1055
DV		 4805 intel_prepare_shared_dpll(intel_crtc);
4806
6e3c9717 4807 if (intel_crtc->config->has_dp_encoder)
fe3cd48d 4808 intel_dp_set_m_n(intel_crtc, M1_N1);
29407aab
DV		 4809
4810 intel_set_pipe_timings(intel_crtc);
4811
6e3c9717 4812 if (intel_crtc->config->has_pch_encoder) {
29407aab 4813 intel_cpu_transcoder_set_m_n(intel_crtc,
6e3c9717 4814 &intel_crtc->config->fdi_m_n, NULL);
29407aab
DV		 4815 }
4816
4817 ironlake_set_pipeconf(crtc);
4818
f67a559d 4819 intel_crtc->active = true;
8664281b 4820
a72e4c9f
DV		 4821 intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, true);
4822 intel_set_pch_fifo_underrun_reporting(dev_priv, pipe, true);
8664281b 4823
f6736a1a 4824 for_each_encoder_on_crtc(dev, crtc, encoder)
952735ee
DV		 4825 if (encoder->pre_enable)
4826 encoder->pre_enable(encoder);
f67a559d 4827
6e3c9717 4828 if (intel_crtc->config->has_pch_encoder) {
fff367c7
DV		 4829 /* Note: FDI PLL enabling _must_ be done before we enable the
4830 * cpu pipes, hence this is separate from all the other fdi/pch
4831 * enabling. */
88cefb6c 4832 ironlake_fdi_pll_enable(intel_crtc);
46b6f814
DV		 4833 } else {
4834 assert_fdi_tx_disabled(dev_priv, pipe);
4835 assert_fdi_rx_disabled(dev_priv, pipe);
4836 }
f67a559d 4837
b074cec8 4838 ironlake_pfit_enable(intel_crtc);
f67a559d 4839
9c54c0dd
JB		 4840 /*
4841 * On ILK+ LUT must be loaded before the pipe is running but with
4842 * clocks enabled
4843 */
4844 intel_crtc_load_lut(crtc);
4845
f37fcc2a 4846 intel_update_watermarks(crtc);
e1fdc473 4847 intel_enable_pipe(intel_crtc);
f67a559d 4848
6e3c9717 4849 if (intel_crtc->config->has_pch_encoder)
f67a559d 4850 ironlake_pch_enable(crtc);
c98e9dcf 4851
f9b61ff6
DV		 4852 assert_vblank_disabled(crtc);
4853 drm_crtc_vblank_on(crtc);
4854
fa5c73b1
DV		 4855 for_each_encoder_on_crtc(dev, crtc, encoder)
4856 encoder->enable(encoder);
61b77ddd
DV		 4857
4858 if (HAS_PCH_CPT(dev))
a1520318 4859 cpt_verify_modeset(dev, intel_crtc->pipe);
6be4a607
JB		 4860}
4861
42db64ef
PZ		 4862/* IPS only exists on ULT machines and is tied to pipe A. */
4863static bool hsw_crtc_supports_ips(struct intel_crtc *crtc)
4864{
f5adf94e 4865 return HAS_IPS(crtc->base.dev) && crtc->pipe == PIPE_A;
42db64ef
PZ		 4866}
4867
4f771f10
PZ		 4868static void haswell_crtc_enable(struct drm_crtc *crtc)
4869{
4870 struct drm_device *dev = crtc->dev;
4871 struct drm_i915_private *dev_priv = dev->dev_private;
4872 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
4873 struct intel_encoder *encoder;
99d736a2
ML		 4874 int pipe = intel_crtc->pipe, hsw_workaround_pipe;
4875 struct intel_crtc_state *pipe_config =
4876 to_intel_crtc_state(crtc->state);
4f771f10 4877
53d9f4e9 4878 if (WARN_ON(intel_crtc->active))
4f771f10
PZ		 4879 return;
4880
df8ad70c
DV		 4881 if (intel_crtc_to_shared_dpll(intel_crtc))
4882 intel_enable_shared_dpll(intel_crtc);
4883
6e3c9717 4884 if (intel_crtc->config->has_dp_encoder)
fe3cd48d 4885 intel_dp_set_m_n(intel_crtc, M1_N1);
229fca97
DV		 4886
4887 intel_set_pipe_timings(intel_crtc);
4888
6e3c9717
ACO		 4889 if (intel_crtc->config->cpu_transcoder != TRANSCODER_EDP) {
4890 I915_WRITE(PIPE_MULT(intel_crtc->config->cpu_transcoder),
4891 intel_crtc->config->pixel_multiplier - 1);
ebb69c95
CT		 4892 }
4893
6e3c9717 4894 if (intel_crtc->config->has_pch_encoder) {
229fca97 4895 intel_cpu_transcoder_set_m_n(intel_crtc,
6e3c9717 4896 &intel_crtc->config->fdi_m_n, NULL);
229fca97
DV		 4897 }
4898
4899 haswell_set_pipeconf(crtc);
4900
4901 intel_set_pipe_csc(crtc);
4902
4f771f10 4903 intel_crtc->active = true;
8664281b 4904
a72e4c9f 4905 intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, true);
4f771f10
PZ		 4906 for_each_encoder_on_crtc(dev, crtc, encoder)
4907 if (encoder->pre_enable)
4908 encoder->pre_enable(encoder);
4909
6e3c9717 4910 if (intel_crtc->config->has_pch_encoder) {
a72e4c9f
DV		 4911 intel_set_pch_fifo_underrun_reporting(dev_priv, TRANSCODER_A,
4912 true);
4fe9467d
ID		 4913 dev_priv->display.fdi_link_train(crtc);
4914 }
4915
1f544388 4916 intel_ddi_enable_pipe_clock(intel_crtc);
4f771f10 4917
ff6d9f55 4918 if (INTEL_INFO(dev)->gen == 9)
e435d6e5 4919 skylake_pfit_enable(intel_crtc);
ff6d9f55 4920 else if (INTEL_INFO(dev)->gen < 9)
bd2e244f 4921 ironlake_pfit_enable(intel_crtc);
ff6d9f55
JB		 4922 else
4923 MISSING_CASE(INTEL_INFO(dev)->gen);
4f771f10
PZ		 4924
4925 /*
4926 * On ILK+ LUT must be loaded before the pipe is running but with
4927 * clocks enabled
4928 */
4929 intel_crtc_load_lut(crtc);
4930
1f544388 4931 intel_ddi_set_pipe_settings(crtc);
8228c251 4932 intel_ddi_enable_transcoder_func(crtc);
4f771f10 4933
f37fcc2a 4934 intel_update_watermarks(crtc);
e1fdc473 4935 intel_enable_pipe(intel_crtc);
42db64ef 4936
6e3c9717 4937 if (intel_crtc->config->has_pch_encoder)
1507e5bd 4938 lpt_pch_enable(crtc);
4f771f10 4939
6e3c9717 4940 if (intel_crtc->config->dp_encoder_is_mst)
0e32b39c
DA		 4941 intel_ddi_set_vc_payload_alloc(crtc, true);
4942
f9b61ff6
DV		 4943 assert_vblank_disabled(crtc);
4944 drm_crtc_vblank_on(crtc);
4945
8807e55b 4946 for_each_encoder_on_crtc(dev, crtc, encoder) {
4f771f10 4947 encoder->enable(encoder);
8807e55b
JN		 4948 intel_opregion_notify_encoder(encoder, true);
4949 }
4f771f10 4950
e4916946
PZ		 4951 /* If we change the relative order between pipe/planes enabling, we need
4952 * to change the workaround. */
99d736a2
ML		 4953 hsw_workaround_pipe = pipe_config->hsw_workaround_pipe;
4954 if (IS_HASWELL(dev) && hsw_workaround_pipe != INVALID_PIPE) {
4955 intel_wait_for_vblank(dev, hsw_workaround_pipe);
4956 intel_wait_for_vblank(dev, hsw_workaround_pipe);
4957 }
4f771f10
PZ		 4958}
4959
3f8dce3a
DV		 4960static void ironlake_pfit_disable(struct intel_crtc *crtc)
4961{
4962 struct drm_device *dev = crtc->base.dev;
4963 struct drm_i915_private *dev_priv = dev->dev_private;
4964 int pipe = crtc->pipe;
4965
4966 /* To avoid upsetting the power well on haswell only disable the pfit if
4967 * it's in use. The hw state code will make sure we get this right. */
6e3c9717 4968 if (crtc->config->pch_pfit.enabled) {
3f8dce3a
DV		 4969 I915_WRITE(PF_CTL(pipe), 0);
4970 I915_WRITE(PF_WIN_POS(pipe), 0);
4971 I915_WRITE(PF_WIN_SZ(pipe), 0);
4972 }
4973}
4974
6be4a607
JB		 4975static void ironlake_crtc_disable(struct drm_crtc *crtc)
4976{
4977 struct drm_device *dev = crtc->dev;
4978 struct drm_i915_private *dev_priv = dev->dev_private;
4979 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
ef9c3aee 4980 struct intel_encoder *encoder;
6be4a607 4981 int pipe = intel_crtc->pipe;
5eddb70b 4982 u32 reg, temp;
b52eb4dc 4983
ea9d758d
DV		 4984 for_each_encoder_on_crtc(dev, crtc, encoder)
4985 encoder->disable(encoder);
4986
f9b61ff6
DV		 4987 drm_crtc_vblank_off(crtc);
4988 assert_vblank_disabled(crtc);
4989
6e3c9717 4990 if (intel_crtc->config->has_pch_encoder)
a72e4c9f 4991 intel_set_pch_fifo_underrun_reporting(dev_priv, pipe, false);
d925c59a 4992
575f7ab7 4993 intel_disable_pipe(intel_crtc);
32f9d658 4994
3f8dce3a 4995 ironlake_pfit_disable(intel_crtc);
2c07245f 4996
5a74f70a
VS		 4997 if (intel_crtc->config->has_pch_encoder)
4998 ironlake_fdi_disable(crtc);
4999
bf49ec8c
DV		 5000 for_each_encoder_on_crtc(dev, crtc, encoder)
5001 if (encoder->post_disable)
5002 encoder->post_disable(encoder);
2c07245f 5003
6e3c9717 5004 if (intel_crtc->config->has_pch_encoder) {
d925c59a 5005 ironlake_disable_pch_transcoder(dev_priv, pipe);
6be4a607 5006
d925c59a
DV		 5007 if (HAS_PCH_CPT(dev)) {
5008 /* disable TRANS_DP_CTL */
5009 reg = TRANS_DP_CTL(pipe);
5010 temp = I915_READ(reg);
5011 temp &= ~(TRANS_DP_OUTPUT_ENABLE |
5012 TRANS_DP_PORT_SEL_MASK);
5013 temp |= TRANS_DP_PORT_SEL_NONE;
5014 I915_WRITE(reg, temp);
5015
5016 /* disable DPLL_SEL */
5017 temp = I915_READ(PCH_DPLL_SEL);
11887397 5018 temp &= ~(TRANS_DPLL_ENABLE(pipe) | TRANS_DPLLB_SEL(pipe));
d925c59a 5019 I915_WRITE(PCH_DPLL_SEL, temp);
9db4a9c7 5020 }
e3421a18 5021
d925c59a
DV		 5022 ironlake_fdi_pll_disable(intel_crtc);
5023 }
e4ca0612
PJ		 5024
5025 intel_crtc->active = false;
5026 intel_update_watermarks(crtc);
6be4a607 5027}
1b3c7a47 5028
4f771f10 5029static void haswell_crtc_disable(struct drm_crtc *crtc)
ee7b9f93 5030{
4f771f10
PZ		 5031 struct drm_device *dev = crtc->dev;
5032 struct drm_i915_private *dev_priv = dev->dev_private;
ee7b9f93 5033 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
4f771f10 5034 struct intel_encoder *encoder;
6e3c9717 5035 enum transcoder cpu_transcoder = intel_crtc->config->cpu_transcoder;
ee7b9f93 5036
8807e55b
JN		 5037 for_each_encoder_on_crtc(dev, crtc, encoder) {
5038 intel_opregion_notify_encoder(encoder, false);
4f771f10 5039 encoder->disable(encoder);
8807e55b 5040 }
4f771f10 5041
f9b61ff6
DV		 5042 drm_crtc_vblank_off(crtc);
5043 assert_vblank_disabled(crtc);
5044
6e3c9717 5045 if (intel_crtc->config->has_pch_encoder)
a72e4c9f
DV		 5046 intel_set_pch_fifo_underrun_reporting(dev_priv, TRANSCODER_A,
5047 false);
575f7ab7 5048 intel_disable_pipe(intel_crtc);
4f771f10 5049
6e3c9717 5050 if (intel_crtc->config->dp_encoder_is_mst)
a4bf214f
VS		 5051 intel_ddi_set_vc_payload_alloc(crtc, false);
5052
ad80a810 5053 intel_ddi_disable_transcoder_func(dev_priv, cpu_transcoder);
4f771f10 5054
ff6d9f55 5055 if (INTEL_INFO(dev)->gen == 9)
e435d6e5 5056 skylake_scaler_disable(intel_crtc);
ff6d9f55 5057 else if (INTEL_INFO(dev)->gen < 9)
bd2e244f 5058 ironlake_pfit_disable(intel_crtc);
ff6d9f55
JB		 5059 else
5060 MISSING_CASE(INTEL_INFO(dev)->gen);
4f771f10 5061
1f544388 5062 intel_ddi_disable_pipe_clock(intel_crtc);
4f771f10 5063
6e3c9717 5064 if (intel_crtc->config->has_pch_encoder) {
ab4d966c 5065 lpt_disable_pch_transcoder(dev_priv);
1ad960f2 5066 intel_ddi_fdi_disable(crtc);
83616634 5067 }
4f771f10 5068
97b040aa
ID		 5069 for_each_encoder_on_crtc(dev, crtc, encoder)
5070 if (encoder->post_disable)
5071 encoder->post_disable(encoder);
e4ca0612
PJ		 5072
5073 intel_crtc->active = false;
5074 intel_update_watermarks(crtc);
4f771f10
PZ		 5075}
5076
2dd24552
JB		 5077static void i9xx_pfit_enable(struct intel_crtc *crtc)
5078{
5079 struct drm_device *dev = crtc->base.dev;
5080 struct drm_i915_private *dev_priv = dev->dev_private;
6e3c9717 5081 struct intel_crtc_state *pipe_config = crtc->config;
2dd24552 5082
681a8504 5083 if (!pipe_config->gmch_pfit.control)
2dd24552
JB		 5084 return;
5085
2dd24552 5086 /*
c0b03411
DV		 5087 * The panel fitter should only be adjusted whilst the pipe is disabled,
5088 * according to register description and PRM.
2dd24552 5089 */
c0b03411
DV		 5090 WARN_ON(I915_READ(PFIT_CONTROL) & PFIT_ENABLE);
5091 assert_pipe_disabled(dev_priv, crtc->pipe);
2dd24552 5092
b074cec8
JB		 5093 I915_WRITE(PFIT_PGM_RATIOS, pipe_config->gmch_pfit.pgm_ratios);
5094 I915_WRITE(PFIT_CONTROL, pipe_config->gmch_pfit.control);
5a80c45c
DV		 5095
5096 /* Border color in case we don't scale up to the full screen. Black by
5097 * default, change to something else for debugging. */
5098 I915_WRITE(BCLRPAT(crtc->pipe), 0);
2dd24552
JB		 5099}
5100
d05410f9
DA		 5101static enum intel_display_power_domain port_to_power_domain(enum port port)
5102{
5103 switch (port) {
5104 case PORT_A:
5105 return POWER_DOMAIN_PORT_DDI_A_4_LANES;
5106 case PORT_B:
5107 return POWER_DOMAIN_PORT_DDI_B_4_LANES;
5108 case PORT_C:
5109 return POWER_DOMAIN_PORT_DDI_C_4_LANES;
5110 case PORT_D:
5111 return POWER_DOMAIN_PORT_DDI_D_4_LANES;
d8e19f99
XZ		 5112 case PORT_E:
5113 return POWER_DOMAIN_PORT_DDI_E_2_LANES;
d05410f9
DA		 5114 default:
5115 WARN_ON_ONCE(1);
5116 return POWER_DOMAIN_PORT_OTHER;
5117 }
5118}
5119
77d22dca
ID		 5120#define for_each_power_domain(domain, mask) \
5121 for ((domain) = 0; (domain) < POWER_DOMAIN_NUM; (domain)++) \
5122 if ((1 << (domain)) & (mask))
5123
319be8ae
ID		 5124enum intel_display_power_domain
5125intel_display_port_power_domain(struct intel_encoder *intel_encoder)
5126{
5127 struct drm_device *dev = intel_encoder->base.dev;
5128 struct intel_digital_port *intel_dig_port;
5129
5130 switch (intel_encoder->type) {
5131 case INTEL_OUTPUT_UNKNOWN:
5132 /* Only DDI platforms should ever use this output type */
5133 WARN_ON_ONCE(!HAS_DDI(dev));
5134 case INTEL_OUTPUT_DISPLAYPORT:
5135 case INTEL_OUTPUT_HDMI:
5136 case INTEL_OUTPUT_EDP:
5137 intel_dig_port = enc_to_dig_port(&intel_encoder->base);
d05410f9 5138 return port_to_power_domain(intel_dig_port->port);
0e32b39c
DA		 5139 case INTEL_OUTPUT_DP_MST:
5140 intel_dig_port = enc_to_mst(&intel_encoder->base)->primary;
5141 return port_to_power_domain(intel_dig_port->port);
319be8ae
ID		 5142 case INTEL_OUTPUT_ANALOG:
5143 return POWER_DOMAIN_PORT_CRT;
5144 case INTEL_OUTPUT_DSI:
5145 return POWER_DOMAIN_PORT_DSI;
5146 default:
5147 return POWER_DOMAIN_PORT_OTHER;
5148 }
5149}
5150
5151static unsigned long get_crtc_power_domains(struct drm_crtc *crtc)
77d22dca 5152{
319be8ae
ID		 5153 struct drm_device *dev = crtc->dev;
5154 struct intel_encoder *intel_encoder;
5155 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
5156 enum pipe pipe = intel_crtc->pipe;
77d22dca
ID		 5157 unsigned long mask;
5158 enum transcoder transcoder;
5159
292b990e
ML		 5160 if (!crtc->state->active)
5161 return 0;
5162
77d22dca
ID		 5163 transcoder = intel_pipe_to_cpu_transcoder(dev->dev_private, pipe);
5164
5165 mask = BIT(POWER_DOMAIN_PIPE(pipe));
5166 mask |= BIT(POWER_DOMAIN_TRANSCODER(transcoder));
6e3c9717
ACO		 5167 if (intel_crtc->config->pch_pfit.enabled ||
5168 intel_crtc->config->pch_pfit.force_thru)
77d22dca
ID		 5169 mask |= BIT(POWER_DOMAIN_PIPE_PANEL_FITTER(pipe));
5170
319be8ae
ID		 5171 for_each_encoder_on_crtc(dev, crtc, intel_encoder)
5172 mask |= BIT(intel_display_port_power_domain(intel_encoder));
5173
77d22dca
ID		 5174 return mask;
5175}
5176
292b990e 5177static unsigned long modeset_get_crtc_power_domains(struct drm_crtc *crtc)
77d22dca 5178{
292b990e
ML		 5179 struct drm_i915_private *dev_priv = crtc->dev->dev_private;
5180 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
5181 enum intel_display_power_domain domain;
5182 unsigned long domains, new_domains, old_domains;
77d22dca 5183
292b990e
ML		 5184 old_domains = intel_crtc->enabled_power_domains;
5185 intel_crtc->enabled_power_domains = new_domains = get_crtc_power_domains(crtc);
77d22dca 5186
292b990e
ML		 5187 domains = new_domains & ~old_domains;
5188
5189 for_each_power_domain(domain, domains)
5190 intel_display_power_get(dev_priv, domain);
5191
5192 return old_domains & ~new_domains;
5193}
5194
5195static void modeset_put_power_domains(struct drm_i915_private *dev_priv,
5196 unsigned long domains)
5197{
5198 enum intel_display_power_domain domain;
5199
5200 for_each_power_domain(domain, domains)
5201 intel_display_power_put(dev_priv, domain);
5202}
77d22dca 5203
292b990e
ML		 5204static void modeset_update_crtc_power_domains(struct drm_atomic_state *state)
5205{
5206 struct drm_device *dev = state->dev;
5207 struct drm_i915_private *dev_priv = dev->dev_private;
5208 unsigned long put_domains[I915_MAX_PIPES] = {};
5209 struct drm_crtc_state *crtc_state;
5210 struct drm_crtc *crtc;
5211 int i;
77d22dca 5212
292b990e
ML		 5213 for_each_crtc_in_state(state, crtc, crtc_state, i) {
5214 if (needs_modeset(crtc->state))
5215 put_domains[to_intel_crtc(crtc)->pipe] =
5216 modeset_get_crtc_power_domains(crtc);
77d22dca
ID		 5217 }
5218
27c329ed
ML		 5219 if (dev_priv->display.modeset_commit_cdclk) {
5220 unsigned int cdclk = to_intel_atomic_state(state)->cdclk;
5221
5222 if (cdclk != dev_priv->cdclk_freq &&
5223 !WARN_ON(!state->allow_modeset))
5224 dev_priv->display.modeset_commit_cdclk(state);
5225 }
50f6e502 5226
292b990e
ML		 5227 for (i = 0; i < I915_MAX_PIPES; i++)
5228 if (put_domains[i])
5229 modeset_put_power_domains(dev_priv, put_domains[i]);
77d22dca
ID		 5230}
5231
adafdc6f
MK		 5232static int intel_compute_max_dotclk(struct drm_i915_private *dev_priv)
5233{
5234 int max_cdclk_freq = dev_priv->max_cdclk_freq;
5235
5236 if (INTEL_INFO(dev_priv)->gen >= 9 ||
5237 IS_HASWELL(dev_priv) || IS_BROADWELL(dev_priv))
5238 return max_cdclk_freq;
5239 else if (IS_CHERRYVIEW(dev_priv))
5240 return max_cdclk_freq*95/100;
5241 else if (INTEL_INFO(dev_priv)->gen < 4)
5242 return 2*max_cdclk_freq*90/100;
5243 else
5244 return max_cdclk_freq*90/100;
5245}
5246
560a7ae4
DL		 5247static void intel_update_max_cdclk(struct drm_device *dev)
5248{
5249 struct drm_i915_private *dev_priv = dev->dev_private;
5250
5251 if (IS_SKYLAKE(dev)) {
5252 u32 limit = I915_READ(SKL_DFSM) & SKL_DFSM_CDCLK_LIMIT_MASK;
5253
5254 if (limit == SKL_DFSM_CDCLK_LIMIT_675)
5255 dev_priv->max_cdclk_freq = 675000;
5256 else if (limit == SKL_DFSM_CDCLK_LIMIT_540)
5257 dev_priv->max_cdclk_freq = 540000;
5258 else if (limit == SKL_DFSM_CDCLK_LIMIT_450)
5259 dev_priv->max_cdclk_freq = 450000;
5260 else
5261 dev_priv->max_cdclk_freq = 337500;
5262 } else if (IS_BROADWELL(dev)) {
5263 /*
5264 * FIXME with extra cooling we can allow
5265 * 540 MHz for ULX and 675 Mhz for ULT.
5266 * How can we know if extra cooling is
5267 * available? PCI ID, VTB, something else?
5268 */
5269 if (I915_READ(FUSE_STRAP) & HSW_CDCLK_LIMIT)
5270 dev_priv->max_cdclk_freq = 450000;
5271 else if (IS_BDW_ULX(dev))
5272 dev_priv->max_cdclk_freq = 450000;
5273 else if (IS_BDW_ULT(dev))
5274 dev_priv->max_cdclk_freq = 540000;
5275 else
5276 dev_priv->max_cdclk_freq = 675000;
0904deaf
MK		 5277 } else if (IS_CHERRYVIEW(dev)) {
5278 dev_priv->max_cdclk_freq = 320000;
560a7ae4
DL		 5279 } else if (IS_VALLEYVIEW(dev)) {
5280 dev_priv->max_cdclk_freq = 400000;
5281 } else {
5282 /* otherwise assume cdclk is fixed */
5283 dev_priv->max_cdclk_freq = dev_priv->cdclk_freq;
5284 }
5285
adafdc6f
MK		 5286 dev_priv->max_dotclk_freq = intel_compute_max_dotclk(dev_priv);
5287
560a7ae4
DL		 5288 DRM_DEBUG_DRIVER("Max CD clock rate: %d kHz\n",
5289 dev_priv->max_cdclk_freq);
adafdc6f
MK		 5290
5291 DRM_DEBUG_DRIVER("Max dotclock rate: %d kHz\n",
5292 dev_priv->max_dotclk_freq);
560a7ae4
DL		 5293}
5294
5295static void intel_update_cdclk(struct drm_device *dev)
5296{
5297 struct drm_i915_private *dev_priv = dev->dev_private;
5298
5299 dev_priv->cdclk_freq = dev_priv->display.get_display_clock_speed(dev);
5300 DRM_DEBUG_DRIVER("Current CD clock rate: %d kHz\n",
5301 dev_priv->cdclk_freq);
5302
5303 /*
5304 * Program the gmbus_freq based on the cdclk frequency.
5305 * BSpec erroneously claims we should aim for 4MHz, but
5306 * in fact 1MHz is the correct frequency.
5307 */
5308 if (IS_VALLEYVIEW(dev)) {
5309 /*
5310 * Program the gmbus_freq based on the cdclk frequency.
5311 * BSpec erroneously claims we should aim for 4MHz, but
5312 * in fact 1MHz is the correct frequency.
5313 */
5314 I915_WRITE(GMBUSFREQ_VLV, DIV_ROUND_UP(dev_priv->cdclk_freq, 1000));
5315 }
5316
5317 if (dev_priv->max_cdclk_freq == 0)
5318 intel_update_max_cdclk(dev);
5319}
5320
70d0c574 5321static void broxton_set_cdclk(struct drm_device *dev, int frequency)
f8437dd1
VK		 5322{
5323 struct drm_i915_private *dev_priv = dev->dev_private;
5324 uint32_t divider;
5325 uint32_t ratio;
5326 uint32_t current_freq;
5327 int ret;
5328
5329 /* frequency = 19.2MHz * ratio / 2 / div{1,1.5,2,4} */
5330 switch (frequency) {
5331 case 144000:
5332 divider = BXT_CDCLK_CD2X_DIV_SEL_4;
5333 ratio = BXT_DE_PLL_RATIO(60);
5334 break;
5335 case 288000:
5336 divider = BXT_CDCLK_CD2X_DIV_SEL_2;
5337 ratio = BXT_DE_PLL_RATIO(60);
5338 break;
5339 case 384000:
5340 divider = BXT_CDCLK_CD2X_DIV_SEL_1_5;
5341 ratio = BXT_DE_PLL_RATIO(60);
5342 break;
5343 case 576000:
5344 divider = BXT_CDCLK_CD2X_DIV_SEL_1;
5345 ratio = BXT_DE_PLL_RATIO(60);
5346 break;
5347 case 624000:
5348 divider = BXT_CDCLK_CD2X_DIV_SEL_1;
5349 ratio = BXT_DE_PLL_RATIO(65);
5350 break;
5351 case 19200:
5352 /*
5353 * Bypass frequency with DE PLL disabled. Init ratio, divider
5354 * to suppress GCC warning.
5355 */
5356 ratio = 0;
5357 divider = 0;
5358 break;
5359 default:
5360 DRM_ERROR("unsupported CDCLK freq %d", frequency);
5361
5362 return;
5363 }
5364
5365 mutex_lock(&dev_priv->rps.hw_lock);
5366 /* Inform power controller of upcoming frequency change */
5367 ret = sandybridge_pcode_write(dev_priv, HSW_PCODE_DE_WRITE_FREQ_REQ,
5368 0x80000000);
5369 mutex_unlock(&dev_priv->rps.hw_lock);
5370
5371 if (ret) {
5372 DRM_ERROR("PCode CDCLK freq change notify failed (err %d, freq %d)\n",
5373 ret, frequency);
5374 return;
5375 }
5376
5377 current_freq = I915_READ(CDCLK_CTL) & CDCLK_FREQ_DECIMAL_MASK;
5378 /* convert from .1 fixpoint MHz with -1MHz offset to kHz */
5379 current_freq = current_freq * 500 + 1000;
5380
5381 /*
5382 * DE PLL has to be disabled when
5383 * - setting to 19.2MHz (bypass, PLL isn't used)
5384 * - before setting to 624MHz (PLL needs toggling)
5385 * - before setting to any frequency from 624MHz (PLL needs toggling)
5386 */
5387 if (frequency == 19200 || frequency == 624000 ||
5388 current_freq == 624000) {
5389 I915_WRITE(BXT_DE_PLL_ENABLE, ~BXT_DE_PLL_PLL_ENABLE);
5390 /* Timeout 200us */
5391 if (wait_for(!(I915_READ(BXT_DE_PLL_ENABLE) & BXT_DE_PLL_LOCK),
5392 1))
5393 DRM_ERROR("timout waiting for DE PLL unlock\n");
5394 }
5395
5396 if (frequency != 19200) {
5397 uint32_t val;
5398
5399 val = I915_READ(BXT_DE_PLL_CTL);
5400 val &= ~BXT_DE_PLL_RATIO_MASK;
5401 val |= ratio;
5402 I915_WRITE(BXT_DE_PLL_CTL, val);
5403
5404 I915_WRITE(BXT_DE_PLL_ENABLE, BXT_DE_PLL_PLL_ENABLE);
5405 /* Timeout 200us */
5406 if (wait_for(I915_READ(BXT_DE_PLL_ENABLE) & BXT_DE_PLL_LOCK, 1))
5407 DRM_ERROR("timeout waiting for DE PLL lock\n");
5408
5409 val = I915_READ(CDCLK_CTL);
5410 val &= ~BXT_CDCLK_CD2X_DIV_SEL_MASK;
5411 val |= divider;
5412 /*
5413 * Disable SSA Precharge when CD clock frequency < 500 MHz,
5414 * enable otherwise.
5415 */
5416 val &= ~BXT_CDCLK_SSA_PRECHARGE_ENABLE;
5417 if (frequency >= 500000)
5418 val |= BXT_CDCLK_SSA_PRECHARGE_ENABLE;
5419
5420 val &= ~CDCLK_FREQ_DECIMAL_MASK;
5421 /* convert from kHz to .1 fixpoint MHz with -1MHz offset */
5422 val |= (frequency - 1000) / 500;
5423 I915_WRITE(CDCLK_CTL, val);
5424 }
5425
5426 mutex_lock(&dev_priv->rps.hw_lock);
5427 ret = sandybridge_pcode_write(dev_priv, HSW_PCODE_DE_WRITE_FREQ_REQ,
5428 DIV_ROUND_UP(frequency, 25000));
5429 mutex_unlock(&dev_priv->rps.hw_lock);
5430
5431 if (ret) {
5432 DRM_ERROR("PCode CDCLK freq set failed, (err %d, freq %d)\n",
5433 ret, frequency);
5434 return;
5435 }
5436
a47871bd 5437 intel_update_cdclk(dev);
f8437dd1
VK		 5438}
5439
5440void broxton_init_cdclk(struct drm_device *dev)
5441{
5442 struct drm_i915_private *dev_priv = dev->dev_private;
5443 uint32_t val;
5444
5445 /*
5446 * NDE_RSTWRN_OPT RST PCH Handshake En must always be 0b on BXT
5447 * or else the reset will hang because there is no PCH to respond.
5448 * Move the handshake programming to initialization sequence.
5449 * Previously was left up to BIOS.
5450 */
5451 val = I915_READ(HSW_NDE_RSTWRN_OPT);
5452 val &= ~RESET_PCH_HANDSHAKE_ENABLE;
5453 I915_WRITE(HSW_NDE_RSTWRN_OPT, val);
5454
5455 /* Enable PG1 for cdclk */
5456 intel_display_power_get(dev_priv, POWER_DOMAIN_PLLS);
5457
5458 /* check if cd clock is enabled */
5459 if (I915_READ(BXT_DE_PLL_ENABLE) & BXT_DE_PLL_PLL_ENABLE) {
5460 DRM_DEBUG_KMS("Display already initialized\n");
5461 return;
5462 }
5463
5464 /*
5465 * FIXME:
5466 * - The initial CDCLK needs to be read from VBT.
5467 * Need to make this change after VBT has changes for BXT.
5468 * - check if setting the max (or any) cdclk freq is really necessary
5469 * here, it belongs to modeset time
5470 */
5471 broxton_set_cdclk(dev, 624000);
5472
5473 I915_WRITE(DBUF_CTL, I915_READ(DBUF_CTL) | DBUF_POWER_REQUEST);
22e02c0b
VS		 5474 POSTING_READ(DBUF_CTL);
5475
f8437dd1
VK		 5476 udelay(10);
5477
5478 if (!(I915_READ(DBUF_CTL) & DBUF_POWER_STATE))
5479 DRM_ERROR("DBuf power enable timeout!\n");
5480}
5481
5482void broxton_uninit_cdclk(struct drm_device *dev)
5483{
5484 struct drm_i915_private *dev_priv = dev->dev_private;
5485
5486 I915_WRITE(DBUF_CTL, I915_READ(DBUF_CTL) & ~DBUF_POWER_REQUEST);
22e02c0b
VS		 5487 POSTING_READ(DBUF_CTL);
5488
f8437dd1
VK		 5489 udelay(10);
5490
5491 if (I915_READ(DBUF_CTL) & DBUF_POWER_STATE)
5492 DRM_ERROR("DBuf power disable timeout!\n");
5493
5494 /* Set minimum (bypass) frequency, in effect turning off the DE PLL */
5495 broxton_set_cdclk(dev, 19200);
5496
5497 intel_display_power_put(dev_priv, POWER_DOMAIN_PLLS);
5498}
5499
5d96d8af
DL		 5500static const struct skl_cdclk_entry {
5501 unsigned int freq;
5502 unsigned int vco;
5503} skl_cdclk_frequencies[] = {
5504 { .freq = 308570, .vco = 8640 },
5505 { .freq = 337500, .vco = 8100 },
5506 { .freq = 432000, .vco = 8640 },
5507 { .freq = 450000, .vco = 8100 },
5508 { .freq = 540000, .vco = 8100 },
5509 { .freq = 617140, .vco = 8640 },
5510 { .freq = 675000, .vco = 8100 },
5511};
5512
5513static unsigned int skl_cdclk_decimal(unsigned int freq)
5514{
5515 return (freq - 1000) / 500;
5516}
5517
5518static unsigned int skl_cdclk_get_vco(unsigned int freq)
5519{
5520 unsigned int i;
5521
5522 for (i = 0; i < ARRAY_SIZE(skl_cdclk_frequencies); i++) {
5523 const struct skl_cdclk_entry *e = &skl_cdclk_frequencies[i];
5524
5525 if (e->freq == freq)
5526 return e->vco;
5527 }
5528
5529 return 8100;
5530}
5531
5532static void
5533skl_dpll0_enable(struct drm_i915_private *dev_priv, unsigned int required_vco)
5534{
5535 unsigned int min_freq;
5536 u32 val;
5537
5538 /* select the minimum CDCLK before enabling DPLL 0 */
5539 val = I915_READ(CDCLK_CTL);
5540 val &= ~CDCLK_FREQ_SEL_MASK | ~CDCLK_FREQ_DECIMAL_MASK;
5541 val |= CDCLK_FREQ_337_308;
5542
5543 if (required_vco == 8640)
5544 min_freq = 308570;
5545 else
5546 min_freq = 337500;
5547
5548 val = CDCLK_FREQ_337_308 | skl_cdclk_decimal(min_freq);
5549
5550 I915_WRITE(CDCLK_CTL, val);
5551 POSTING_READ(CDCLK_CTL);
5552
5553 /*
5554 * We always enable DPLL0 with the lowest link rate possible, but still
5555 * taking into account the VCO required to operate the eDP panel at the
5556 * desired frequency. The usual DP link rates operate with a VCO of
5557 * 8100 while the eDP 1.4 alternate link rates need a VCO of 8640.
5558 * The modeset code is responsible for the selection of the exact link
5559 * rate later on, with the constraint of choosing a frequency that
5560 * works with required_vco.
5561 */
5562 val = I915_READ(DPLL_CTRL1);
5563
5564 val &= ~(DPLL_CTRL1_HDMI_MODE(SKL_DPLL0) | DPLL_CTRL1_SSC(SKL_DPLL0) |
5565 DPLL_CTRL1_LINK_RATE_MASK(SKL_DPLL0));
5566 val |= DPLL_CTRL1_OVERRIDE(SKL_DPLL0);
5567 if (required_vco == 8640)
5568 val |= DPLL_CTRL1_LINK_RATE(DPLL_CTRL1_LINK_RATE_1080,
5569 SKL_DPLL0);
5570 else
5571 val |= DPLL_CTRL1_LINK_RATE(DPLL_CTRL1_LINK_RATE_810,
5572 SKL_DPLL0);
5573
5574 I915_WRITE(DPLL_CTRL1, val);
5575 POSTING_READ(DPLL_CTRL1);
5576
5577 I915_WRITE(LCPLL1_CTL, I915_READ(LCPLL1_CTL) | LCPLL_PLL_ENABLE);
5578
5579 if (wait_for(I915_READ(LCPLL1_CTL) & LCPLL_PLL_LOCK, 5))
5580 DRM_ERROR("DPLL0 not locked\n");
5581}
5582
5583static bool skl_cdclk_pcu_ready(struct drm_i915_private *dev_priv)
5584{
5585 int ret;
5586 u32 val;
5587
5588 /* inform PCU we want to change CDCLK */
5589 val = SKL_CDCLK_PREPARE_FOR_CHANGE;
5590 mutex_lock(&dev_priv->rps.hw_lock);
5591 ret = sandybridge_pcode_read(dev_priv, SKL_PCODE_CDCLK_CONTROL, &val);
5592 mutex_unlock(&dev_priv->rps.hw_lock);
5593
5594 return ret == 0 && (val & SKL_CDCLK_READY_FOR_CHANGE);
5595}
5596
5597static bool skl_cdclk_wait_for_pcu_ready(struct drm_i915_private *dev_priv)
5598{
5599 unsigned int i;
5600
5601 for (i = 0; i < 15; i++) {
5602 if (skl_cdclk_pcu_ready(dev_priv))
5603 return true;
5604 udelay(10);
5605 }
5606
5607 return false;
5608}
5609
5610static void skl_set_cdclk(struct drm_i915_private *dev_priv, unsigned int freq)
5611{
560a7ae4 5612 struct drm_device *dev = dev_priv->dev;
5d96d8af
DL		 5613 u32 freq_select, pcu_ack;
5614
5615 DRM_DEBUG_DRIVER("Changing CDCLK to %dKHz\n", freq);
5616
5617 if (!skl_cdclk_wait_for_pcu_ready(dev_priv)) {
5618 DRM_ERROR("failed to inform PCU about cdclk change\n");
5619 return;
5620 }
5621
5622 /* set CDCLK_CTL */
5623 switch(freq) {
5624 case 450000:
5625 case 432000:
5626 freq_select = CDCLK_FREQ_450_432;
5627 pcu_ack = 1;
5628 break;
5629 case 540000:
5630 freq_select = CDCLK_FREQ_540;
5631 pcu_ack = 2;
5632 break;
5633 case 308570:
5634 case 337500:
5635 default:
5636 freq_select = CDCLK_FREQ_337_308;
5637 pcu_ack = 0;
5638 break;
5639 case 617140:
5640 case 675000:
5641 freq_select = CDCLK_FREQ_675_617;
5642 pcu_ack = 3;
5643 break;
5644 }
5645
5646 I915_WRITE(CDCLK_CTL, freq_select | skl_cdclk_decimal(freq));
5647 POSTING_READ(CDCLK_CTL);
5648
5649 /* inform PCU of the change */
5650 mutex_lock(&dev_priv->rps.hw_lock);
5651 sandybridge_pcode_write(dev_priv, SKL_PCODE_CDCLK_CONTROL, pcu_ack);
5652 mutex_unlock(&dev_priv->rps.hw_lock);
560a7ae4
DL		 5653
5654 intel_update_cdclk(dev);
5d96d8af
DL		 5655}
5656
5657void skl_uninit_cdclk(struct drm_i915_private *dev_priv)
5658{
5659 /* disable DBUF power */
5660 I915_WRITE(DBUF_CTL, I915_READ(DBUF_CTL) & ~DBUF_POWER_REQUEST);
5661 POSTING_READ(DBUF_CTL);
5662
5663 udelay(10);
5664
5665 if (I915_READ(DBUF_CTL) & DBUF_POWER_STATE)
5666 DRM_ERROR("DBuf power disable timeout\n");
5667
5668 /* disable DPLL0 */
5669 I915_WRITE(LCPLL1_CTL, I915_READ(LCPLL1_CTL) & ~LCPLL_PLL_ENABLE);
5670 if (wait_for(!(I915_READ(LCPLL1_CTL) & LCPLL_PLL_LOCK), 1))
5671 DRM_ERROR("Couldn't disable DPLL0\n");
5672
5673 intel_display_power_put(dev_priv, POWER_DOMAIN_PLLS);
5674}
5675
5676void skl_init_cdclk(struct drm_i915_private *dev_priv)
5677{
5678 u32 val;
5679 unsigned int required_vco;
5680
5681 /* enable PCH reset handshake */
5682 val = I915_READ(HSW_NDE_RSTWRN_OPT);
5683 I915_WRITE(HSW_NDE_RSTWRN_OPT, val | RESET_PCH_HANDSHAKE_ENABLE);
5684
5685 /* enable PG1 and Misc I/O */
5686 intel_display_power_get(dev_priv, POWER_DOMAIN_PLLS);
5687
39d9b85a
GW		 5688 /* DPLL0 not enabled (happens on early BIOS versions) */
5689 if (!(I915_READ(LCPLL1_CTL) & LCPLL_PLL_ENABLE)) {
5690 /* enable DPLL0 */
5691 required_vco = skl_cdclk_get_vco(dev_priv->skl_boot_cdclk);
5692 skl_dpll0_enable(dev_priv, required_vco);
5d96d8af
DL		 5693 }
5694
5d96d8af
DL		 5695 /* set CDCLK to the frequency the BIOS chose */
5696 skl_set_cdclk(dev_priv, dev_priv->skl_boot_cdclk);
5697
5698 /* enable DBUF power */
5699 I915_WRITE(DBUF_CTL, I915_READ(DBUF_CTL) | DBUF_POWER_REQUEST);
5700 POSTING_READ(DBUF_CTL);
5701
5702 udelay(10);
5703
5704 if (!(I915_READ(DBUF_CTL) & DBUF_POWER_STATE))
5705 DRM_ERROR("DBuf power enable timeout\n");
5706}
5707
dfcab17e 5708/* returns HPLL frequency in kHz */
f8bf63fd 5709static int valleyview_get_vco(struct drm_i915_private *dev_priv)
30a970c6 5710{
586f49dc 5711 int hpll_freq, vco_freq[] = { 800, 1600, 2000, 2400 };
30a970c6 5712
586f49dc 5713 /* Obtain SKU information */
a580516d 5714 mutex_lock(&dev_priv->sb_lock);
586f49dc
JB		 5715 hpll_freq = vlv_cck_read(dev_priv, CCK_FUSE_REG) &
5716 CCK_FUSE_HPLL_FREQ_MASK;
a580516d 5717 mutex_unlock(&dev_priv->sb_lock);
30a970c6 5718
dfcab17e 5719 return vco_freq[hpll_freq] * 1000;
30a970c6
JB		 5720}
5721
5722/* Adjust CDclk dividers to allow high res or save power if possible */
5723static void valleyview_set_cdclk(struct drm_device *dev, int cdclk)
5724{
5725 struct drm_i915_private *dev_priv = dev->dev_private;
5726 u32 val, cmd;
5727
164dfd28
VK		 5728 WARN_ON(dev_priv->display.get_display_clock_speed(dev)
5729 != dev_priv->cdclk_freq);
d60c4473 5730
dfcab17e 5731 if (cdclk >= 320000) /* jump to highest voltage for 400MHz too */
30a970c6 5732 cmd = 2;
dfcab17e 5733 else if (cdclk == 266667)
30a970c6
JB		 5734 cmd = 1;
5735 else
5736 cmd = 0;
5737
5738 mutex_lock(&dev_priv->rps.hw_lock);
5739 val = vlv_punit_read(dev_priv, PUNIT_REG_DSPFREQ);
5740 val &= ~DSPFREQGUAR_MASK;
5741 val |= (cmd << DSPFREQGUAR_SHIFT);
5742 vlv_punit_write(dev_priv, PUNIT_REG_DSPFREQ, val);
5743 if (wait_for((vlv_punit_read(dev_priv, PUNIT_REG_DSPFREQ) &
5744 DSPFREQSTAT_MASK) == (cmd << DSPFREQSTAT_SHIFT),
5745 50)) {
5746 DRM_ERROR("timed out waiting for CDclk change\n");
5747 }
5748 mutex_unlock(&dev_priv->rps.hw_lock);
5749
54433e91
VS		 5750 mutex_lock(&dev_priv->sb_lock);
5751
dfcab17e 5752 if (cdclk == 400000) {
6bcda4f0 5753 u32 divider;
30a970c6 5754
6bcda4f0 5755 divider = DIV_ROUND_CLOSEST(dev_priv->hpll_freq << 1, cdclk) - 1;
30a970c6 5756
30a970c6
JB		 5757 /* adjust cdclk divider */
5758 val = vlv_cck_read(dev_priv, CCK_DISPLAY_CLOCK_CONTROL);
9cf33db5 5759 val &= ~DISPLAY_FREQUENCY_VALUES;
30a970c6
JB		 5760 val |= divider;
5761 vlv_cck_write(dev_priv, CCK_DISPLAY_CLOCK_CONTROL, val);
a877e801
VS		 5762
5763 if (wait_for((vlv_cck_read(dev_priv, CCK_DISPLAY_CLOCK_CONTROL) &
5764 DISPLAY_FREQUENCY_STATUS) == (divider << DISPLAY_FREQUENCY_STATUS_SHIFT),
5765 50))
5766 DRM_ERROR("timed out waiting for CDclk change\n");
30a970c6
JB		 5767 }
5768
30a970c6
JB		 5769 /* adjust self-refresh exit latency value */
5770 val = vlv_bunit_read(dev_priv, BUNIT_REG_BISOC);
5771 val &= ~0x7f;
5772
5773 /*
5774 * For high bandwidth configs, we set a higher latency in the bunit
5775 * so that the core display fetch happens in time to avoid underruns.
5776 */
dfcab17e 5777 if (cdclk == 400000)
30a970c6
JB		 5778 val |= 4500 / 250; /* 4.5 usec */
5779 else
5780 val |= 3000 / 250; /* 3.0 usec */
5781 vlv_bunit_write(dev_priv, BUNIT_REG_BISOC, val);
54433e91 5782
a580516d 5783 mutex_unlock(&dev_priv->sb_lock);
30a970c6 5784
b6283055 5785 intel_update_cdclk(dev);
30a970c6
JB		 5786}
5787
383c5a6a
VS		 5788static void cherryview_set_cdclk(struct drm_device *dev, int cdclk)
5789{
5790 struct drm_i915_private *dev_priv = dev->dev_private;
5791 u32 val, cmd;
5792
164dfd28
VK		 5793 WARN_ON(dev_priv->display.get_display_clock_speed(dev)
5794 != dev_priv->cdclk_freq);
383c5a6a
VS		 5795
5796 switch (cdclk) {
383c5a6a
VS		 5797 case 333333:
5798 case 320000:
383c5a6a 5799 case 266667:
383c5a6a 5800 case 200000:
383c5a6a
VS		 5801 break;
5802 default:
5f77eeb0 5803 MISSING_CASE(cdclk);
383c5a6a
VS		 5804 return;
5805 }
5806
9d0d3fda
VS		 5807 /*
5808 * Specs are full of misinformation, but testing on actual
5809 * hardware has shown that we just need to write the desired
5810 * CCK divider into the Punit register.
5811 */
5812 cmd = DIV_ROUND_CLOSEST(dev_priv->hpll_freq << 1, cdclk) - 1;
5813
383c5a6a
VS		 5814 mutex_lock(&dev_priv->rps.hw_lock);
5815 val = vlv_punit_read(dev_priv, PUNIT_REG_DSPFREQ);
5816 val &= ~DSPFREQGUAR_MASK_CHV;
5817 val |= (cmd << DSPFREQGUAR_SHIFT_CHV);
5818 vlv_punit_write(dev_priv, PUNIT_REG_DSPFREQ, val);
5819 if (wait_for((vlv_punit_read(dev_priv, PUNIT_REG_DSPFREQ) &
5820 DSPFREQSTAT_MASK_CHV) == (cmd << DSPFREQSTAT_SHIFT_CHV),
5821 50)) {
5822 DRM_ERROR("timed out waiting for CDclk change\n");
5823 }
5824 mutex_unlock(&dev_priv->rps.hw_lock);
5825
b6283055 5826 intel_update_cdclk(dev);
383c5a6a
VS		 5827}
5828
30a970c6
JB		 5829static int valleyview_calc_cdclk(struct drm_i915_private *dev_priv,
5830 int max_pixclk)
5831{
6bcda4f0 5832 int freq_320 = (dev_priv->hpll_freq << 1) % 320000 != 0 ? 333333 : 320000;
6cca3195 5833 int limit = IS_CHERRYVIEW(dev_priv) ? 95 : 90;
29dc7ef3 5834
30a970c6
JB		 5835 /*
5836 * Really only a few cases to deal with, as only 4 CDclks are supported:
5837 * 200MHz
5838 * 267MHz
29dc7ef3 5839 * 320/333MHz (depends on HPLL freq)
6cca3195
VS		 5840 * 400MHz (VLV only)
5841 * So we check to see whether we're above 90% (VLV) or 95% (CHV)
5842 * of the lower bin and adjust if needed.
e37c67a1
VS		 5843 *
5844 * We seem to get an unstable or solid color picture at 200MHz.
5845 * Not sure what's wrong. For now use 200MHz only when all pipes
5846 * are off.
30a970c6 5847 */
6cca3195
VS		 5848 if (!IS_CHERRYVIEW(dev_priv) &&
5849 max_pixclk > freq_320*limit/100)
dfcab17e 5850 return 400000;
6cca3195 5851 else if (max_pixclk > 266667*limit/100)
29dc7ef3 5852 return freq_320;
e37c67a1 5853 else if (max_pixclk > 0)
dfcab17e 5854 return 266667;
e37c67a1
VS		 5855 else
5856 return 200000;
30a970c6
JB		 5857}
5858
f8437dd1
VK		 5859static int broxton_calc_cdclk(struct drm_i915_private *dev_priv,
5860 int max_pixclk)
5861{
5862 /*
5863 * FIXME:
5864 * - remove the guardband, it's not needed on BXT
5865 * - set 19.2MHz bypass frequency if there are no active pipes
5866 */
5867 if (max_pixclk > 576000*9/10)
5868 return 624000;
5869 else if (max_pixclk > 384000*9/10)
5870 return 576000;
5871 else if (max_pixclk > 288000*9/10)
5872 return 384000;
5873 else if (max_pixclk > 144000*9/10)
5874 return 288000;
5875 else
5876 return 144000;
5877}
5878
a821fc46
ACO		 5879/* Compute the max pixel clock for new configuration. Uses atomic state if
5880 * that's non-NULL, look at current state otherwise. */
5881static int intel_mode_max_pixclk(struct drm_device *dev,
5882 struct drm_atomic_state *state)
30a970c6 5883{
30a970c6 5884 struct intel_crtc *intel_crtc;
304603f4 5885 struct intel_crtc_state *crtc_state;
30a970c6
JB		 5886 int max_pixclk = 0;
5887
d3fcc808 5888 for_each_intel_crtc(dev, intel_crtc) {
27c329ed 5889 crtc_state = intel_atomic_get_crtc_state(state, intel_crtc);
304603f4
ACO		 5890 if (IS_ERR(crtc_state))
5891 return PTR_ERR(crtc_state);
5892
5893 if (!crtc_state->base.enable)
5894 continue;
5895
5896 max_pixclk = max(max_pixclk,
5897 crtc_state->base.adjusted_mode.crtc_clock);
30a970c6
JB		 5898 }
5899
5900 return max_pixclk;
5901}
5902
27c329ed 5903static int valleyview_modeset_calc_cdclk(struct drm_atomic_state *state)
30a970c6 5904{
27c329ed
ML		 5905 struct drm_device *dev = state->dev;
5906 struct drm_i915_private *dev_priv = dev->dev_private;
5907 int max_pixclk = intel_mode_max_pixclk(dev, state);
30a970c6 5908
304603f4
ACO		 5909 if (max_pixclk < 0)
5910 return max_pixclk;
30a970c6 5911
27c329ed
ML		 5912 to_intel_atomic_state(state)->cdclk =
5913 valleyview_calc_cdclk(dev_priv, max_pixclk);
0a9ab303 5914
27c329ed
ML		 5915 return 0;
5916}
304603f4 5917
27c329ed
ML		 5918static int broxton_modeset_calc_cdclk(struct drm_atomic_state *state)
5919{
5920 struct drm_device *dev = state->dev;
5921 struct drm_i915_private *dev_priv = dev->dev_private;
5922 int max_pixclk = intel_mode_max_pixclk(dev, state);
85a96e7a 5923
27c329ed
ML		 5924 if (max_pixclk < 0)
5925 return max_pixclk;
85a96e7a 5926
27c329ed
ML		 5927 to_intel_atomic_state(state)->cdclk =
5928 broxton_calc_cdclk(dev_priv, max_pixclk);
85a96e7a 5929
27c329ed 5930 return 0;
30a970c6
JB		 5931}
5932
1e69cd74
VS		 5933static void vlv_program_pfi_credits(struct drm_i915_private *dev_priv)
5934{
5935 unsigned int credits, default_credits;
5936
5937 if (IS_CHERRYVIEW(dev_priv))
5938 default_credits = PFI_CREDIT(12);
5939 else
5940 default_credits = PFI_CREDIT(8);
5941
164dfd28 5942 if (DIV_ROUND_CLOSEST(dev_priv->cdclk_freq, 1000) >= dev_priv->rps.cz_freq) {
1e69cd74
VS		 5943 /* CHV suggested value is 31 or 63 */
5944 if (IS_CHERRYVIEW(dev_priv))
fcc0008f 5945 credits = PFI_CREDIT_63;
1e69cd74
VS		 5946 else
5947 credits = PFI_CREDIT(15);
5948 } else {
5949 credits = default_credits;
5950 }
5951
5952 /*
5953 * WA - write default credits before re-programming
5954 * FIXME: should we also set the resend bit here?
5955 */
5956 I915_WRITE(GCI_CONTROL, VGA_FAST_MODE_DISABLE |
5957 default_credits);
5958
5959 I915_WRITE(GCI_CONTROL, VGA_FAST_MODE_DISABLE |
5960 credits | PFI_CREDIT_RESEND);
5961
5962 /*
5963 * FIXME is this guaranteed to clear
5964 * immediately or should we poll for it?
5965 */
5966 WARN_ON(I915_READ(GCI_CONTROL) & PFI_CREDIT_RESEND);
5967}
5968
27c329ed 5969static void valleyview_modeset_commit_cdclk(struct drm_atomic_state *old_state)
30a970c6 5970{
a821fc46 5971 struct drm_device *dev = old_state->dev;
27c329ed 5972 unsigned int req_cdclk = to_intel_atomic_state(old_state)->cdclk;
30a970c6 5973 struct drm_i915_private *dev_priv = dev->dev_private;
30a970c6 5974
27c329ed
ML		 5975 /*
5976 * FIXME: We can end up here with all power domains off, yet
5977 * with a CDCLK frequency other than the minimum. To account
5978 * for this take the PIPE-A power domain, which covers the HW
5979 * blocks needed for the following programming. This can be
5980 * removed once it's guaranteed that we get here either with
5981 * the minimum CDCLK set, or the required power domains
5982 * enabled.
5983 */
5984 intel_display_power_get(dev_priv, POWER_DOMAIN_PIPE_A);
738c05c0 5985
27c329ed
ML		 5986 if (IS_CHERRYVIEW(dev))
5987 cherryview_set_cdclk(dev, req_cdclk);
5988 else
5989 valleyview_set_cdclk(dev, req_cdclk);
738c05c0 5990
27c329ed 5991 vlv_program_pfi_credits(dev_priv);
1e69cd74 5992
27c329ed 5993 intel_display_power_put(dev_priv, POWER_DOMAIN_PIPE_A);
30a970c6
JB		 5994}
5995
89b667f8
JB		 5996static void valleyview_crtc_enable(struct drm_crtc *crtc)
5997{
5998 struct drm_device *dev = crtc->dev;
a72e4c9f 5999 struct drm_i915_private *dev_priv = to_i915(dev);
89b667f8
JB		 6000 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6001 struct intel_encoder *encoder;
6002 int pipe = intel_crtc->pipe;
23538ef1 6003 bool is_dsi;
89b667f8 6004
53d9f4e9 6005 if (WARN_ON(intel_crtc->active))
89b667f8
JB		 6006 return;
6007
409ee761 6008 is_dsi = intel_pipe_has_type(intel_crtc, INTEL_OUTPUT_DSI);
8525a235 6009
6e3c9717 6010 if (intel_crtc->config->has_dp_encoder)
fe3cd48d 6011 intel_dp_set_m_n(intel_crtc, M1_N1);
5b18e57c
DV		 6012
6013 intel_set_pipe_timings(intel_crtc);
6014
c14b0485
VS		 6015 if (IS_CHERRYVIEW(dev) && pipe == PIPE_B) {
6016 struct drm_i915_private *dev_priv = dev->dev_private;
6017
6018 I915_WRITE(CHV_BLEND(pipe), CHV_BLEND_LEGACY);
6019 I915_WRITE(CHV_CANVAS(pipe), 0);
6020 }
6021
5b18e57c
DV		 6022 i9xx_set_pipeconf(intel_crtc);
6023
89b667f8 6024 intel_crtc->active = true;
89b667f8 6025
a72e4c9f 6026 intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, true);
4a3436e8 6027
89b667f8
JB		 6028 for_each_encoder_on_crtc(dev, crtc, encoder)
6029 if (encoder->pre_pll_enable)
6030 encoder->pre_pll_enable(encoder);
6031
9d556c99 6032 if (!is_dsi) {
c0b4c660
VS		 6033 if (IS_CHERRYVIEW(dev)) {
6034 chv_prepare_pll(intel_crtc, intel_crtc->config);
6e3c9717 6035 chv_enable_pll(intel_crtc, intel_crtc->config);
c0b4c660
VS		 6036 } else {
6037 vlv_prepare_pll(intel_crtc, intel_crtc->config);
6e3c9717 6038 vlv_enable_pll(intel_crtc, intel_crtc->config);
c0b4c660 6039 }
9d556c99 6040 }
89b667f8
JB		 6041
6042 for_each_encoder_on_crtc(dev, crtc, encoder)
6043 if (encoder->pre_enable)
6044 encoder->pre_enable(encoder);
6045
2dd24552
JB		 6046 i9xx_pfit_enable(intel_crtc);
6047
63cbb074
VS		 6048 intel_crtc_load_lut(crtc);
6049
e1fdc473 6050 intel_enable_pipe(intel_crtc);
be6a6f8e 6051
4b3a9526
VS		 6052 assert_vblank_disabled(crtc);
6053 drm_crtc_vblank_on(crtc);
6054
f9b61ff6
DV		 6055 for_each_encoder_on_crtc(dev, crtc, encoder)
6056 encoder->enable(encoder);
89b667f8
JB		 6057}
6058
f13c2ef3
DV		 6059static void i9xx_set_pll_dividers(struct intel_crtc *crtc)
6060{
6061 struct drm_device *dev = crtc->base.dev;
6062 struct drm_i915_private *dev_priv = dev->dev_private;
6063
6e3c9717
ACO		 6064 I915_WRITE(FP0(crtc->pipe), crtc->config->dpll_hw_state.fp0);
6065 I915_WRITE(FP1(crtc->pipe), crtc->config->dpll_hw_state.fp1);
f13c2ef3
DV		 6066}
6067
0b8765c6 6068static void i9xx_crtc_enable(struct drm_crtc *crtc)
79e53945
JB		 6069{
6070 struct drm_device *dev = crtc->dev;
a72e4c9f 6071 struct drm_i915_private *dev_priv = to_i915(dev);
79e53945 6072 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
ef9c3aee 6073 struct intel_encoder *encoder;
79e53945 6074 int pipe = intel_crtc->pipe;
79e53945 6075
53d9f4e9 6076 if (WARN_ON(intel_crtc->active))
f7abfe8b
CW		 6077 return;
6078
f13c2ef3
DV		 6079 i9xx_set_pll_dividers(intel_crtc);
6080
6e3c9717 6081 if (intel_crtc->config->has_dp_encoder)
fe3cd48d 6082 intel_dp_set_m_n(intel_crtc, M1_N1);
5b18e57c
DV		 6083
6084 intel_set_pipe_timings(intel_crtc);
6085
5b18e57c
DV		 6086 i9xx_set_pipeconf(intel_crtc);
6087
f7abfe8b 6088 intel_crtc->active = true;
6b383a7f 6089
4a3436e8 6090 if (!IS_GEN2(dev))
a72e4c9f 6091 intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, true);
4a3436e8 6092
9d6d9f19
MK		 6093 for_each_encoder_on_crtc(dev, crtc, encoder)
6094 if (encoder->pre_enable)
6095 encoder->pre_enable(encoder);
6096
f6736a1a
DV		 6097 i9xx_enable_pll(intel_crtc);
6098
2dd24552
JB		 6099 i9xx_pfit_enable(intel_crtc);
6100
63cbb074
VS		 6101 intel_crtc_load_lut(crtc);
6102
f37fcc2a 6103 intel_update_watermarks(crtc);
e1fdc473 6104 intel_enable_pipe(intel_crtc);
be6a6f8e 6105
4b3a9526
VS		 6106 assert_vblank_disabled(crtc);
6107 drm_crtc_vblank_on(crtc);
6108
f9b61ff6
DV		 6109 for_each_encoder_on_crtc(dev, crtc, encoder)
6110 encoder->enable(encoder);
0b8765c6 6111}
79e53945 6112
87476d63
DV		 6113static void i9xx_pfit_disable(struct intel_crtc *crtc)
6114{
6115 struct drm_device *dev = crtc->base.dev;
6116 struct drm_i915_private *dev_priv = dev->dev_private;
87476d63 6117
6e3c9717 6118 if (!crtc->config->gmch_pfit.control)
328d8e82 6119 return;
87476d63 6120
328d8e82 6121 assert_pipe_disabled(dev_priv, crtc->pipe);
87476d63 6122
328d8e82
DV		 6123 DRM_DEBUG_DRIVER("disabling pfit, current: 0x%08x\n",
6124 I915_READ(PFIT_CONTROL));
6125 I915_WRITE(PFIT_CONTROL, 0);
87476d63
DV		 6126}
6127
0b8765c6
JB		 6128static void i9xx_crtc_disable(struct drm_crtc *crtc)
6129{
6130 struct drm_device *dev = crtc->dev;
6131 struct drm_i915_private *dev_priv = dev->dev_private;
6132 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
ef9c3aee 6133 struct intel_encoder *encoder;
0b8765c6 6134 int pipe = intel_crtc->pipe;
ef9c3aee 6135
6304cd91
VS		 6136 /*
6137 * On gen2 planes are double buffered but the pipe isn't, so we must
6138 * wait for planes to fully turn off before disabling the pipe.
564ed191
ID		 6139 * We also need to wait on all gmch platforms because of the
6140 * self-refresh mode constraint explained above.
6304cd91 6141 */
564ed191 6142 intel_wait_for_vblank(dev, pipe);
6304cd91 6143
4b3a9526
VS		 6144 for_each_encoder_on_crtc(dev, crtc, encoder)
6145 encoder->disable(encoder);
6146
f9b61ff6
DV		 6147 drm_crtc_vblank_off(crtc);
6148 assert_vblank_disabled(crtc);
6149
575f7ab7 6150 intel_disable_pipe(intel_crtc);
24a1f16d 6151
87476d63 6152 i9xx_pfit_disable(intel_crtc);
24a1f16d 6153
89b667f8
JB		 6154 for_each_encoder_on_crtc(dev, crtc, encoder)
6155 if (encoder->post_disable)
6156 encoder->post_disable(encoder);
6157
409ee761 6158 if (!intel_pipe_has_type(intel_crtc, INTEL_OUTPUT_DSI)) {
076ed3b2
CML		 6159 if (IS_CHERRYVIEW(dev))
6160 chv_disable_pll(dev_priv, pipe);
6161 else if (IS_VALLEYVIEW(dev))
6162 vlv_disable_pll(dev_priv, pipe);
6163 else
1c4e0274 6164 i9xx_disable_pll(intel_crtc);
076ed3b2 6165 }
0b8765c6 6166
d6db995f
VS		 6167 for_each_encoder_on_crtc(dev, crtc, encoder)
6168 if (encoder->post_pll_disable)
6169 encoder->post_pll_disable(encoder);
6170
4a3436e8 6171 if (!IS_GEN2(dev))
a72e4c9f 6172 intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, false);
e4ca0612
PJ		 6173
6174 intel_crtc->active = false;
6175 intel_update_watermarks(crtc);
0b8765c6
JB		 6176}
6177
b17d48e2
ML		 6178static void intel_crtc_disable_noatomic(struct drm_crtc *crtc)
6179{
6180 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6181 struct drm_i915_private *dev_priv = to_i915(crtc->dev);
6182 enum intel_display_power_domain domain;
6183 unsigned long domains;
6184
6185 if (!intel_crtc->active)
6186 return;
6187
a539205a
ML		 6188 if (to_intel_plane_state(crtc->primary->state)->visible) {
6189 intel_crtc_wait_for_pending_flips(crtc);
6190 intel_pre_disable_primary(crtc);
6191 }
6192
d032ffa0 6193 intel_crtc_disable_planes(crtc, crtc->state->plane_mask);
b17d48e2 6194 dev_priv->display.crtc_disable(crtc);
1f7457b1 6195 intel_disable_shared_dpll(intel_crtc);
b17d48e2
ML		 6196
6197 domains = intel_crtc->enabled_power_domains;
6198 for_each_power_domain(domain, domains)
6199 intel_display_power_put(dev_priv, domain);
6200 intel_crtc->enabled_power_domains = 0;
6201}
6202
6b72d486
ML		 6203/*
6204 * turn all crtc's off, but do not adjust state
6205 * This has to be paired with a call to intel_modeset_setup_hw_state.
6206 */
70e0bd74 6207int intel_display_suspend(struct drm_device *dev)
ee7b9f93 6208{
70e0bd74
ML		 6209 struct drm_mode_config *config = &dev->mode_config;
6210 struct drm_modeset_acquire_ctx *ctx = config->acquire_ctx;
6211 struct drm_atomic_state *state;
6b72d486 6212 struct drm_crtc *crtc;
70e0bd74
ML		 6213 unsigned crtc_mask = 0;
6214 int ret = 0;
6215
6216 if (WARN_ON(!ctx))
6217 return 0;
6218
6219 lockdep_assert_held(&ctx->ww_ctx);
6220 state = drm_atomic_state_alloc(dev);
6221 if (WARN_ON(!state))
6222 return -ENOMEM;
6223
6224 state->acquire_ctx = ctx;
6225 state->allow_modeset = true;
6226
6227 for_each_crtc(dev, crtc) {
6228 struct drm_crtc_state *crtc_state =
6229 drm_atomic_get_crtc_state(state, crtc);
6b72d486 6230
70e0bd74
ML		 6231 ret = PTR_ERR_OR_ZERO(crtc_state);
6232 if (ret)
6233 goto free;
6234
6235 if (!crtc_state->active)
6236 continue;
6237
6238 crtc_state->active = false;
6239 crtc_mask |= 1 << drm_crtc_index(crtc);
6240 }
6241
6242 if (crtc_mask) {
74c090b1 6243 ret = drm_atomic_commit(state);
70e0bd74
ML		 6244
6245 if (!ret) {
6246 for_each_crtc(dev, crtc)
6247 if (crtc_mask & (1 << drm_crtc_index(crtc)))
6248 crtc->state->active = true;
6249
6250 return ret;
6251 }
6252 }
6253
6254free:
6255 if (ret)
6256 DRM_ERROR("Suspending crtc's failed with %i\n", ret);
6257 drm_atomic_state_free(state);
6258 return ret;
ee7b9f93
JB		 6259}
6260
ea5b213a 6261void intel_encoder_destroy(struct drm_encoder *encoder)
7e7d76c3 6262{
4ef69c7a 6263 struct intel_encoder *intel_encoder = to_intel_encoder(encoder);
ea5b213a 6264
ea5b213a
CW		 6265 drm_encoder_cleanup(encoder);
6266 kfree(intel_encoder);
7e7d76c3
JB		 6267}
6268
0a91ca29
DV		 6269/* Cross check the actual hw state with our own modeset state tracking (and it's
6270 * internal consistency). */
b980514c 6271static void intel_connector_check_state(struct intel_connector *connector)
79e53945 6272{
35dd3c64
ML		 6273 struct drm_crtc *crtc = connector->base.state->crtc;
6274
6275 DRM_DEBUG_KMS("[CONNECTOR:%d:%s]\n",
6276 connector->base.base.id,
6277 connector->base.name);
6278
0a91ca29 6279 if (connector->get_hw_state(connector)) {
35dd3c64
ML		 6280 struct drm_encoder *encoder = &connector->encoder->base;
6281 struct drm_connector_state *conn_state = connector->base.state;
0a91ca29 6282
35dd3c64
ML		 6283 I915_STATE_WARN(!crtc,
6284 "connector enabled without attached crtc\n");
0a91ca29 6285
35dd3c64
ML		 6286 if (!crtc)
6287 return;
6288
6289 I915_STATE_WARN(!crtc->state->active,
6290 "connector is active, but attached crtc isn't\n");
6291
6292 if (!encoder)
6293 return;
6294
6295 I915_STATE_WARN(conn_state->best_encoder != encoder,
6296 "atomic encoder doesn't match attached encoder\n");
6297
6298 I915_STATE_WARN(conn_state->crtc != encoder->crtc,
6299 "attached encoder crtc differs from connector crtc\n");
6300 } else {
4d688a2a
ML		 6301 I915_STATE_WARN(crtc && crtc->state->active,
6302 "attached crtc is active, but connector isn't\n");
35dd3c64
ML		 6303 I915_STATE_WARN(!crtc && connector->base.state->best_encoder,
6304 "best encoder set without crtc!\n");
0a91ca29 6305 }
79e53945
JB		 6306}
6307
08d9bc92
ACO		 6308int intel_connector_init(struct intel_connector *connector)
6309{
6310 struct drm_connector_state *connector_state;
6311
6312 connector_state = kzalloc(sizeof *connector_state, GFP_KERNEL);
6313 if (!connector_state)
6314 return -ENOMEM;
6315
6316 connector->base.state = connector_state;
6317 return 0;
6318}
6319
6320struct intel_connector *intel_connector_alloc(void)
6321{
6322 struct intel_connector *connector;
6323
6324 connector = kzalloc(sizeof *connector, GFP_KERNEL);
6325 if (!connector)
6326 return NULL;
6327
6328 if (intel_connector_init(connector) < 0) {
6329 kfree(connector);
6330 return NULL;
6331 }
6332
6333 return connector;
6334}
6335
f0947c37
DV		 6336/* Simple connector->get_hw_state implementation for encoders that support only
6337 * one connector and no cloning and hence the encoder state determines the state
6338 * of the connector. */
6339bool intel_connector_get_hw_state(struct intel_connector *connector)
ea5b213a 6340{
24929352 6341 enum pipe pipe = 0;
f0947c37 6342 struct intel_encoder *encoder = connector->encoder;
ea5b213a 6343
f0947c37 6344 return encoder->get_hw_state(encoder, &pipe);
ea5b213a
CW		 6345}
6346
6d293983 6347static int pipe_required_fdi_lanes(struct intel_crtc_state *crtc_state)
d272ddfa 6348{
6d293983
ACO		 6349 if (crtc_state->base.enable && crtc_state->has_pch_encoder)
6350 return crtc_state->fdi_lanes;
d272ddfa
VS		 6351
6352 return 0;
6353}
6354
6d293983 6355static int ironlake_check_fdi_lanes(struct drm_device *dev, enum pipe pipe,
5cec258b 6356 struct intel_crtc_state *pipe_config)
1857e1da 6357{
6d293983
ACO		 6358 struct drm_atomic_state *state = pipe_config->base.state;
6359 struct intel_crtc *other_crtc;
6360 struct intel_crtc_state *other_crtc_state;
6361
1857e1da
DV		 6362 DRM_DEBUG_KMS("checking fdi config on pipe %c, lanes %i\n",
6363 pipe_name(pipe), pipe_config->fdi_lanes);
6364 if (pipe_config->fdi_lanes > 4) {
6365 DRM_DEBUG_KMS("invalid fdi lane config on pipe %c: %i lanes\n",
6366 pipe_name(pipe), pipe_config->fdi_lanes);
6d293983 6367 return -EINVAL;
1857e1da
DV		 6368 }
6369
bafb6553 6370 if (IS_HASWELL(dev) || IS_BROADWELL(dev)) {
1857e1da
DV		 6371 if (pipe_config->fdi_lanes > 2) {
6372 DRM_DEBUG_KMS("only 2 lanes on haswell, required: %i lanes\n",
6373 pipe_config->fdi_lanes);
6d293983 6374 return -EINVAL;
1857e1da 6375 } else {
6d293983 6376 return 0;
1857e1da
DV		 6377 }
6378 }
6379
6380 if (INTEL_INFO(dev)->num_pipes == 2)
6d293983 6381 return 0;
1857e1da
DV		 6382
6383 /* Ivybridge 3 pipe is really complicated */
6384 switch (pipe) {
6385 case PIPE_A:
6d293983 6386 return 0;
1857e1da 6387 case PIPE_B:
6d293983
ACO		 6388 if (pipe_config->fdi_lanes <= 2)
6389 return 0;
6390
6391 other_crtc = to_intel_crtc(intel_get_crtc_for_pipe(dev, PIPE_C));
6392 other_crtc_state =
6393 intel_atomic_get_crtc_state(state, other_crtc);
6394 if (IS_ERR(other_crtc_state))
6395 return PTR_ERR(other_crtc_state);
6396
6397 if (pipe_required_fdi_lanes(other_crtc_state) > 0) {
1857e1da
DV		 6398 DRM_DEBUG_KMS("invalid shared fdi lane config on pipe %c: %i lanes\n",
6399 pipe_name(pipe), pipe_config->fdi_lanes);
6d293983 6400 return -EINVAL;
1857e1da 6401 }
6d293983 6402 return 0;
1857e1da 6403 case PIPE_C:
251cc67c
VS		 6404 if (pipe_config->fdi_lanes > 2) {
6405 DRM_DEBUG_KMS("only 2 lanes on pipe %c: required %i lanes\n",
6406 pipe_name(pipe), pipe_config->fdi_lanes);
6d293983 6407 return -EINVAL;
251cc67c 6408 }
6d293983
ACO		 6409
6410 other_crtc = to_intel_crtc(intel_get_crtc_for_pipe(dev, PIPE_B));
6411 other_crtc_state =
6412 intel_atomic_get_crtc_state(state, other_crtc);
6413 if (IS_ERR(other_crtc_state))
6414 return PTR_ERR(other_crtc_state);
6415
6416 if (pipe_required_fdi_lanes(other_crtc_state) > 2) {
1857e1da 6417 DRM_DEBUG_KMS("fdi link B uses too many lanes to enable link C\n");
6d293983 6418 return -EINVAL;
1857e1da 6419 }
6d293983 6420 return 0;
1857e1da
DV		 6421 default:
6422 BUG();
6423 }
6424}
6425
e29c22c0
DV		 6426#define RETRY 1
6427static int ironlake_fdi_compute_config(struct intel_crtc *intel_crtc,
5cec258b 6428 struct intel_crtc_state *pipe_config)
877d48d5 6429{
1857e1da 6430 struct drm_device *dev = intel_crtc->base.dev;
2d112de7 6431 struct drm_display_mode *adjusted_mode = &pipe_config->base.adjusted_mode;
6d293983
ACO		 6432 int lane, link_bw, fdi_dotclock, ret;
6433 bool needs_recompute = false;
877d48d5 6434
e29c22c0 6435retry:
877d48d5
DV		 6436 /* FDI is a binary signal running at ~2.7GHz, encoding
6437 * each output octet as 10 bits. The actual frequency
6438 * is stored as a divider into a 100MHz clock, and the
6439 * mode pixel clock is stored in units of 1KHz.
6440 * Hence the bw of each lane in terms of the mode signal
6441 * is:
6442 */
6443 link_bw = intel_fdi_link_freq(dev) * MHz(100)/KHz(1)/10;
6444
241bfc38 6445 fdi_dotclock = adjusted_mode->crtc_clock;
877d48d5 6446
2bd89a07 6447 lane = ironlake_get_lanes_required(fdi_dotclock, link_bw,
877d48d5
DV		 6448 pipe_config->pipe_bpp);
6449
6450 pipe_config->fdi_lanes = lane;
6451
2bd89a07 6452 intel_link_compute_m_n(pipe_config->pipe_bpp, lane, fdi_dotclock,
877d48d5 6453 link_bw, &pipe_config->fdi_m_n);
1857e1da 6454
6d293983
ACO		 6455 ret = ironlake_check_fdi_lanes(intel_crtc->base.dev,
6456 intel_crtc->pipe, pipe_config);
6457 if (ret == -EINVAL && pipe_config->pipe_bpp > 6*3) {
e29c22c0
DV		 6458 pipe_config->pipe_bpp -= 2*3;
6459 DRM_DEBUG_KMS("fdi link bw constraint, reducing pipe bpp to %i\n",
6460 pipe_config->pipe_bpp);
6461 needs_recompute = true;
6462 pipe_config->bw_constrained = true;
6463
6464 goto retry;
6465 }
6466
6467 if (needs_recompute)
6468 return RETRY;
6469
6d293983 6470 return ret;
877d48d5
DV		 6471}
6472
8cfb3407
VS		 6473static bool pipe_config_supports_ips(struct drm_i915_private *dev_priv,
6474 struct intel_crtc_state *pipe_config)
6475{
6476 if (pipe_config->pipe_bpp > 24)
6477 return false;
6478
6479 /* HSW can handle pixel rate up to cdclk? */
6480 if (IS_HASWELL(dev_priv->dev))
6481 return true;
6482
6483 /*
b432e5cf
VS		 6484 * We compare against max which means we must take
6485 * the increased cdclk requirement into account when
6486 * calculating the new cdclk.
6487 *
6488 * Should measure whether using a lower cdclk w/o IPS
8cfb3407
VS		 6489 */
6490 return ilk_pipe_pixel_rate(pipe_config) <=
6491 dev_priv->max_cdclk_freq * 95 / 100;
6492}
6493
42db64ef 6494static void hsw_compute_ips_config(struct intel_crtc *crtc,
5cec258b 6495 struct intel_crtc_state *pipe_config)
42db64ef 6496{
8cfb3407
VS		 6497 struct drm_device *dev = crtc->base.dev;
6498 struct drm_i915_private *dev_priv = dev->dev_private;
6499
d330a953 6500 pipe_config->ips_enabled = i915.enable_ips &&
8cfb3407
VS		 6501 hsw_crtc_supports_ips(crtc) &&
6502 pipe_config_supports_ips(dev_priv, pipe_config);
42db64ef
PZ		 6503}
6504
a43f6e0f 6505static int intel_crtc_compute_config(struct intel_crtc *crtc,
5cec258b 6506 struct intel_crtc_state *pipe_config)
79e53945 6507{
a43f6e0f 6508 struct drm_device *dev = crtc->base.dev;
8bd31e67 6509 struct drm_i915_private *dev_priv = dev->dev_private;
2d112de7 6510 struct drm_display_mode *adjusted_mode = &pipe_config->base.adjusted_mode;
89749350 6511
ad3a4479 6512 /* FIXME should check pixel clock limits on all platforms */
cf532bb2 6513 if (INTEL_INFO(dev)->gen < 4) {
44913155 6514 int clock_limit = dev_priv->max_cdclk_freq;
cf532bb2
VS		 6515
6516 /*
6517 * Enable pixel doubling when the dot clock
6518 * is > 90% of the (display) core speed.
6519 *
b397c96b
VS		 6520 * GDG double wide on either pipe,
6521 * otherwise pipe A only.
cf532bb2 6522 */
b397c96b 6523 if ((crtc->pipe == PIPE_A || IS_I915G(dev)) &&
241bfc38 6524 adjusted_mode->crtc_clock > clock_limit * 9 / 10) {
ad3a4479 6525 clock_limit *= 2;
cf532bb2 6526 pipe_config->double_wide = true;
ad3a4479
VS		 6527 }
6528
241bfc38 6529 if (adjusted_mode->crtc_clock > clock_limit * 9 / 10)
e29c22c0 6530 return -EINVAL;
2c07245f 6531 }
89749350 6532
1d1d0e27
VS		 6533 /*
6534 * Pipe horizontal size must be even in:
6535 * - DVO ganged mode
6536 * - LVDS dual channel mode
6537 * - Double wide pipe
6538 */
a93e255f 6539 if ((intel_pipe_will_have_type(pipe_config, INTEL_OUTPUT_LVDS) &&
1d1d0e27
VS		 6540 intel_is_dual_link_lvds(dev)) || pipe_config->double_wide)
6541 pipe_config->pipe_src_w &= ~1;
6542
8693a824
DL		 6543 /* Cantiga+ cannot handle modes with a hsync front porch of 0.
6544 * WaPruneModeWithIncorrectHsyncOffset:ctg,elk,ilk,snb,ivb,vlv,hsw.
44f46b42
CW		 6545 */
6546 if ((INTEL_INFO(dev)->gen > 4 || IS_G4X(dev)) &&
6547 adjusted_mode->hsync_start == adjusted_mode->hdisplay)
e29c22c0 6548 return -EINVAL;
44f46b42 6549
f5adf94e 6550 if (HAS_IPS(dev))
a43f6e0f
DV		 6551 hsw_compute_ips_config(crtc, pipe_config);
6552
877d48d5 6553 if (pipe_config->has_pch_encoder)
a43f6e0f 6554 return ironlake_fdi_compute_config(crtc, pipe_config);
877d48d5 6555
cf5a15be 6556 return 0;
79e53945
JB		 6557}
6558
1652d19e
VS		 6559static int skylake_get_display_clock_speed(struct drm_device *dev)
6560{
6561 struct drm_i915_private *dev_priv = to_i915(dev);
6562 uint32_t lcpll1 = I915_READ(LCPLL1_CTL);
6563 uint32_t cdctl = I915_READ(CDCLK_CTL);
6564 uint32_t linkrate;
6565
414355a7 6566 if (!(lcpll1 & LCPLL_PLL_ENABLE))
1652d19e 6567 return 24000; /* 24MHz is the cd freq with NSSC ref */
1652d19e
VS		 6568
6569 if ((cdctl & CDCLK_FREQ_SEL_MASK) == CDCLK_FREQ_540)
6570 return 540000;
6571
6572 linkrate = (I915_READ(DPLL_CTRL1) &
71cd8423 6573 DPLL_CTRL1_LINK_RATE_MASK(SKL_DPLL0)) >> 1;
1652d19e 6574
71cd8423
DL		 6575 if (linkrate == DPLL_CTRL1_LINK_RATE_2160 ||
6576 linkrate == DPLL_CTRL1_LINK_RATE_1080) {
1652d19e
VS		 6577 /* vco 8640 */
6578 switch (cdctl & CDCLK_FREQ_SEL_MASK) {
6579 case CDCLK_FREQ_450_432:
6580 return 432000;
6581 case CDCLK_FREQ_337_308:
6582 return 308570;
6583 case CDCLK_FREQ_675_617:
6584 return 617140;
6585 default:
6586 WARN(1, "Unknown cd freq selection\n");
6587 }
6588 } else {
6589 /* vco 8100 */
6590 switch (cdctl & CDCLK_FREQ_SEL_MASK) {
6591 case CDCLK_FREQ_450_432:
6592 return 450000;
6593 case CDCLK_FREQ_337_308:
6594 return 337500;
6595 case CDCLK_FREQ_675_617:
6596 return 675000;
6597 default:
6598 WARN(1, "Unknown cd freq selection\n");
6599 }
6600 }
6601
6602 /* error case, do as if DPLL0 isn't enabled */
6603 return 24000;
6604}
6605
acd3f3d3
BP		 6606static int broxton_get_display_clock_speed(struct drm_device *dev)
6607{
6608 struct drm_i915_private *dev_priv = to_i915(dev);
6609 uint32_t cdctl = I915_READ(CDCLK_CTL);
6610 uint32_t pll_ratio = I915_READ(BXT_DE_PLL_CTL) & BXT_DE_PLL_RATIO_MASK;
6611 uint32_t pll_enab = I915_READ(BXT_DE_PLL_ENABLE);
6612 int cdclk;
6613
6614 if (!(pll_enab & BXT_DE_PLL_PLL_ENABLE))
6615 return 19200;
6616
6617 cdclk = 19200 * pll_ratio / 2;
6618
6619 switch (cdctl & BXT_CDCLK_CD2X_DIV_SEL_MASK) {
6620 case BXT_CDCLK_CD2X_DIV_SEL_1:
6621 return cdclk; /* 576MHz or 624MHz */
6622 case BXT_CDCLK_CD2X_DIV_SEL_1_5:
6623 return cdclk * 2 / 3; /* 384MHz */
6624 case BXT_CDCLK_CD2X_DIV_SEL_2:
6625 return cdclk / 2; /* 288MHz */
6626 case BXT_CDCLK_CD2X_DIV_SEL_4:
6627 return cdclk / 4; /* 144MHz */
6628 }
6629
6630 /* error case, do as if DE PLL isn't enabled */
6631 return 19200;
6632}
6633
1652d19e
VS		 6634static int broadwell_get_display_clock_speed(struct drm_device *dev)
6635{
6636 struct drm_i915_private *dev_priv = dev->dev_private;
6637 uint32_t lcpll = I915_READ(LCPLL_CTL);
6638 uint32_t freq = lcpll & LCPLL_CLK_FREQ_MASK;
6639
6640 if (lcpll & LCPLL_CD_SOURCE_FCLK)
6641 return 800000;
6642 else if (I915_READ(FUSE_STRAP) & HSW_CDCLK_LIMIT)
6643 return 450000;
6644 else if (freq == LCPLL_CLK_FREQ_450)
6645 return 450000;
6646 else if (freq == LCPLL_CLK_FREQ_54O_BDW)
6647 return 540000;
6648 else if (freq == LCPLL_CLK_FREQ_337_5_BDW)
6649 return 337500;
6650 else
6651 return 675000;
6652}
6653
6654static int haswell_get_display_clock_speed(struct drm_device *dev)
6655{
6656 struct drm_i915_private *dev_priv = dev->dev_private;
6657 uint32_t lcpll = I915_READ(LCPLL_CTL);
6658 uint32_t freq = lcpll & LCPLL_CLK_FREQ_MASK;
6659
6660 if (lcpll & LCPLL_CD_SOURCE_FCLK)
6661 return 800000;
6662 else if (I915_READ(FUSE_STRAP) & HSW_CDCLK_LIMIT)
6663 return 450000;
6664 else if (freq == LCPLL_CLK_FREQ_450)
6665 return 450000;
6666 else if (IS_HSW_ULT(dev))
6667 return 337500;
6668 else
6669 return 540000;
79e53945
JB		 6670}
6671
25eb05fc
JB		 6672static int valleyview_get_display_clock_speed(struct drm_device *dev)
6673{
d197b7d3 6674 struct drm_i915_private *dev_priv = dev->dev_private;
d197b7d3
VS		 6675 u32 val;
6676 int divider;
6677
6bcda4f0
VS		 6678 if (dev_priv->hpll_freq == 0)
6679 dev_priv->hpll_freq = valleyview_get_vco(dev_priv);
6680
a580516d 6681 mutex_lock(&dev_priv->sb_lock);
d197b7d3 6682 val = vlv_cck_read(dev_priv, CCK_DISPLAY_CLOCK_CONTROL);
a580516d 6683 mutex_unlock(&dev_priv->sb_lock);
d197b7d3
VS		 6684
6685 divider = val & DISPLAY_FREQUENCY_VALUES;
6686
7d007f40
VS		 6687 WARN((val & DISPLAY_FREQUENCY_STATUS) !=
6688 (divider << DISPLAY_FREQUENCY_STATUS_SHIFT),
6689 "cdclk change in progress\n");
6690
6bcda4f0 6691 return DIV_ROUND_CLOSEST(dev_priv->hpll_freq << 1, divider + 1);
25eb05fc
JB		 6692}
6693
b37a6434
VS		 6694static int ilk_get_display_clock_speed(struct drm_device *dev)
6695{
6696 return 450000;
6697}
6698
e70236a8
JB		 6699static int i945_get_display_clock_speed(struct drm_device *dev)
6700{
6701 return 400000;
6702}
79e53945 6703
e70236a8 6704static int i915_get_display_clock_speed(struct drm_device *dev)
79e53945 6705{
e907f170 6706 return 333333;
e70236a8 6707}
79e53945 6708
e70236a8
JB		 6709static int i9xx_misc_get_display_clock_speed(struct drm_device *dev)
6710{
6711 return 200000;
6712}
79e53945 6713
257a7ffc
DV		 6714static int pnv_get_display_clock_speed(struct drm_device *dev)
6715{
6716 u16 gcfgc = 0;
6717
6718 pci_read_config_word(dev->pdev, GCFGC, &gcfgc);
6719
6720 switch (gcfgc & GC_DISPLAY_CLOCK_MASK) {
6721 case GC_DISPLAY_CLOCK_267_MHZ_PNV:
e907f170 6722 return 266667;
257a7ffc 6723 case GC_DISPLAY_CLOCK_333_MHZ_PNV:
e907f170 6724 return 333333;
257a7ffc 6725 case GC_DISPLAY_CLOCK_444_MHZ_PNV:
e907f170 6726 return 444444;
257a7ffc
DV		 6727 case GC_DISPLAY_CLOCK_200_MHZ_PNV:
6728 return 200000;
6729 default:
6730 DRM_ERROR("Unknown pnv display core clock 0x%04x\n", gcfgc);
6731 case GC_DISPLAY_CLOCK_133_MHZ_PNV:
e907f170 6732 return 133333;
257a7ffc 6733 case GC_DISPLAY_CLOCK_167_MHZ_PNV:
e907f170 6734 return 166667;
257a7ffc
DV		 6735 }
6736}
6737
e70236a8
JB		 6738static int i915gm_get_display_clock_speed(struct drm_device *dev)
6739{
6740 u16 gcfgc = 0;
79e53945 6741
e70236a8
JB		 6742 pci_read_config_word(dev->pdev, GCFGC, &gcfgc);
6743
6744 if (gcfgc & GC_LOW_FREQUENCY_ENABLE)
e907f170 6745 return 133333;
e70236a8
JB		 6746 else {
6747 switch (gcfgc & GC_DISPLAY_CLOCK_MASK) {
6748 case GC_DISPLAY_CLOCK_333_MHZ:
e907f170 6749 return 333333;
e70236a8
JB		 6750 default:
6751 case GC_DISPLAY_CLOCK_190_200_MHZ:
6752 return 190000;
79e53945 6753 }
e70236a8
JB		 6754 }
6755}
6756
6757static int i865_get_display_clock_speed(struct drm_device *dev)
6758{
e907f170 6759 return 266667;
e70236a8
JB		 6760}
6761
1b1d2716 6762static int i85x_get_display_clock_speed(struct drm_device *dev)
e70236a8
JB		 6763{
6764 u16 hpllcc = 0;
1b1d2716 6765
65cd2b3f
VS		 6766 /*
6767 * 852GM/852GMV only supports 133 MHz and the HPLLCC
6768 * encoding is different :(
6769 * FIXME is this the right way to detect 852GM/852GMV?
6770 */
6771 if (dev->pdev->revision == 0x1)
6772 return 133333;
6773
1b1d2716
VS		 6774 pci_bus_read_config_word(dev->pdev->bus,
6775 PCI_DEVFN(0, 3), HPLLCC, &hpllcc);
6776
e70236a8
JB		 6777 /* Assume that the hardware is in the high speed state. This
6778 * should be the default.
6779 */
6780 switch (hpllcc & GC_CLOCK_CONTROL_MASK) {
6781 case GC_CLOCK_133_200:
1b1d2716 6782 case GC_CLOCK_133_200_2:
e70236a8
JB		 6783 case GC_CLOCK_100_200:
6784 return 200000;
6785 case GC_CLOCK_166_250:
6786 return 250000;
6787 case GC_CLOCK_100_133:
e907f170 6788 return 133333;
1b1d2716
VS		 6789 case GC_CLOCK_133_266:
6790 case GC_CLOCK_133_266_2:
6791 case GC_CLOCK_166_266:
6792 return 266667;
e70236a8 6793 }
79e53945 6794
e70236a8
JB		 6795 /* Shouldn't happen */
6796 return 0;
6797}
79e53945 6798
e70236a8
JB		 6799static int i830_get_display_clock_speed(struct drm_device *dev)
6800{
e907f170 6801 return 133333;
79e53945
JB		 6802}
6803
34edce2f
VS		 6804static unsigned int intel_hpll_vco(struct drm_device *dev)
6805{
6806 struct drm_i915_private *dev_priv = dev->dev_private;
6807 static const unsigned int blb_vco[8] = {
6808 [0] = 3200000,
6809 [1] = 4000000,
6810 [2] = 5333333,
6811 [3] = 4800000,
6812 [4] = 6400000,
6813 };
6814 static const unsigned int pnv_vco[8] = {
6815 [0] = 3200000,
6816 [1] = 4000000,
6817 [2] = 5333333,
6818 [3] = 4800000,
6819 [4] = 2666667,
6820 };
6821 static const unsigned int cl_vco[8] = {
6822 [0] = 3200000,
6823 [1] = 4000000,
6824 [2] = 5333333,
6825 [3] = 6400000,
6826 [4] = 3333333,
6827 [5] = 3566667,
6828 [6] = 4266667,
6829 };
6830 static const unsigned int elk_vco[8] = {
6831 [0] = 3200000,
6832 [1] = 4000000,
6833 [2] = 5333333,
6834 [3] = 4800000,
6835 };
6836 static const unsigned int ctg_vco[8] = {
6837 [0] = 3200000,
6838 [1] = 4000000,
6839 [2] = 5333333,
6840 [3] = 6400000,
6841 [4] = 2666667,
6842 [5] = 4266667,
6843 };
6844 const unsigned int *vco_table;
6845 unsigned int vco;
6846 uint8_t tmp = 0;
6847
6848 /* FIXME other chipsets? */
6849 if (IS_GM45(dev))
6850 vco_table = ctg_vco;
6851 else if (IS_G4X(dev))
6852 vco_table = elk_vco;
6853 else if (IS_CRESTLINE(dev))
6854 vco_table = cl_vco;
6855 else if (IS_PINEVIEW(dev))
6856 vco_table = pnv_vco;
6857 else if (IS_G33(dev))
6858 vco_table = blb_vco;
6859 else
6860 return 0;
6861
6862 tmp = I915_READ(IS_MOBILE(dev) ? HPLLVCO_MOBILE : HPLLVCO);
6863
6864 vco = vco_table[tmp & 0x7];
6865 if (vco == 0)
6866 DRM_ERROR("Bad HPLL VCO (HPLLVCO=0x%02x)\n", tmp);
6867 else
6868 DRM_DEBUG_KMS("HPLL VCO %u kHz\n", vco);
6869
6870 return vco;
6871}
6872
6873static int gm45_get_display_clock_speed(struct drm_device *dev)
6874{
6875 unsigned int cdclk_sel, vco = intel_hpll_vco(dev);
6876 uint16_t tmp = 0;
6877
6878 pci_read_config_word(dev->pdev, GCFGC, &tmp);
6879
6880 cdclk_sel = (tmp >> 12) & 0x1;
6881
6882 switch (vco) {
6883 case 2666667:
6884 case 4000000:
6885 case 5333333:
6886 return cdclk_sel ? 333333 : 222222;
6887 case 3200000:
6888 return cdclk_sel ? 320000 : 228571;
6889 default:
6890 DRM_ERROR("Unable to determine CDCLK. HPLL VCO=%u, CFGC=0x%04x\n", vco, tmp);
6891 return 222222;
6892 }
6893}
6894
6895static int i965gm_get_display_clock_speed(struct drm_device *dev)
6896{
6897 static const uint8_t div_3200[] = { 16, 10, 8 };
6898 static const uint8_t div_4000[] = { 20, 12, 10 };
6899 static const uint8_t div_5333[] = { 24, 16, 14 };
6900 const uint8_t *div_table;
6901 unsigned int cdclk_sel, vco = intel_hpll_vco(dev);
6902 uint16_t tmp = 0;
6903
6904 pci_read_config_word(dev->pdev, GCFGC, &tmp);
6905
6906 cdclk_sel = ((tmp >> 8) & 0x1f) - 1;
6907
6908 if (cdclk_sel >= ARRAY_SIZE(div_3200))
6909 goto fail;
6910
6911 switch (vco) {
6912 case 3200000:
6913 div_table = div_3200;
6914 break;
6915 case 4000000:
6916 div_table = div_4000;
6917 break;
6918 case 5333333:
6919 div_table = div_5333;
6920 break;
6921 default:
6922 goto fail;
6923 }
6924
6925 return DIV_ROUND_CLOSEST(vco, div_table[cdclk_sel]);
6926
caf4e252 6927fail:
34edce2f
VS		 6928 DRM_ERROR("Unable to determine CDCLK. HPLL VCO=%u kHz, CFGC=0x%04x\n", vco, tmp);
6929 return 200000;
6930}
6931
6932static int g33_get_display_clock_speed(struct drm_device *dev)
6933{
6934 static const uint8_t div_3200[] = { 12, 10, 8, 7, 5, 16 };
6935 static const uint8_t div_4000[] = { 14, 12, 10, 8, 6, 20 };
6936 static const uint8_t div_4800[] = { 20, 14, 12, 10, 8, 24 };
6937 static const uint8_t div_5333[] = { 20, 16, 12, 12, 8, 28 };
6938 const uint8_t *div_table;
6939 unsigned int cdclk_sel, vco = intel_hpll_vco(dev);
6940 uint16_t tmp = 0;
6941
6942 pci_read_config_word(dev->pdev, GCFGC, &tmp);
6943
6944 cdclk_sel = (tmp >> 4) & 0x7;
6945
6946 if (cdclk_sel >= ARRAY_SIZE(div_3200))
6947 goto fail;
6948
6949 switch (vco) {
6950 case 3200000:
6951 div_table = div_3200;
6952 break;
6953 case 4000000:
6954 div_table = div_4000;
6955 break;
6956 case 4800000:
6957 div_table = div_4800;
6958 break;
6959 case 5333333:
6960 div_table = div_5333;
6961 break;
6962 default:
6963 goto fail;
6964 }
6965
6966 return DIV_ROUND_CLOSEST(vco, div_table[cdclk_sel]);
6967
caf4e252 6968fail:
34edce2f
VS		 6969 DRM_ERROR("Unable to determine CDCLK. HPLL VCO=%u kHz, CFGC=0x%08x\n", vco, tmp);
6970 return 190476;
6971}
6972
2c07245f 6973static void
a65851af 6974intel_reduce_m_n_ratio(uint32_t *num, uint32_t *den)
2c07245f 6975{
a65851af
VS		 6976 while (*num > DATA_LINK_M_N_MASK ||
6977 *den > DATA_LINK_M_N_MASK) {
2c07245f
ZW		 6978 *num >>= 1;
6979 *den >>= 1;
6980 }
6981}
6982
a65851af
VS		 6983static void compute_m_n(unsigned int m, unsigned int n,
6984 uint32_t *ret_m, uint32_t *ret_n)
6985{
6986 *ret_n = min_t(unsigned int, roundup_pow_of_two(n), DATA_LINK_N_MAX);
6987 *ret_m = div_u64((uint64_t) m * *ret_n, n);
6988 intel_reduce_m_n_ratio(ret_m, ret_n);
6989}
6990
e69d0bc1
DV		 6991void
6992intel_link_compute_m_n(int bits_per_pixel, int nlanes,
6993 int pixel_clock, int link_clock,
6994 struct intel_link_m_n *m_n)
2c07245f 6995{
e69d0bc1 6996 m_n->tu = 64;
a65851af
VS		 6997
6998 compute_m_n(bits_per_pixel * pixel_clock,
6999 link_clock * nlanes * 8,
7000 &m_n->gmch_m, &m_n->gmch_n);
7001
7002 compute_m_n(pixel_clock, link_clock,
7003 &m_n->link_m, &m_n->link_n);
2c07245f
ZW		 7004}
7005
a7615030
CW		 7006static inline bool intel_panel_use_ssc(struct drm_i915_private *dev_priv)
7007{
d330a953
JN		 7008 if (i915.panel_use_ssc >= 0)
7009 return i915.panel_use_ssc != 0;
41aa3448 7010 return dev_priv->vbt.lvds_use_ssc
435793df 7011 && !(dev_priv->quirks & QUIRK_LVDS_SSC_DISABLE);
a7615030
CW		 7012}
7013
a93e255f
ACO		 7014static int i9xx_get_refclk(const struct intel_crtc_state *crtc_state,
7015 int num_connectors)
c65d77d8 7016{
a93e255f 7017 struct drm_device *dev = crtc_state->base.crtc->dev;
c65d77d8
JB		 7018 struct drm_i915_private *dev_priv = dev->dev_private;
7019 int refclk;
7020
a93e255f
ACO		 7021 WARN_ON(!crtc_state->base.state);
7022
5ab7b0b7 7023 if (IS_VALLEYVIEW(dev) || IS_BROXTON(dev)) {
9a0ea498 7024 refclk = 100000;
a93e255f 7025 } else if (intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_LVDS) &&
c65d77d8 7026 intel_panel_use_ssc(dev_priv) && num_connectors < 2) {
e91e941b
VS		 7027 refclk = dev_priv->vbt.lvds_ssc_freq;
7028 DRM_DEBUG_KMS("using SSC reference clock of %d kHz\n", refclk);
c65d77d8
JB		 7029 } else if (!IS_GEN2(dev)) {
7030 refclk = 96000;
7031 } else {
7032 refclk = 48000;
7033 }
7034
7035 return refclk;
7036}
7037
7429e9d4 7038static uint32_t pnv_dpll_compute_fp(struct dpll *dpll)
c65d77d8 7039{
7df00d7a 7040 return (1 << dpll->n) << 16 | dpll->m2;
7429e9d4 7041}
f47709a9 7042
7429e9d4
DV		 7043static uint32_t i9xx_dpll_compute_fp(struct dpll *dpll)
7044{
7045 return dpll->n << 16 | dpll->m1 << 8 | dpll->m2;
c65d77d8
JB		 7046}
7047
f47709a9 7048static void i9xx_update_pll_dividers(struct intel_crtc *crtc,
190f68c5 7049 struct intel_crtc_state *crtc_state,
a7516a05
JB		 7050 intel_clock_t *reduced_clock)
7051{
f47709a9 7052 struct drm_device *dev = crtc->base.dev;
a7516a05
JB		 7053 u32 fp, fp2 = 0;
7054
7055 if (IS_PINEVIEW(dev)) {
190f68c5 7056 fp = pnv_dpll_compute_fp(&crtc_state->dpll);
a7516a05 7057 if (reduced_clock)
7429e9d4 7058 fp2 = pnv_dpll_compute_fp(reduced_clock);
a7516a05 7059 } else {
190f68c5 7060 fp = i9xx_dpll_compute_fp(&crtc_state->dpll);
a7516a05 7061 if (reduced_clock)
7429e9d4 7062 fp2 = i9xx_dpll_compute_fp(reduced_clock);
a7516a05
JB		 7063 }
7064
190f68c5 7065 crtc_state->dpll_hw_state.fp0 = fp;
a7516a05 7066
f47709a9 7067 crtc->lowfreq_avail = false;
a93e255f 7068 if (intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_LVDS) &&
ab585dea 7069 reduced_clock) {
190f68c5 7070 crtc_state->dpll_hw_state.fp1 = fp2;
f47709a9 7071 crtc->lowfreq_avail = true;
a7516a05 7072 } else {
190f68c5 7073 crtc_state->dpll_hw_state.fp1 = fp;
a7516a05
JB		 7074 }
7075}
7076
5e69f97f
CML		 7077static void vlv_pllb_recal_opamp(struct drm_i915_private *dev_priv, enum pipe
7078 pipe)
89b667f8
JB		 7079{
7080 u32 reg_val;
7081
7082 /*
7083 * PLLB opamp always calibrates to max value of 0x3f, force enable it
7084 * and set it to a reasonable value instead.
7085 */
ab3c759a 7086 reg_val = vlv_dpio_read(dev_priv, pipe, VLV_PLL_DW9(1));
89b667f8
JB		 7087 reg_val &= 0xffffff00;
7088 reg_val |= 0x00000030;
ab3c759a 7089 vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW9(1), reg_val);
89b667f8 7090
ab3c759a 7091 reg_val = vlv_dpio_read(dev_priv, pipe, VLV_REF_DW13);
89b667f8
JB		 7092 reg_val &= 0x8cffffff;
7093 reg_val = 0x8c000000;
ab3c759a 7094 vlv_dpio_write(dev_priv, pipe, VLV_REF_DW13, reg_val);
89b667f8 7095
ab3c759a 7096 reg_val = vlv_dpio_read(dev_priv, pipe, VLV_PLL_DW9(1));
89b667f8 7097 reg_val &= 0xffffff00;
ab3c759a 7098 vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW9(1), reg_val);
89b667f8 7099
ab3c759a 7100 reg_val = vlv_dpio_read(dev_priv, pipe, VLV_REF_DW13);
89b667f8
JB		 7101 reg_val &= 0x00ffffff;
7102 reg_val |= 0xb0000000;
ab3c759a 7103 vlv_dpio_write(dev_priv, pipe, VLV_REF_DW13, reg_val);
89b667f8
JB		 7104}
7105
b551842d
DV		 7106static void intel_pch_transcoder_set_m_n(struct intel_crtc *crtc,
7107 struct intel_link_m_n *m_n)
7108{
7109 struct drm_device *dev = crtc->base.dev;
7110 struct drm_i915_private *dev_priv = dev->dev_private;
7111 int pipe = crtc->pipe;
7112
e3b95f1e
DV		 7113 I915_WRITE(PCH_TRANS_DATA_M1(pipe), TU_SIZE(m_n->tu) | m_n->gmch_m);
7114 I915_WRITE(PCH_TRANS_DATA_N1(pipe), m_n->gmch_n);
7115 I915_WRITE(PCH_TRANS_LINK_M1(pipe), m_n->link_m);
7116 I915_WRITE(PCH_TRANS_LINK_N1(pipe), m_n->link_n);
b551842d
DV		 7117}
7118
7119static void intel_cpu_transcoder_set_m_n(struct intel_crtc *crtc,
f769cd24
VK		 7120 struct intel_link_m_n *m_n,
7121 struct intel_link_m_n *m2_n2)
b551842d
DV		 7122{
7123 struct drm_device *dev = crtc->base.dev;
7124 struct drm_i915_private *dev_priv = dev->dev_private;
7125 int pipe = crtc->pipe;
6e3c9717 7126 enum transcoder transcoder = crtc->config->cpu_transcoder;
b551842d
DV		 7127
7128 if (INTEL_INFO(dev)->gen >= 5) {
7129 I915_WRITE(PIPE_DATA_M1(transcoder), TU_SIZE(m_n->tu) | m_n->gmch_m);
7130 I915_WRITE(PIPE_DATA_N1(transcoder), m_n->gmch_n);
7131 I915_WRITE(PIPE_LINK_M1(transcoder), m_n->link_m);
7132 I915_WRITE(PIPE_LINK_N1(transcoder), m_n->link_n);
f769cd24
VK		 7133 /* M2_N2 registers to be set only for gen < 8 (M2_N2 available
7134 * for gen < 8) and if DRRS is supported (to make sure the
7135 * registers are not unnecessarily accessed).
7136 */
44395bfe 7137 if (m2_n2 && (IS_CHERRYVIEW(dev) || INTEL_INFO(dev)->gen < 8) &&
6e3c9717 7138 crtc->config->has_drrs) {
f769cd24
VK		 7139 I915_WRITE(PIPE_DATA_M2(transcoder),
7140 TU_SIZE(m2_n2->tu) | m2_n2->gmch_m);
7141 I915_WRITE(PIPE_DATA_N2(transcoder), m2_n2->gmch_n);
7142 I915_WRITE(PIPE_LINK_M2(transcoder), m2_n2->link_m);
7143 I915_WRITE(PIPE_LINK_N2(transcoder), m2_n2->link_n);
7144 }
b551842d 7145 } else {
e3b95f1e
DV		 7146 I915_WRITE(PIPE_DATA_M_G4X(pipe), TU_SIZE(m_n->tu) | m_n->gmch_m);
7147 I915_WRITE(PIPE_DATA_N_G4X(pipe), m_n->gmch_n);
7148 I915_WRITE(PIPE_LINK_M_G4X(pipe), m_n->link_m);
7149 I915_WRITE(PIPE_LINK_N_G4X(pipe), m_n->link_n);
b551842d
DV		 7150 }
7151}
7152
fe3cd48d 7153void intel_dp_set_m_n(struct intel_crtc *crtc, enum link_m_n_set m_n)
03afc4a2 7154{
fe3cd48d
R		 7155 struct intel_link_m_n *dp_m_n, *dp_m2_n2 = NULL;
7156
7157 if (m_n == M1_N1) {
7158 dp_m_n = &crtc->config->dp_m_n;
7159 dp_m2_n2 = &crtc->config->dp_m2_n2;
7160 } else if (m_n == M2_N2) {
7161
7162 /*
7163 * M2_N2 registers are not supported. Hence m2_n2 divider value
7164 * needs to be programmed into M1_N1.
7165 */
7166 dp_m_n = &crtc->config->dp_m2_n2;
7167 } else {
7168 DRM_ERROR("Unsupported divider value\n");
7169 return;
7170 }
7171
6e3c9717
ACO		 7172 if (crtc->config->has_pch_encoder)
7173 intel_pch_transcoder_set_m_n(crtc, &crtc->config->dp_m_n);
03afc4a2 7174 else
fe3cd48d 7175 intel_cpu_transcoder_set_m_n(crtc, dp_m_n, dp_m2_n2);
03afc4a2
DV		 7176}
7177
251ac862
DV		 7178static void vlv_compute_dpll(struct intel_crtc *crtc,
7179 struct intel_crtc_state *pipe_config)
bdd4b6a6
DV		 7180{
7181 u32 dpll, dpll_md;
7182
7183 /*
7184 * Enable DPIO clock input. We should never disable the reference
7185 * clock for pipe B, since VGA hotplug / manual detection depends
7186 * on it.
7187 */
60bfe44f
VS		 7188 dpll = DPLL_EXT_BUFFER_ENABLE_VLV | DPLL_REF_CLK_ENABLE_VLV |
7189 DPLL_VGA_MODE_DIS | DPLL_INTEGRATED_REF_CLK_VLV;
bdd4b6a6
DV		 7190 /* We should never disable this, set it here for state tracking */
7191 if (crtc->pipe == PIPE_B)
7192 dpll |= DPLL_INTEGRATED_CRI_CLK_VLV;
7193 dpll |= DPLL_VCO_ENABLE;
d288f65f 7194 pipe_config->dpll_hw_state.dpll = dpll;
bdd4b6a6 7195
d288f65f 7196 dpll_md = (pipe_config->pixel_multiplier - 1)
bdd4b6a6 7197 << DPLL_MD_UDI_MULTIPLIER_SHIFT;
d288f65f 7198 pipe_config->dpll_hw_state.dpll_md = dpll_md;
bdd4b6a6
DV		 7199}
7200
d288f65f 7201static void vlv_prepare_pll(struct intel_crtc *crtc,
5cec258b 7202 const struct intel_crtc_state *pipe_config)
a0c4da24 7203{
f47709a9 7204 struct drm_device *dev = crtc->base.dev;
a0c4da24 7205 struct drm_i915_private *dev_priv = dev->dev_private;
f47709a9 7206 int pipe = crtc->pipe;
bdd4b6a6 7207 u32 mdiv;
a0c4da24 7208 u32 bestn, bestm1, bestm2, bestp1, bestp2;
bdd4b6a6 7209 u32 coreclk, reg_val;
a0c4da24 7210
a580516d 7211 mutex_lock(&dev_priv->sb_lock);
09153000 7212
d288f65f
VS		 7213 bestn = pipe_config->dpll.n;
7214 bestm1 = pipe_config->dpll.m1;
7215 bestm2 = pipe_config->dpll.m2;
7216 bestp1 = pipe_config->dpll.p1;
7217 bestp2 = pipe_config->dpll.p2;
a0c4da24 7218
89b667f8
JB		 7219 /* See eDP HDMI DPIO driver vbios notes doc */
7220
7221 /* PLL B needs special handling */
bdd4b6a6 7222 if (pipe == PIPE_B)
5e69f97f 7223 vlv_pllb_recal_opamp(dev_priv, pipe);
89b667f8
JB		 7224
7225 /* Set up Tx target for periodic Rcomp update */
ab3c759a 7226 vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW9_BCAST, 0x0100000f);
89b667f8
JB		 7227
7228 /* Disable target IRef on PLL */
ab3c759a 7229 reg_val = vlv_dpio_read(dev_priv, pipe, VLV_PLL_DW8(pipe));
89b667f8 7230 reg_val &= 0x00ffffff;
ab3c759a 7231 vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW8(pipe), reg_val);
89b667f8
JB		 7232
7233 /* Disable fast lock */
ab3c759a 7234 vlv_dpio_write(dev_priv, pipe, VLV_CMN_DW0, 0x610);
89b667f8
JB		 7235
7236 /* Set idtafcrecal before PLL is enabled */
a0c4da24
JB		 7237 mdiv = ((bestm1 << DPIO_M1DIV_SHIFT) | (bestm2 & DPIO_M2DIV_MASK));
7238 mdiv |= ((bestp1 << DPIO_P1_SHIFT) | (bestp2 << DPIO_P2_SHIFT));
7239 mdiv |= ((bestn << DPIO_N_SHIFT));
a0c4da24 7240 mdiv |= (1 << DPIO_K_SHIFT);
7df5080b
JB		 7241
7242 /*
7243 * Post divider depends on pixel clock rate, DAC vs digital (and LVDS,
7244 * but we don't support that).
7245 * Note: don't use the DAC post divider as it seems unstable.
7246 */
7247 mdiv |= (DPIO_POST_DIV_HDMIDP << DPIO_POST_DIV_SHIFT);
ab3c759a 7248 vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW3(pipe), mdiv);
a0c4da24 7249
a0c4da24 7250 mdiv |= DPIO_ENABLE_CALIBRATION;
ab3c759a 7251 vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW3(pipe), mdiv);
a0c4da24 7252
89b667f8 7253 /* Set HBR and RBR LPF coefficients */
d288f65f 7254 if (pipe_config->port_clock == 162000 ||
409ee761
ACO		 7255 intel_pipe_has_type(crtc, INTEL_OUTPUT_ANALOG) ||
7256 intel_pipe_has_type(crtc, INTEL_OUTPUT_HDMI))
ab3c759a 7257 vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW10(pipe),
885b0120 7258 0x009f0003);
89b667f8 7259 else
ab3c759a 7260 vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW10(pipe),
89b667f8
JB		 7261 0x00d0000f);
7262
681a8504 7263 if (pipe_config->has_dp_encoder) {
89b667f8 7264 /* Use SSC source */
bdd4b6a6 7265 if (pipe == PIPE_A)
ab3c759a 7266 vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW5(pipe),
89b667f8
JB		 7267 0x0df40000);
7268 else
ab3c759a 7269 vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW5(pipe),
89b667f8
JB		 7270 0x0df70000);
7271 } else { /* HDMI or VGA */
7272 /* Use bend source */
bdd4b6a6 7273 if (pipe == PIPE_A)
ab3c759a 7274 vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW5(pipe),
89b667f8
JB		 7275 0x0df70000);
7276 else
ab3c759a 7277 vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW5(pipe),
89b667f8
JB		 7278 0x0df40000);
7279 }
a0c4da24 7280
ab3c759a 7281 coreclk = vlv_dpio_read(dev_priv, pipe, VLV_PLL_DW7(pipe));
89b667f8 7282 coreclk = (coreclk & 0x0000ff00) | 0x01c00000;
409ee761
ACO		 7283 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT) ||
7284 intel_pipe_has_type(crtc, INTEL_OUTPUT_EDP))
89b667f8 7285 coreclk |= 0x01000000;
ab3c759a 7286 vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW7(pipe), coreclk);
a0c4da24 7287
ab3c759a 7288 vlv_dpio_write(dev_priv, pipe, VLV_PLL_DW11(pipe), 0x87871000);
a580516d 7289 mutex_unlock(&dev_priv->sb_lock);
a0c4da24
JB		 7290}
7291
251ac862
DV		 7292static void chv_compute_dpll(struct intel_crtc *crtc,
7293 struct intel_crtc_state *pipe_config)
1ae0d137 7294{
60bfe44f
VS		 7295 pipe_config->dpll_hw_state.dpll = DPLL_SSC_REF_CLK_CHV |
7296 DPLL_REF_CLK_ENABLE_VLV | DPLL_VGA_MODE_DIS |
1ae0d137
VS		 7297 DPLL_VCO_ENABLE;
7298 if (crtc->pipe != PIPE_A)
d288f65f 7299 pipe_config->dpll_hw_state.dpll |= DPLL_INTEGRATED_CRI_CLK_VLV;
1ae0d137 7300
d288f65f
VS		 7301 pipe_config->dpll_hw_state.dpll_md =
7302 (pipe_config->pixel_multiplier - 1) << DPLL_MD_UDI_MULTIPLIER_SHIFT;
1ae0d137
VS		 7303}
7304
d288f65f 7305static void chv_prepare_pll(struct intel_crtc *crtc,
5cec258b 7306 const struct intel_crtc_state *pipe_config)
9d556c99
CML		 7307{
7308 struct drm_device *dev = crtc->base.dev;
7309 struct drm_i915_private *dev_priv = dev->dev_private;
7310 int pipe = crtc->pipe;
7311 int dpll_reg = DPLL(crtc->pipe);
7312 enum dpio_channel port = vlv_pipe_to_channel(pipe);
9cbe40c1 7313 u32 loopfilter, tribuf_calcntr;
9d556c99 7314 u32 bestn, bestm1, bestm2, bestp1, bestp2, bestm2_frac;
a945ce7e 7315 u32 dpio_val;
9cbe40c1 7316 int vco;
9d556c99 7317
d288f65f
VS		 7318 bestn = pipe_config->dpll.n;
7319 bestm2_frac = pipe_config->dpll.m2 & 0x3fffff;
7320 bestm1 = pipe_config->dpll.m1;
7321 bestm2 = pipe_config->dpll.m2 >> 22;
7322 bestp1 = pipe_config->dpll.p1;
7323 bestp2 = pipe_config->dpll.p2;
9cbe40c1 7324 vco = pipe_config->dpll.vco;
a945ce7e 7325 dpio_val = 0;
9cbe40c1 7326 loopfilter = 0;
9d556c99
CML		 7327
7328 /*
7329 * Enable Refclk and SSC
7330 */
a11b0703 7331 I915_WRITE(dpll_reg,
d288f65f 7332 pipe_config->dpll_hw_state.dpll & ~DPLL_VCO_ENABLE);
a11b0703 7333
a580516d 7334 mutex_lock(&dev_priv->sb_lock);
9d556c99 7335
9d556c99
CML		 7336 /* p1 and p2 divider */
7337 vlv_dpio_write(dev_priv, pipe, CHV_CMN_DW13(port),
7338 5 << DPIO_CHV_S1_DIV_SHIFT |
7339 bestp1 << DPIO_CHV_P1_DIV_SHIFT |
7340 bestp2 << DPIO_CHV_P2_DIV_SHIFT |
7341 1 << DPIO_CHV_K_DIV_SHIFT);
7342
7343 /* Feedback post-divider - m2 */
7344 vlv_dpio_write(dev_priv, pipe, CHV_PLL_DW0(port), bestm2);
7345
7346 /* Feedback refclk divider - n and m1 */
7347 vlv_dpio_write(dev_priv, pipe, CHV_PLL_DW1(port),
7348 DPIO_CHV_M1_DIV_BY_2 |
7349 1 << DPIO_CHV_N_DIV_SHIFT);
7350
7351 /* M2 fraction division */
25a25dfc 7352 vlv_dpio_write(dev_priv, pipe, CHV_PLL_DW2(port), bestm2_frac);
9d556c99
CML		 7353
7354 /* M2 fraction division enable */
a945ce7e
VP		 7355 dpio_val = vlv_dpio_read(dev_priv, pipe, CHV_PLL_DW3(port));
7356 dpio_val &= ~(DPIO_CHV_FEEDFWD_GAIN_MASK | DPIO_CHV_FRAC_DIV_EN);
7357 dpio_val |= (2 << DPIO_CHV_FEEDFWD_GAIN_SHIFT);
7358 if (bestm2_frac)
7359 dpio_val |= DPIO_CHV_FRAC_DIV_EN;
7360 vlv_dpio_write(dev_priv, pipe, CHV_PLL_DW3(port), dpio_val);
9d556c99 7361
de3a0fde
VP		 7362 /* Program digital lock detect threshold */
7363 dpio_val = vlv_dpio_read(dev_priv, pipe, CHV_PLL_DW9(port));
7364 dpio_val &= ~(DPIO_CHV_INT_LOCK_THRESHOLD_MASK |
7365 DPIO_CHV_INT_LOCK_THRESHOLD_SEL_COARSE);
7366 dpio_val |= (0x5 << DPIO_CHV_INT_LOCK_THRESHOLD_SHIFT);
7367 if (!bestm2_frac)
7368 dpio_val |= DPIO_CHV_INT_LOCK_THRESHOLD_SEL_COARSE;
7369 vlv_dpio_write(dev_priv, pipe, CHV_PLL_DW9(port), dpio_val);
7370
9d556c99 7371 /* Loop filter */
9cbe40c1
VP		 7372 if (vco == 5400000) {
7373 loopfilter |= (0x3 << DPIO_CHV_PROP_COEFF_SHIFT);
7374 loopfilter |= (0x8 << DPIO_CHV_INT_COEFF_SHIFT);
7375 loopfilter |= (0x1 << DPIO_CHV_GAIN_CTRL_SHIFT);
7376 tribuf_calcntr = 0x9;
7377 } else if (vco <= 6200000) {
7378 loopfilter |= (0x5 << DPIO_CHV_PROP_COEFF_SHIFT);
7379 loopfilter |= (0xB << DPIO_CHV_INT_COEFF_SHIFT);
7380 loopfilter |= (0x3 << DPIO_CHV_GAIN_CTRL_SHIFT);
7381 tribuf_calcntr = 0x9;
7382 } else if (vco <= 6480000) {
7383 loopfilter |= (0x4 << DPIO_CHV_PROP_COEFF_SHIFT);
7384 loopfilter |= (0x9 << DPIO_CHV_INT_COEFF_SHIFT);
7385 loopfilter |= (0x3 << DPIO_CHV_GAIN_CTRL_SHIFT);
7386 tribuf_calcntr = 0x8;
7387 } else {
7388 /* Not supported. Apply the same limits as in the max case */
7389 loopfilter |= (0x4 << DPIO_CHV_PROP_COEFF_SHIFT);
7390 loopfilter |= (0x9 << DPIO_CHV_INT_COEFF_SHIFT);
7391 loopfilter |= (0x3 << DPIO_CHV_GAIN_CTRL_SHIFT);
7392 tribuf_calcntr = 0;
7393 }
9d556c99
CML		 7394 vlv_dpio_write(dev_priv, pipe, CHV_PLL_DW6(port), loopfilter);
7395
968040b2 7396 dpio_val = vlv_dpio_read(dev_priv, pipe, CHV_PLL_DW8(port));
9cbe40c1
VP		 7397 dpio_val &= ~DPIO_CHV_TDC_TARGET_CNT_MASK;
7398 dpio_val |= (tribuf_calcntr << DPIO_CHV_TDC_TARGET_CNT_SHIFT);
7399 vlv_dpio_write(dev_priv, pipe, CHV_PLL_DW8(port), dpio_val);
7400
9d556c99
CML		 7401 /* AFC Recal */
7402 vlv_dpio_write(dev_priv, pipe, CHV_CMN_DW14(port),
7403 vlv_dpio_read(dev_priv, pipe, CHV_CMN_DW14(port)) |
7404 DPIO_AFC_RECAL);
7405
a580516d 7406 mutex_unlock(&dev_priv->sb_lock);
9d556c99
CML		 7407}
7408
d288f65f
VS		 7409/**
7410 * vlv_force_pll_on - forcibly enable just the PLL
7411 * @dev_priv: i915 private structure
7412 * @pipe: pipe PLL to enable
7413 * @dpll: PLL configuration
7414 *
7415 * Enable the PLL for @pipe using the supplied @dpll config. To be used
7416 * in cases where we need the PLL enabled even when @pipe is not going to
7417 * be enabled.
7418 */
7419void vlv_force_pll_on(struct drm_device *dev, enum pipe pipe,
7420 const struct dpll *dpll)
7421{
7422 struct intel_crtc *crtc =
7423 to_intel_crtc(intel_get_crtc_for_pipe(dev, pipe));
5cec258b 7424 struct intel_crtc_state pipe_config = {
a93e255f 7425 .base.crtc = &crtc->base,
d288f65f
VS		 7426 .pixel_multiplier = 1,
7427 .dpll = *dpll,
7428 };
7429
7430 if (IS_CHERRYVIEW(dev)) {
251ac862 7431 chv_compute_dpll(crtc, &pipe_config);
d288f65f
VS		 7432 chv_prepare_pll(crtc, &pipe_config);
7433 chv_enable_pll(crtc, &pipe_config);
7434 } else {
251ac862 7435 vlv_compute_dpll(crtc, &pipe_config);
d288f65f
VS		 7436 vlv_prepare_pll(crtc, &pipe_config);
7437 vlv_enable_pll(crtc, &pipe_config);
7438 }
7439}
7440
7441/**
7442 * vlv_force_pll_off - forcibly disable just the PLL
7443 * @dev_priv: i915 private structure
7444 * @pipe: pipe PLL to disable
7445 *
7446 * Disable the PLL for @pipe. To be used in cases where we need
7447 * the PLL enabled even when @pipe is not going to be enabled.
7448 */
7449void vlv_force_pll_off(struct drm_device *dev, enum pipe pipe)
7450{
7451 if (IS_CHERRYVIEW(dev))
7452 chv_disable_pll(to_i915(dev), pipe);
7453 else
7454 vlv_disable_pll(to_i915(dev), pipe);
7455}
7456
251ac862
DV		 7457static void i9xx_compute_dpll(struct intel_crtc *crtc,
7458 struct intel_crtc_state *crtc_state,
7459 intel_clock_t *reduced_clock,
7460 int num_connectors)
eb1cbe48 7461{
f47709a9 7462 struct drm_device *dev = crtc->base.dev;
eb1cbe48 7463 struct drm_i915_private *dev_priv = dev->dev_private;
eb1cbe48
DV		 7464 u32 dpll;
7465 bool is_sdvo;
190f68c5 7466 struct dpll *clock = &crtc_state->dpll;
eb1cbe48 7467
190f68c5 7468 i9xx_update_pll_dividers(crtc, crtc_state, reduced_clock);
2a8f64ca 7469
a93e255f
ACO		 7470 is_sdvo = intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_SDVO) ||
7471 intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_HDMI);
eb1cbe48
DV		 7472
7473 dpll = DPLL_VGA_MODE_DIS;
7474
a93e255f 7475 if (intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_LVDS))
eb1cbe48
DV		 7476 dpll |= DPLLB_MODE_LVDS;
7477 else
7478 dpll |= DPLLB_MODE_DAC_SERIAL;
6cc5f341 7479
ef1b460d 7480 if (IS_I945G(dev) || IS_I945GM(dev) || IS_G33(dev)) {
190f68c5 7481 dpll |= (crtc_state->pixel_multiplier - 1)
198a037f 7482 << SDVO_MULTIPLIER_SHIFT_HIRES;
eb1cbe48 7483 }
198a037f
DV		 7484
7485 if (is_sdvo)
4a33e48d 7486 dpll |= DPLL_SDVO_HIGH_SPEED;
198a037f 7487
190f68c5 7488 if (crtc_state->has_dp_encoder)
4a33e48d 7489 dpll |= DPLL_SDVO_HIGH_SPEED;
eb1cbe48
DV		 7490
7491 /* compute bitmask from p1 value */
7492 if (IS_PINEVIEW(dev))
7493 dpll |= (1 << (clock->p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT_PINEVIEW;
7494 else {
7495 dpll |= (1 << (clock->p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT;
7496 if (IS_G4X(dev) && reduced_clock)
7497 dpll |= (1 << (reduced_clock->p1 - 1)) << DPLL_FPA1_P1_POST_DIV_SHIFT;
7498 }
7499 switch (clock->p2) {
7500 case 5:
7501 dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_5;
7502 break;
7503 case 7:
7504 dpll |= DPLLB_LVDS_P2_CLOCK_DIV_7;
7505 break;
7506 case 10:
7507 dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_10;
7508 break;
7509 case 14:
7510 dpll |= DPLLB_LVDS_P2_CLOCK_DIV_14;
7511 break;
7512 }
7513 if (INTEL_INFO(dev)->gen >= 4)
7514 dpll |= (6 << PLL_LOAD_PULSE_PHASE_SHIFT);
7515
190f68c5 7516 if (crtc_state->sdvo_tv_clock)
eb1cbe48 7517 dpll |= PLL_REF_INPUT_TVCLKINBC;
a93e255f 7518 else if (intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_LVDS) &&
eb1cbe48
DV		 7519 intel_panel_use_ssc(dev_priv) && num_connectors < 2)
7520 dpll |= PLLB_REF_INPUT_SPREADSPECTRUMIN;
7521 else
7522 dpll |= PLL_REF_INPUT_DREFCLK;
7523
7524 dpll |= DPLL_VCO_ENABLE;
190f68c5 7525 crtc_state->dpll_hw_state.dpll = dpll;
8bcc2795 7526
eb1cbe48 7527 if (INTEL_INFO(dev)->gen >= 4) {
190f68c5 7528 u32 dpll_md = (crtc_state->pixel_multiplier - 1)
ef1b460d 7529 << DPLL_MD_UDI_MULTIPLIER_SHIFT;
190f68c5 7530 crtc_state->dpll_hw_state.dpll_md = dpll_md;
eb1cbe48
DV		 7531 }
7532}
7533
251ac862
DV		 7534static void i8xx_compute_dpll(struct intel_crtc *crtc,
7535 struct intel_crtc_state *crtc_state,
7536 intel_clock_t *reduced_clock,
7537 int num_connectors)
eb1cbe48 7538{
f47709a9 7539 struct drm_device *dev = crtc->base.dev;
eb1cbe48 7540 struct drm_i915_private *dev_priv = dev->dev_private;
eb1cbe48 7541 u32 dpll;
190f68c5 7542 struct dpll *clock = &crtc_state->dpll;
eb1cbe48 7543
190f68c5 7544 i9xx_update_pll_dividers(crtc, crtc_state, reduced_clock);
2a8f64ca 7545
eb1cbe48
DV		 7546 dpll = DPLL_VGA_MODE_DIS;
7547
a93e255f 7548 if (intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_LVDS)) {
eb1cbe48
DV		 7549 dpll |= (1 << (clock->p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT;
7550 } else {
7551 if (clock->p1 == 2)
7552 dpll |= PLL_P1_DIVIDE_BY_TWO;
7553 else
7554 dpll |= (clock->p1 - 2) << DPLL_FPA01_P1_POST_DIV_SHIFT;
7555 if (clock->p2 == 4)
7556 dpll |= PLL_P2_DIVIDE_BY_4;
7557 }
7558
a93e255f 7559 if (!IS_I830(dev) && intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_DVO))
4a33e48d
DV		 7560 dpll |= DPLL_DVO_2X_MODE;
7561
a93e255f 7562 if (intel_pipe_will_have_type(crtc_state, INTEL_OUTPUT_LVDS) &&
eb1cbe48
DV		 7563 intel_panel_use_ssc(dev_priv) && num_connectors < 2)
7564 dpll |= PLLB_REF_INPUT_SPREADSPECTRUMIN;
7565 else
7566 dpll |= PLL_REF_INPUT_DREFCLK;
7567
7568 dpll |= DPLL_VCO_ENABLE;
190f68c5 7569 crtc_state->dpll_hw_state.dpll = dpll;
eb1cbe48
DV		 7570}
7571
8a654f3b 7572static void intel_set_pipe_timings(struct intel_crtc *intel_crtc)
b0e77b9c
PZ		 7573{
7574 struct drm_device *dev = intel_crtc->base.dev;
7575 struct drm_i915_private *dev_priv = dev->dev_private;
7576 enum pipe pipe = intel_crtc->pipe;
6e3c9717 7577 enum transcoder cpu_transcoder = intel_crtc->config->cpu_transcoder;
8a654f3b 7578 struct drm_display_mode *adjusted_mode =
6e3c9717 7579 &intel_crtc->config->base.adjusted_mode;
1caea6e9
VS		 7580 uint32_t crtc_vtotal, crtc_vblank_end;
7581 int vsyncshift = 0;
4d8a62ea
DV		 7582
7583 /* We need to be careful not to changed the adjusted mode, for otherwise
7584 * the hw state checker will get angry at the mismatch. */
7585 crtc_vtotal = adjusted_mode->crtc_vtotal;
7586 crtc_vblank_end = adjusted_mode->crtc_vblank_end;
b0e77b9c 7587
609aeaca 7588 if (adjusted_mode->flags & DRM_MODE_FLAG_INTERLACE) {
b0e77b9c 7589 /* the chip adds 2 halflines automatically */
4d8a62ea
DV		 7590 crtc_vtotal -= 1;
7591 crtc_vblank_end -= 1;
609aeaca 7592
409ee761 7593 if (intel_pipe_has_type(intel_crtc, INTEL_OUTPUT_SDVO))
609aeaca
VS		 7594 vsyncshift = (adjusted_mode->crtc_htotal - 1) / 2;
7595 else
7596 vsyncshift = adjusted_mode->crtc_hsync_start -
7597 adjusted_mode->crtc_htotal / 2;
1caea6e9
VS		 7598 if (vsyncshift < 0)
7599 vsyncshift += adjusted_mode->crtc_htotal;
b0e77b9c
PZ		 7600 }
7601
7602 if (INTEL_INFO(dev)->gen > 3)
fe2b8f9d 7603 I915_WRITE(VSYNCSHIFT(cpu_transcoder), vsyncshift);
b0e77b9c 7604
fe2b8f9d 7605 I915_WRITE(HTOTAL(cpu_transcoder),
b0e77b9c
PZ		 7606 (adjusted_mode->crtc_hdisplay - 1) |
7607 ((adjusted_mode->crtc_htotal - 1) << 16));
fe2b8f9d 7608 I915_WRITE(HBLANK(cpu_transcoder),
b0e77b9c
PZ		 7609 (adjusted_mode->crtc_hblank_start - 1) |
7610 ((adjusted_mode->crtc_hblank_end - 1) << 16));
fe2b8f9d 7611 I915_WRITE(HSYNC(cpu_transcoder),
b0e77b9c
PZ		 7612 (adjusted_mode->crtc_hsync_start - 1) |
7613 ((adjusted_mode->crtc_hsync_end - 1) << 16));
7614
fe2b8f9d 7615 I915_WRITE(VTOTAL(cpu_transcoder),
b0e77b9c 7616 (adjusted_mode->crtc_vdisplay - 1) |
4d8a62ea 7617 ((crtc_vtotal - 1) << 16));
fe2b8f9d 7618 I915_WRITE(VBLANK(cpu_transcoder),
b0e77b9c 7619 (adjusted_mode->crtc_vblank_start - 1) |
4d8a62ea 7620 ((crtc_vblank_end - 1) << 16));
fe2b8f9d 7621 I915_WRITE(VSYNC(cpu_transcoder),
b0e77b9c
PZ		 7622 (adjusted_mode->crtc_vsync_start - 1) |
7623 ((adjusted_mode->crtc_vsync_end - 1) << 16));
7624
b5e508d4
PZ		 7625 /* Workaround: when the EDP input selection is B, the VTOTAL_B must be
7626 * programmed with the VTOTAL_EDP value. Same for VTOTAL_C. This is
7627 * documented on the DDI_FUNC_CTL register description, EDP Input Select
7628 * bits. */
7629 if (IS_HASWELL(dev) && cpu_transcoder == TRANSCODER_EDP &&
7630 (pipe == PIPE_B || pipe == PIPE_C))
7631 I915_WRITE(VTOTAL(pipe), I915_READ(VTOTAL(cpu_transcoder)));
7632
b0e77b9c
PZ		 7633 /* pipesrc controls the size that is scaled from, which should
7634 * always be the user's requested size.
7635 */
7636 I915_WRITE(PIPESRC(pipe),
6e3c9717
ACO		 7637 ((intel_crtc->config->pipe_src_w - 1) << 16) |
7638 (intel_crtc->config->pipe_src_h - 1));
b0e77b9c
PZ		 7639}
7640
1bd1bd80 7641static void intel_get_pipe_timings(struct intel_crtc *crtc,
5cec258b 7642 struct intel_crtc_state *pipe_config)
1bd1bd80
DV		 7643{
7644 struct drm_device *dev = crtc->base.dev;
7645 struct drm_i915_private *dev_priv = dev->dev_private;
7646 enum transcoder cpu_transcoder = pipe_config->cpu_transcoder;
7647 uint32_t tmp;
7648
7649 tmp = I915_READ(HTOTAL(cpu_transcoder));
2d112de7
ACO		 7650 pipe_config->base.adjusted_mode.crtc_hdisplay = (tmp & 0xffff) + 1;
7651 pipe_config->base.adjusted_mode.crtc_htotal = ((tmp >> 16) & 0xffff) + 1;
1bd1bd80 7652 tmp = I915_READ(HBLANK(cpu_transcoder));
2d112de7
ACO		 7653 pipe_config->base.adjusted_mode.crtc_hblank_start = (tmp & 0xffff) + 1;
7654 pipe_config->base.adjusted_mode.crtc_hblank_end = ((tmp >> 16) & 0xffff) + 1;
1bd1bd80 7655 tmp = I915_READ(HSYNC(cpu_transcoder));
2d112de7
ACO		 7656 pipe_config->base.adjusted_mode.crtc_hsync_start = (tmp & 0xffff) + 1;
7657 pipe_config->base.adjusted_mode.crtc_hsync_end = ((tmp >> 16) & 0xffff) + 1;
1bd1bd80
DV		 7658
7659 tmp = I915_READ(VTOTAL(cpu_transcoder));
2d112de7
ACO		 7660 pipe_config->base.adjusted_mode.crtc_vdisplay = (tmp & 0xffff) + 1;
7661 pipe_config->base.adjusted_mode.crtc_vtotal = ((tmp >> 16) & 0xffff) + 1;
1bd1bd80 7662 tmp = I915_READ(VBLANK(cpu_transcoder));
2d112de7
ACO		 7663 pipe_config->base.adjusted_mode.crtc_vblank_start = (tmp & 0xffff) + 1;
7664 pipe_config->base.adjusted_mode.crtc_vblank_end = ((tmp >> 16) & 0xffff) + 1;
1bd1bd80 7665 tmp = I915_READ(VSYNC(cpu_transcoder));
2d112de7
ACO		 7666 pipe_config->base.adjusted_mode.crtc_vsync_start = (tmp & 0xffff) + 1;
7667 pipe_config->base.adjusted_mode.crtc_vsync_end = ((tmp >> 16) & 0xffff) + 1;
1bd1bd80
DV		 7668
7669 if (I915_READ(PIPECONF(cpu_transcoder)) & PIPECONF_INTERLACE_MASK) {
2d112de7
ACO		 7670 pipe_config->base.adjusted_mode.flags |= DRM_MODE_FLAG_INTERLACE;
7671 pipe_config->base.adjusted_mode.crtc_vtotal += 1;
7672 pipe_config->base.adjusted_mode.crtc_vblank_end += 1;
1bd1bd80
DV		 7673 }
7674
7675 tmp = I915_READ(PIPESRC(crtc->pipe));
37327abd
VS		 7676 pipe_config->pipe_src_h = (tmp & 0xffff) + 1;
7677 pipe_config->pipe_src_w = ((tmp >> 16) & 0xffff) + 1;
7678
2d112de7
ACO		 7679 pipe_config->base.mode.vdisplay = pipe_config->pipe_src_h;
7680 pipe_config->base.mode.hdisplay = pipe_config->pipe_src_w;
1bd1bd80
DV		 7681}
7682
f6a83288 7683void intel_mode_from_pipe_config(struct drm_display_mode *mode,
5cec258b 7684 struct intel_crtc_state *pipe_config)
babea61d 7685{
2d112de7
ACO		 7686 mode->hdisplay = pipe_config->base.adjusted_mode.crtc_hdisplay;
7687 mode->htotal = pipe_config->base.adjusted_mode.crtc_htotal;
7688 mode->hsync_start = pipe_config->base.adjusted_mode.crtc_hsync_start;
7689 mode->hsync_end = pipe_config->base.adjusted_mode.crtc_hsync_end;
babea61d 7690
2d112de7
ACO		 7691 mode->vdisplay = pipe_config->base.adjusted_mode.crtc_vdisplay;
7692 mode->vtotal = pipe_config->base.adjusted_mode.crtc_vtotal;
7693 mode->vsync_start = pipe_config->base.adjusted_mode.crtc_vsync_start;
7694 mode->vsync_end = pipe_config->base.adjusted_mode.crtc_vsync_end;
babea61d 7695
2d112de7 7696 mode->flags = pipe_config->base.adjusted_mode.flags;
cd13f5ab 7697 mode->type = DRM_MODE_TYPE_DRIVER;
babea61d 7698
2d112de7
ACO		 7699 mode->clock = pipe_config->base.adjusted_mode.crtc_clock;
7700 mode->flags |= pipe_config->base.adjusted_mode.flags;
cd13f5ab
ML		 7701
7702 mode->hsync = drm_mode_hsync(mode);
7703 mode->vrefresh = drm_mode_vrefresh(mode);
7704 drm_mode_set_name(mode);
babea61d
JB		 7705}
7706
84b046f3
DV		 7707static void i9xx_set_pipeconf(struct intel_crtc *intel_crtc)
7708{
7709 struct drm_device *dev = intel_crtc->base.dev;
7710 struct drm_i915_private *dev_priv = dev->dev_private;
7711 uint32_t pipeconf;
7712
9f11a9e4 7713 pipeconf = 0;
84b046f3 7714
b6b5d049
VS		 7715 if ((intel_crtc->pipe == PIPE_A && dev_priv->quirks & QUIRK_PIPEA_FORCE) ||
7716 (intel_crtc->pipe == PIPE_B && dev_priv->quirks & QUIRK_PIPEB_FORCE))
7717 pipeconf |= I915_READ(PIPECONF(intel_crtc->pipe)) & PIPECONF_ENABLE;
67c72a12 7718
6e3c9717 7719 if (intel_crtc->config->double_wide)
cf532bb2 7720 pipeconf |= PIPECONF_DOUBLE_WIDE;
84b046f3 7721
ff9ce46e
DV		 7722 /* only g4x and later have fancy bpc/dither controls */
7723 if (IS_G4X(dev) || IS_VALLEYVIEW(dev)) {
ff9ce46e 7724 /* Bspec claims that we can't use dithering for 30bpp pipes. */
6e3c9717 7725 if (intel_crtc->config->dither && intel_crtc->config->pipe_bpp != 30)
ff9ce46e 7726 pipeconf |= PIPECONF_DITHER_EN |
84b046f3 7727 PIPECONF_DITHER_TYPE_SP;
84b046f3 7728
6e3c9717 7729 switch (intel_crtc->config->pipe_bpp) {
ff9ce46e
DV		 7730 case 18:
7731 pipeconf |= PIPECONF_6BPC;
7732 break;
7733 case 24:
7734 pipeconf |= PIPECONF_8BPC;
7735 break;
7736 case 30:
7737 pipeconf |= PIPECONF_10BPC;
7738 break;
7739 default:
7740 /* Case prevented by intel_choose_pipe_bpp_dither. */
7741 BUG();
84b046f3
DV		 7742 }
7743 }
7744
7745 if (HAS_PIPE_CXSR(dev)) {
7746 if (intel_crtc->lowfreq_avail) {
7747 DRM_DEBUG_KMS("enabling CxSR downclocking\n");
7748 pipeconf |= PIPECONF_CXSR_DOWNCLOCK;
7749 } else {
7750 DRM_DEBUG_KMS("disabling CxSR downclocking\n");
84b046f3
DV		 7751 }
7752 }
7753
6e3c9717 7754 if (intel_crtc->config->base.adjusted_mode.flags & DRM_MODE_FLAG_INTERLACE) {
efc2cfff 7755 if (INTEL_INFO(dev)->gen < 4 ||
409ee761 7756 intel_pipe_has_type(intel_crtc, INTEL_OUTPUT_SDVO))
efc2cfff
VS		 7757 pipeconf |= PIPECONF_INTERLACE_W_FIELD_INDICATION;
7758 else
7759 pipeconf |= PIPECONF_INTERLACE_W_SYNC_SHIFT;
7760 } else
84b046f3
DV		 7761 pipeconf |= PIPECONF_PROGRESSIVE;
7762
6e3c9717 7763 if (IS_VALLEYVIEW(dev) && intel_crtc->config->limited_color_range)
9f11a9e4 7764 pipeconf |= PIPECONF_COLOR_RANGE_SELECT;
9c8e09b7 7765
84b046f3
DV		 7766 I915_WRITE(PIPECONF(intel_crtc->pipe), pipeconf);
7767 POSTING_READ(PIPECONF(intel_crtc->pipe));
7768}
7769
190f68c5
ACO		 7770static int i9xx_crtc_compute_clock(struct intel_crtc *crtc,
7771 struct intel_crtc_state *crtc_state)
79e53945 7772{
c7653199 7773 struct drm_device *dev = crtc->base.dev;
79e53945 7774 struct drm_i915_private *dev_priv = dev->dev_private;
c751ce4f 7775 int refclk, num_connectors = 0;
c329a4ec
DV		 7776 intel_clock_t clock;
7777 bool ok;
7778 bool is_dsi = false;
5eddb70b 7779 struct intel_encoder *encoder;
d4906093 7780 const intel_limit_t *limit;
55bb9992 7781 struct drm_atomic_state *state = crtc_state->base.state;
da3ced29 7782 struct drm_connector *connector;
55bb9992
ACO		 7783 struct drm_connector_state *connector_state;
7784 int i;
79e53945 7785
dd3cd74a
ACO		 7786 memset(&crtc_state->dpll_hw_state, 0,
7787 sizeof(crtc_state->dpll_hw_state));
7788
da3ced29 7789 for_each_connector_in_state(state, connector, connector_state, i) {
55bb9992
ACO		 7790 if (connector_state->crtc != &crtc->base)
7791 continue;
7792
7793 encoder = to_intel_encoder(connector_state->best_encoder);
7794
5eddb70b 7795 switch (encoder->type) {
e9fd1c02
JN		 7796 case INTEL_OUTPUT_DSI:
7797 is_dsi = true;
7798 break;
6847d71b
PZ		 7799 default:
7800 break;
79e53945 7801 }
43565a06 7802
c751ce4f 7803 num_connectors++;
79e53945
JB		 7804 }
7805
f2335330 7806 if (is_dsi)
5b18e57c 7807 return 0;
f2335330 7808
190f68c5 7809 if (!crtc_state->clock_set) {
a93e255f 7810 refclk = i9xx_get_refclk(crtc_state, num_connectors);
79e53945 7811
e9fd1c02
JN		 7812 /*
7813 * Returns a set of divisors for the desired target clock with
7814 * the given refclk, or FALSE. The returned values represent
7815 * the clock equation: reflck * (5 * (m1 + 2) + (m2 + 2)) / (n +
7816 * 2) / p1 / p2.
7817 */
a93e255f
ACO		 7818 limit = intel_limit(crtc_state, refclk);
7819 ok = dev_priv->display.find_dpll(limit, crtc_state,
190f68c5 7820 crtc_state->port_clock,
e9fd1c02 7821 refclk, NULL, &clock);
f2335330 7822 if (!ok) {
e9fd1c02
JN		 7823 DRM_ERROR("Couldn't find PLL settings for mode!\n");
7824 return -EINVAL;
7825 }
79e53945 7826
f2335330 7827 /* Compat-code for transition, will disappear. */
190f68c5
ACO		 7828 crtc_state->dpll.n = clock.n;
7829 crtc_state->dpll.m1 = clock.m1;
7830 crtc_state->dpll.m2 = clock.m2;
7831 crtc_state->dpll.p1 = clock.p1;
7832 crtc_state->dpll.p2 = clock.p2;
f47709a9 7833 }
7026d4ac 7834
e9fd1c02 7835 if (IS_GEN2(dev)) {
c329a4ec 7836 i8xx_compute_dpll(crtc, crtc_state, NULL,
251ac862 7837 num_connectors);
9d556c99 7838 } else if (IS_CHERRYVIEW(dev)) {
251ac862 7839 chv_compute_dpll(crtc, crtc_state);
e9fd1c02 7840 } else if (IS_VALLEYVIEW(dev)) {
251ac862 7841 vlv_compute_dpll(crtc, crtc_state);
e9fd1c02 7842 } else {
c329a4ec 7843 i9xx_compute_dpll(crtc, crtc_state, NULL,
251ac862 7844 num_connectors);
e9fd1c02 7845 }
79e53945 7846
c8f7a0db 7847 return 0;
f564048e
EA		 7848}
7849
2fa2fe9a 7850static void i9xx_get_pfit_config(struct intel_crtc *crtc,
5cec258b 7851 struct intel_crtc_state *pipe_config)
2fa2fe9a
DV		 7852{
7853 struct drm_device *dev = crtc->base.dev;
7854 struct drm_i915_private *dev_priv = dev->dev_private;
7855 uint32_t tmp;
7856
dc9e7dec
VS		 7857 if (INTEL_INFO(dev)->gen <= 3 && (IS_I830(dev) || !IS_MOBILE(dev)))
7858 return;
7859
2fa2fe9a 7860 tmp = I915_READ(PFIT_CONTROL);
06922821
DV		 7861 if (!(tmp & PFIT_ENABLE))
7862 return;
2fa2fe9a 7863
06922821 7864 /* Check whether the pfit is attached to our pipe. */
2fa2fe9a
DV		 7865 if (INTEL_INFO(dev)->gen < 4) {
7866 if (crtc->pipe != PIPE_B)
7867 return;
2fa2fe9a
DV		 7868 } else {
7869 if ((tmp & PFIT_PIPE_MASK) != (crtc->pipe << PFIT_PIPE_SHIFT))
7870 return;
7871 }
7872
06922821 7873 pipe_config->gmch_pfit.control = tmp;
2fa2fe9a
DV		 7874 pipe_config->gmch_pfit.pgm_ratios = I915_READ(PFIT_PGM_RATIOS);
7875 if (INTEL_INFO(dev)->gen < 5)
7876 pipe_config->gmch_pfit.lvds_border_bits =
7877 I915_READ(LVDS) & LVDS_BORDER_ENABLE;
7878}
7879
acbec814 7880static void vlv_crtc_clock_get(struct intel_crtc *crtc,
5cec258b 7881 struct intel_crtc_state *pipe_config)
acbec814
JB		 7882{
7883 struct drm_device *dev = crtc->base.dev;
7884 struct drm_i915_private *dev_priv = dev->dev_private;
7885 int pipe = pipe_config->cpu_transcoder;
7886 intel_clock_t clock;
7887 u32 mdiv;
662c6ecb 7888 int refclk = 100000;
acbec814 7889
f573de5a
SK		 7890 /* In case of MIPI DPLL will not even be used */
7891 if (!(pipe_config->dpll_hw_state.dpll & DPLL_VCO_ENABLE))
7892 return;
7893
a580516d 7894 mutex_lock(&dev_priv->sb_lock);
ab3c759a 7895 mdiv = vlv_dpio_read(dev_priv, pipe, VLV_PLL_DW3(pipe));
a580516d 7896 mutex_unlock(&dev_priv->sb_lock);
acbec814
JB		 7897
7898 clock.m1 = (mdiv >> DPIO_M1DIV_SHIFT) & 7;
7899 clock.m2 = mdiv & DPIO_M2DIV_MASK;
7900 clock.n = (mdiv >> DPIO_N_SHIFT) & 0xf;
7901 clock.p1 = (mdiv >> DPIO_P1_SHIFT) & 7;
7902 clock.p2 = (mdiv >> DPIO_P2_SHIFT) & 0x1f;
7903
dccbea3b 7904 pipe_config->port_clock = vlv_calc_dpll_params(refclk, &clock);
acbec814
JB		 7905}
7906
5724dbd1
DL		 7907static void
7908i9xx_get_initial_plane_config(struct intel_crtc *crtc,
7909 struct intel_initial_plane_config *plane_config)
1ad292b5
JB		 7910{
7911 struct drm_device *dev = crtc->base.dev;
7912 struct drm_i915_private *dev_priv = dev->dev_private;
7913 u32 val, base, offset;
7914 int pipe = crtc->pipe, plane = crtc->plane;
7915 int fourcc, pixel_format;
6761dd31 7916 unsigned int aligned_height;
b113d5ee 7917 struct drm_framebuffer *fb;
1b842c89 7918 struct intel_framebuffer *intel_fb;
1ad292b5 7919
42a7b088
DL		 7920 val = I915_READ(DSPCNTR(plane));
7921 if (!(val & DISPLAY_PLANE_ENABLE))
7922 return;
7923
d9806c9f 7924 intel_fb = kzalloc(sizeof(*intel_fb), GFP_KERNEL);
1b842c89 7925 if (!intel_fb) {
1ad292b5
JB		 7926 DRM_DEBUG_KMS("failed to alloc fb\n");
7927 return;
7928 }
7929
1b842c89
DL		 7930 fb = &intel_fb->base;
7931
18c5247e
DV		 7932 if (INTEL_INFO(dev)->gen >= 4) {
7933 if (val & DISPPLANE_TILED) {
49af449b 7934 plane_config->tiling = I915_TILING_X;
18c5247e
DV		 7935 fb->modifier[0] = I915_FORMAT_MOD_X_TILED;
7936 }
7937 }
1ad292b5
JB		 7938
7939 pixel_format = val & DISPPLANE_PIXFORMAT_MASK;
b35d63fa 7940 fourcc = i9xx_format_to_fourcc(pixel_format);
b113d5ee
DL		 7941 fb->pixel_format = fourcc;
7942 fb->bits_per_pixel = drm_format_plane_cpp(fourcc, 0) * 8;
1ad292b5
JB		 7943
7944 if (INTEL_INFO(dev)->gen >= 4) {
49af449b 7945 if (plane_config->tiling)
1ad292b5
JB		 7946 offset = I915_READ(DSPTILEOFF(plane));
7947 else
7948 offset = I915_READ(DSPLINOFF(plane));
7949 base = I915_READ(DSPSURF(plane)) & 0xfffff000;
7950 } else {
7951 base = I915_READ(DSPADDR(plane));
7952 }
7953 plane_config->base = base;
7954
7955 val = I915_READ(PIPESRC(pipe));
b113d5ee
DL		 7956 fb->width = ((val >> 16) & 0xfff) + 1;
7957 fb->height = ((val >> 0) & 0xfff) + 1;
1ad292b5
JB		 7958
7959 val = I915_READ(DSPSTRIDE(pipe));
b113d5ee 7960 fb->pitches[0] = val & 0xffffffc0;
1ad292b5 7961
b113d5ee 7962 aligned_height = intel_fb_align_height(dev, fb->height,
091df6cb
DV		 7963 fb->pixel_format,
7964 fb->modifier[0]);
1ad292b5 7965
f37b5c2b 7966 plane_config->size = fb->pitches[0] * aligned_height;
1ad292b5 7967
2844a921
DL		 7968 DRM_DEBUG_KMS("pipe/plane %c/%d with fb: size=%dx%d@%d, offset=%x, pitch %d, size 0x%x\n",
7969 pipe_name(pipe), plane, fb->width, fb->height,
7970 fb->bits_per_pixel, base, fb->pitches[0],
7971 plane_config->size);
1ad292b5 7972
2d14030b 7973 plane_config->fb = intel_fb;
1ad292b5
JB		 7974}
7975
70b23a98 7976static void chv_crtc_clock_get(struct intel_crtc *crtc,
5cec258b 7977 struct intel_crtc_state *pipe_config)
70b23a98
VS		 7978{
7979 struct drm_device *dev = crtc->base.dev;
7980 struct drm_i915_private *dev_priv = dev->dev_private;
7981 int pipe = pipe_config->cpu_transcoder;
7982 enum dpio_channel port = vlv_pipe_to_channel(pipe);
7983 intel_clock_t clock;
0d7b6b11 7984 u32 cmn_dw13, pll_dw0, pll_dw1, pll_dw2, pll_dw3;
70b23a98
VS		 7985 int refclk = 100000;
7986
a580516d 7987 mutex_lock(&dev_priv->sb_lock);
70b23a98
VS		 7988 cmn_dw13 = vlv_dpio_read(dev_priv, pipe, CHV_CMN_DW13(port));
7989 pll_dw0 = vlv_dpio_read(dev_priv, pipe, CHV_PLL_DW0(port));
7990 pll_dw1 = vlv_dpio_read(dev_priv, pipe, CHV_PLL_DW1(port));
7991 pll_dw2 = vlv_dpio_read(dev_priv, pipe, CHV_PLL_DW2(port));
0d7b6b11 7992 pll_dw3 = vlv_dpio_read(dev_priv, pipe, CHV_PLL_DW3(port));
a580516d 7993 mutex_unlock(&dev_priv->sb_lock);
70b23a98
VS		 7994
7995 clock.m1 = (pll_dw1 & 0x7) == DPIO_CHV_M1_DIV_BY_2 ? 2 : 0;
0d7b6b11
ID		 7996 clock.m2 = (pll_dw0 & 0xff) << 22;
7997 if (pll_dw3 & DPIO_CHV_FRAC_DIV_EN)
7998 clock.m2 |= pll_dw2 & 0x3fffff;
70b23a98
VS		 7999 clock.n = (pll_dw1 >> DPIO_CHV_N_DIV_SHIFT) & 0xf;
8000 clock.p1 = (cmn_dw13 >> DPIO_CHV_P1_DIV_SHIFT) & 0x7;
8001 clock.p2 = (cmn_dw13 >> DPIO_CHV_P2_DIV_SHIFT) & 0x1f;
8002
dccbea3b 8003 pipe_config->port_clock = chv_calc_dpll_params(refclk, &clock);
70b23a98
VS		 8004}
8005
0e8ffe1b 8006static bool i9xx_get_pipe_config(struct intel_crtc *crtc,
5cec258b 8007 struct intel_crtc_state *pipe_config)
0e8ffe1b
DV		 8008{
8009 struct drm_device *dev = crtc->base.dev;
8010 struct drm_i915_private *dev_priv = dev->dev_private;
8011 uint32_t tmp;
8012
f458ebbc
DV		 8013 if (!intel_display_power_is_enabled(dev_priv,
8014 POWER_DOMAIN_PIPE(crtc->pipe)))
b5482bd0
ID		 8015 return false;
8016
e143a21c 8017 pipe_config->cpu_transcoder = (enum transcoder) crtc->pipe;
c0d43d62 8018 pipe_config->shared_dpll = DPLL_ID_PRIVATE;
eccb140b 8019
0e8ffe1b
DV		 8020 tmp = I915_READ(PIPECONF(crtc->pipe));
8021 if (!(tmp & PIPECONF_ENABLE))
8022 return false;
8023
42571aef
VS		 8024 if (IS_G4X(dev) || IS_VALLEYVIEW(dev)) {
8025 switch (tmp & PIPECONF_BPC_MASK) {
8026 case PIPECONF_6BPC:
8027 pipe_config->pipe_bpp = 18;
8028 break;
8029 case PIPECONF_8BPC:
8030 pipe_config->pipe_bpp = 24;
8031 break;
8032 case PIPECONF_10BPC:
8033 pipe_config->pipe_bpp = 30;
8034 break;
8035 default:
8036 break;
8037 }
8038 }
8039
b5a9fa09
DV		 8040 if (IS_VALLEYVIEW(dev) && (tmp & PIPECONF_COLOR_RANGE_SELECT))
8041 pipe_config->limited_color_range = true;
8042
282740f7
VS		 8043 if (INTEL_INFO(dev)->gen < 4)
8044 pipe_config->double_wide = tmp & PIPECONF_DOUBLE_WIDE;
8045
1bd1bd80
DV		 8046 intel_get_pipe_timings(crtc, pipe_config);
8047
2fa2fe9a
DV		 8048 i9xx_get_pfit_config(crtc, pipe_config);
8049
6c49f241
DV		 8050 if (INTEL_INFO(dev)->gen >= 4) {
8051 tmp = I915_READ(DPLL_MD(crtc->pipe));
8052 pipe_config->pixel_multiplier =
8053 ((tmp & DPLL_MD_UDI_MULTIPLIER_MASK)
8054 >> DPLL_MD_UDI_MULTIPLIER_SHIFT) + 1;
8bcc2795 8055 pipe_config->dpll_hw_state.dpll_md = tmp;
6c49f241
DV		 8056 } else if (IS_I945G(dev) || IS_I945GM(dev) || IS_G33(dev)) {
8057 tmp = I915_READ(DPLL(crtc->pipe));
8058 pipe_config->pixel_multiplier =
8059 ((tmp & SDVO_MULTIPLIER_MASK)
8060 >> SDVO_MULTIPLIER_SHIFT_HIRES) + 1;
8061 } else {
8062 /* Note that on i915G/GM the pixel multiplier is in the sdvo
8063 * port and will be fixed up in the encoder->get_config
8064 * function. */
8065 pipe_config->pixel_multiplier = 1;
8066 }
8bcc2795
DV		 8067 pipe_config->dpll_hw_state.dpll = I915_READ(DPLL(crtc->pipe));
8068 if (!IS_VALLEYVIEW(dev)) {
1c4e0274
VS		 8069 /*
8070 * DPLL_DVO_2X_MODE must be enabled for both DPLLs
8071 * on 830. Filter it out here so that we don't
8072 * report errors due to that.
8073 */
8074 if (IS_I830(dev))
8075 pipe_config->dpll_hw_state.dpll &= ~DPLL_DVO_2X_MODE;
8076
8bcc2795
DV		 8077 pipe_config->dpll_hw_state.fp0 = I915_READ(FP0(crtc->pipe));
8078 pipe_config->dpll_hw_state.fp1 = I915_READ(FP1(crtc->pipe));
165e901c
VS		 8079 } else {
8080 /* Mask out read-only status bits. */
8081 pipe_config->dpll_hw_state.dpll &= ~(DPLL_LOCK_VLV |
8082 DPLL_PORTC_READY_MASK |
8083 DPLL_PORTB_READY_MASK);
8bcc2795 8084 }
6c49f241 8085
70b23a98
VS		 8086 if (IS_CHERRYVIEW(dev))
8087 chv_crtc_clock_get(crtc, pipe_config);
8088 else if (IS_VALLEYVIEW(dev))
acbec814
JB		 8089 vlv_crtc_clock_get(crtc, pipe_config);
8090 else
8091 i9xx_crtc_clock_get(crtc, pipe_config);
18442d08 8092
0f64614d
VS		 8093 /*
8094 * Normally the dotclock is filled in by the encoder .get_config()
8095 * but in case the pipe is enabled w/o any ports we need a sane
8096 * default.
8097 */
8098 pipe_config->base.adjusted_mode.crtc_clock =
8099 pipe_config->port_clock / pipe_config->pixel_multiplier;
8100
0e8ffe1b
DV		 8101 return true;
8102}
8103
dde86e2d 8104static void ironlake_init_pch_refclk(struct drm_device *dev)
13d83a67
JB		 8105{
8106 struct drm_i915_private *dev_priv = dev->dev_private;
13d83a67 8107 struct intel_encoder *encoder;
74cfd7ac 8108 u32 val, final;
13d83a67 8109 bool has_lvds = false;
199e5d79 8110 bool has_cpu_edp = false;
199e5d79 8111 bool has_panel = false;
99eb6a01
KP		 8112 bool has_ck505 = false;
8113 bool can_ssc = false;
13d83a67
JB		 8114
8115 /* We need to take the global config into account */
b2784e15 8116 for_each_intel_encoder(dev, encoder) {
199e5d79
KP		 8117 switch (encoder->type) {
8118 case INTEL_OUTPUT_LVDS:
8119 has_panel = true;
8120 has_lvds = true;
8121 break;
8122 case INTEL_OUTPUT_EDP:
8123 has_panel = true;
2de6905f 8124 if (enc_to_dig_port(&encoder->base)->port == PORT_A)
199e5d79
KP		 8125 has_cpu_edp = true;
8126 break;
6847d71b
PZ		 8127 default:
8128 break;
13d83a67
JB		 8129 }
8130 }
8131
99eb6a01 8132 if (HAS_PCH_IBX(dev)) {
41aa3448 8133 has_ck505 = dev_priv->vbt.display_clock_mode;
99eb6a01
KP		 8134 can_ssc = has_ck505;
8135 } else {
8136 has_ck505 = false;
8137 can_ssc = true;
8138 }
8139
2de6905f
ID		 8140 DRM_DEBUG_KMS("has_panel %d has_lvds %d has_ck505 %d\n",
8141 has_panel, has_lvds, has_ck505);
13d83a67
JB		 8142
8143 /* Ironlake: try to setup display ref clock before DPLL
8144 * enabling. This is only under driver's control after
8145 * PCH B stepping, previous chipset stepping should be
8146 * ignoring this setting.
8147 */
74cfd7ac
CW		 8148 val = I915_READ(PCH_DREF_CONTROL);
8149
8150 /* As we must carefully and slowly disable/enable each source in turn,
8151 * compute the final state we want first and check if we need to
8152 * make any changes at all.
8153 */
8154 final = val;
8155 final &= ~DREF_NONSPREAD_SOURCE_MASK;
8156 if (has_ck505)
8157 final |= DREF_NONSPREAD_CK505_ENABLE;
8158 else
8159 final |= DREF_NONSPREAD_SOURCE_ENABLE;
8160
8161 final &= ~DREF_SSC_SOURCE_MASK;
8162 final &= ~DREF_CPU_SOURCE_OUTPUT_MASK;
8163 final &= ~DREF_SSC1_ENABLE;
8164
8165 if (has_panel) {
8166 final |= DREF_SSC_SOURCE_ENABLE;
8167
8168 if (intel_panel_use_ssc(dev_priv) && can_ssc)
8169 final |= DREF_SSC1_ENABLE;
8170
8171 if (has_cpu_edp) {
8172 if (intel_panel_use_ssc(dev_priv) && can_ssc)
8173 final |= DREF_CPU_SOURCE_OUTPUT_DOWNSPREAD;
8174 else
8175 final |= DREF_CPU_SOURCE_OUTPUT_NONSPREAD;
8176 } else
8177 final |= DREF_CPU_SOURCE_OUTPUT_DISABLE;
8178 } else {
8179 final |= DREF_SSC_SOURCE_DISABLE;
8180 final |= DREF_CPU_SOURCE_OUTPUT_DISABLE;
8181 }
8182
8183 if (final == val)
8184 return;
8185
13d83a67 8186 /* Always enable nonspread source */
74cfd7ac 8187 val &= ~DREF_NONSPREAD_SOURCE_MASK;
13d83a67 8188
99eb6a01 8189 if (has_ck505)
74cfd7ac 8190 val |= DREF_NONSPREAD_CK505_ENABLE;
99eb6a01 8191 else
74cfd7ac 8192 val |= DREF_NONSPREAD_SOURCE_ENABLE;
13d83a67 8193
199e5d79 8194 if (has_panel) {
74cfd7ac
CW		 8195 val &= ~DREF_SSC_SOURCE_MASK;
8196 val |= DREF_SSC_SOURCE_ENABLE;
13d83a67 8197
199e5d79 8198 /* SSC must be turned on before enabling the CPU output */
99eb6a01 8199 if (intel_panel_use_ssc(dev_priv) && can_ssc) {
199e5d79 8200 DRM_DEBUG_KMS("Using SSC on panel\n");
74cfd7ac 8201 val |= DREF_SSC1_ENABLE;
e77166b5 8202 } else
74cfd7ac 8203 val &= ~DREF_SSC1_ENABLE;
199e5d79
KP		 8204
8205 /* Get SSC going before enabling the outputs */
74cfd7ac 8206 I915_WRITE(PCH_DREF_CONTROL, val);
199e5d79
KP		 8207 POSTING_READ(PCH_DREF_CONTROL);
8208 udelay(200);
8209
74cfd7ac 8210 val &= ~DREF_CPU_SOURCE_OUTPUT_MASK;
13d83a67
JB		 8211
8212 /* Enable CPU source on CPU attached eDP */
199e5d79 8213 if (has_cpu_edp) {
99eb6a01 8214 if (intel_panel_use_ssc(dev_priv) && can_ssc) {
199e5d79 8215 DRM_DEBUG_KMS("Using SSC on eDP\n");
74cfd7ac 8216 val |= DREF_CPU_SOURCE_OUTPUT_DOWNSPREAD;
eba905b2 8217 } else
74cfd7ac 8218 val |= DREF_CPU_SOURCE_OUTPUT_NONSPREAD;
199e5d79 8219 } else
74cfd7ac 8220 val |= DREF_CPU_SOURCE_OUTPUT_DISABLE;
199e5d79 8221
74cfd7ac 8222 I915_WRITE(PCH_DREF_CONTROL, val);
199e5d79
KP		 8223 POSTING_READ(PCH_DREF_CONTROL);
8224 udelay(200);
8225 } else {
8226 DRM_DEBUG_KMS("Disabling SSC entirely\n");
8227
74cfd7ac 8228 val &= ~DREF_CPU_SOURCE_OUTPUT_MASK;
199e5d79
KP		 8229
8230 /* Turn off CPU output */
74cfd7ac 8231 val |= DREF_CPU_SOURCE_OUTPUT_DISABLE;
199e5d79 8232
74cfd7ac 8233 I915_WRITE(PCH_DREF_CONTROL, val);
199e5d79
KP		 8234 POSTING_READ(PCH_DREF_CONTROL);
8235 udelay(200);
8236
8237 /* Turn off the SSC source */
74cfd7ac
CW		 8238 val &= ~DREF_SSC_SOURCE_MASK;
8239 val |= DREF_SSC_SOURCE_DISABLE;
199e5d79
KP		 8240
8241 /* Turn off SSC1 */
74cfd7ac 8242 val &= ~DREF_SSC1_ENABLE;
199e5d79 8243
74cfd7ac 8244 I915_WRITE(PCH_DREF_CONTROL, val);
13d83a67
JB		 8245 POSTING_READ(PCH_DREF_CONTROL);
8246 udelay(200);
8247 }
74cfd7ac
CW		 8248
8249 BUG_ON(val != final);
13d83a67
JB		 8250}
8251
f31f2d55 8252static void lpt_reset_fdi_mphy(struct drm_i915_private *dev_priv)
dde86e2d 8253{
f31f2d55 8254 uint32_t tmp;
dde86e2d 8255
0ff066a9
PZ		 8256 tmp = I915_READ(SOUTH_CHICKEN2);
8257 tmp |= FDI_MPHY_IOSFSB_RESET_CTL;
8258 I915_WRITE(SOUTH_CHICKEN2, tmp);
dde86e2d 8259
0ff066a9
PZ		 8260 if (wait_for_atomic_us(I915_READ(SOUTH_CHICKEN2) &
8261 FDI_MPHY_IOSFSB_RESET_STATUS, 100))
8262 DRM_ERROR("FDI mPHY reset assert timeout\n");
dde86e2d 8263
0ff066a9
PZ		 8264 tmp = I915_READ(SOUTH_CHICKEN2);
8265 tmp &= ~FDI_MPHY_IOSFSB_RESET_CTL;
8266 I915_WRITE(SOUTH_CHICKEN2, tmp);
dde86e2d 8267
0ff066a9
PZ		 8268 if (wait_for_atomic_us((I915_READ(SOUTH_CHICKEN2) &
8269 FDI_MPHY_IOSFSB_RESET_STATUS) == 0, 100))
8270 DRM_ERROR("FDI mPHY reset de-assert timeout\n");
f31f2d55
PZ		 8271}
8272
8273/* WaMPhyProgramming:hsw */
8274static void lpt_program_fdi_mphy(struct drm_i915_private *dev_priv)
8275{
8276 uint32_t tmp;
dde86e2d
PZ		 8277
8278 tmp = intel_sbi_read(dev_priv, 0x8008, SBI_MPHY);
8279 tmp &= ~(0xFF << 24);
8280 tmp |= (0x12 << 24);
8281 intel_sbi_write(dev_priv, 0x8008, tmp, SBI_MPHY);
8282
dde86e2d
PZ		 8283 tmp = intel_sbi_read(dev_priv, 0x2008, SBI_MPHY);
8284 tmp |= (1 << 11);
8285 intel_sbi_write(dev_priv, 0x2008, tmp, SBI_MPHY);
8286
8287 tmp = intel_sbi_read(dev_priv, 0x2108, SBI_MPHY);
8288 tmp |= (1 << 11);
8289 intel_sbi_write(dev_priv, 0x2108, tmp, SBI_MPHY);
8290
dde86e2d
PZ		 8291 tmp = intel_sbi_read(dev_priv, 0x206C, SBI_MPHY);
8292 tmp |= (1 << 24) | (1 << 21) | (1 << 18);
8293 intel_sbi_write(dev_priv, 0x206C, tmp, SBI_MPHY);
8294
8295 tmp = intel_sbi_read(dev_priv, 0x216C, SBI_MPHY);
8296 tmp |= (1 << 24) | (1 << 21) | (1 << 18);
8297 intel_sbi_write(dev_priv, 0x216C, tmp, SBI_MPHY);
8298
0ff066a9
PZ		 8299 tmp = intel_sbi_read(dev_priv, 0x2080, SBI_MPHY);
8300 tmp &= ~(7 << 13);
8301 tmp |= (5 << 13);
8302 intel_sbi_write(dev_priv, 0x2080, tmp, SBI_MPHY);
dde86e2d 8303
0ff066a9
PZ		 8304 tmp = intel_sbi_read(dev_priv, 0x2180, SBI_MPHY);
8305 tmp &= ~(7 << 13);
8306 tmp |= (5 << 13);
8307 intel_sbi_write(dev_priv, 0x2180, tmp, SBI_MPHY);
dde86e2d
PZ		 8308
8309 tmp = intel_sbi_read(dev_priv, 0x208C, SBI_MPHY);
8310 tmp &= ~0xFF;
8311 tmp |= 0x1C;
8312 intel_sbi_write(dev_priv, 0x208C, tmp, SBI_MPHY);
8313
8314 tmp = intel_sbi_read(dev_priv, 0x218C, SBI_MPHY);
8315 tmp &= ~0xFF;
8316 tmp |= 0x1C;
8317 intel_sbi_write(dev_priv, 0x218C, tmp, SBI_MPHY);
8318
8319 tmp = intel_sbi_read(dev_priv, 0x2098, SBI_MPHY);
8320 tmp &= ~(0xFF << 16);
8321 tmp |= (0x1C << 16);
8322 intel_sbi_write(dev_priv, 0x2098, tmp, SBI_MPHY);
8323
8324 tmp = intel_sbi_read(dev_priv, 0x2198, SBI_MPHY);
8325 tmp &= ~(0xFF << 16);
8326 tmp |= (0x1C << 16);
8327 intel_sbi_write(dev_priv, 0x2198, tmp, SBI_MPHY);
8328
0ff066a9
PZ		 8329 tmp = intel_sbi_read(dev_priv, 0x20C4, SBI_MPHY);
8330 tmp |= (1 << 27);
8331 intel_sbi_write(dev_priv, 0x20C4, tmp, SBI_MPHY);
dde86e2d 8332
0ff066a9
PZ		 8333 tmp = intel_sbi_read(dev_priv, 0x21C4, SBI_MPHY);
8334 tmp |= (1 << 27);
8335 intel_sbi_write(dev_priv, 0x21C4, tmp, SBI_MPHY);
dde86e2d 8336
0ff066a9
PZ		 8337 tmp = intel_sbi_read(dev_priv, 0x20EC, SBI_MPHY);
8338 tmp &= ~(0xF << 28);
8339 tmp |= (4 << 28);
8340 intel_sbi_write(dev_priv, 0x20EC, tmp, SBI_MPHY);
dde86e2d 8341
0ff066a9
PZ		 8342 tmp = intel_sbi_read(dev_priv, 0x21EC, SBI_MPHY);
8343 tmp &= ~(0xF << 28);
8344 tmp |= (4 << 28);
8345 intel_sbi_write(dev_priv, 0x21EC, tmp, SBI_MPHY);
f31f2d55
PZ		 8346}
8347
2fa86a1f
PZ		 8348/* Implements 3 different sequences from BSpec chapter "Display iCLK
8349 * Programming" based on the parameters passed:
8350 * - Sequence to enable CLKOUT_DP
8351 * - Sequence to enable CLKOUT_DP without spread
8352 * - Sequence to enable CLKOUT_DP for FDI usage and configure PCH FDI I/O
8353 */
8354static void lpt_enable_clkout_dp(struct drm_device *dev, bool with_spread,
8355 bool with_fdi)
f31f2d55
PZ		 8356{
8357 struct drm_i915_private *dev_priv = dev->dev_private;
2fa86a1f
PZ		 8358 uint32_t reg, tmp;
8359
8360 if (WARN(with_fdi && !with_spread, "FDI requires downspread\n"))
8361 with_spread = true;
c2699524 8362 if (WARN(HAS_PCH_LPT_LP(dev) && with_fdi, "LP PCH doesn't have FDI\n"))
2fa86a1f 8363 with_fdi = false;
f31f2d55 8364
a580516d 8365 mutex_lock(&dev_priv->sb_lock);
f31f2d55
PZ		 8366
8367 tmp = intel_sbi_read(dev_priv, SBI_SSCCTL, SBI_ICLK);
8368 tmp &= ~SBI_SSCCTL_DISABLE;
8369 tmp |= SBI_SSCCTL_PATHALT;
8370 intel_sbi_write(dev_priv, SBI_SSCCTL, tmp, SBI_ICLK);
8371
8372 udelay(24);
8373
2fa86a1f
PZ		 8374 if (with_spread) {
8375 tmp = intel_sbi_read(dev_priv, SBI_SSCCTL, SBI_ICLK);
8376 tmp &= ~SBI_SSCCTL_PATHALT;
8377 intel_sbi_write(dev_priv, SBI_SSCCTL, tmp, SBI_ICLK);
f31f2d55 8378
2fa86a1f
PZ		 8379 if (with_fdi) {
8380 lpt_reset_fdi_mphy(dev_priv);
8381 lpt_program_fdi_mphy(dev_priv);
8382 }
8383 }
dde86e2d 8384
c2699524 8385 reg = HAS_PCH_LPT_LP(dev) ? SBI_GEN0 : SBI_DBUFF0;
2fa86a1f
PZ		 8386 tmp = intel_sbi_read(dev_priv, reg, SBI_ICLK);
8387 tmp |= SBI_GEN0_CFG_BUFFENABLE_DISABLE;
8388 intel_sbi_write(dev_priv, reg, tmp, SBI_ICLK);
c00db246 8389
a580516d 8390 mutex_unlock(&dev_priv->sb_lock);
dde86e2d
PZ		 8391}
8392
47701c3b
PZ		 8393/* Sequence to disable CLKOUT_DP */
8394static void lpt_disable_clkout_dp(struct drm_device *dev)
8395{
8396 struct drm_i915_private *dev_priv = dev->dev_private;
8397 uint32_t reg, tmp;
8398
a580516d 8399 mutex_lock(&dev_priv->sb_lock);
47701c3b 8400
c2699524 8401 reg = HAS_PCH_LPT_LP(dev) ? SBI_GEN0 : SBI_DBUFF0;
47701c3b
PZ		 8402 tmp = intel_sbi_read(dev_priv, reg, SBI_ICLK);
8403 tmp &= ~SBI_GEN0_CFG_BUFFENABLE_DISABLE;
8404 intel_sbi_write(dev_priv, reg, tmp, SBI_ICLK);
8405
8406 tmp = intel_sbi_read(dev_priv, SBI_SSCCTL, SBI_ICLK);
8407 if (!(tmp & SBI_SSCCTL_DISABLE)) {
8408 if (!(tmp & SBI_SSCCTL_PATHALT)) {
8409 tmp |= SBI_SSCCTL_PATHALT;
8410 intel_sbi_write(dev_priv, SBI_SSCCTL, tmp, SBI_ICLK);
8411 udelay(32);
8412 }
8413 tmp |= SBI_SSCCTL_DISABLE;
8414 intel_sbi_write(dev_priv, SBI_SSCCTL, tmp, SBI_ICLK);
8415 }
8416
a580516d 8417 mutex_unlock(&dev_priv->sb_lock);
47701c3b
PZ		 8418}
8419
bf8fa3d3
PZ		 8420static void lpt_init_pch_refclk(struct drm_device *dev)
8421{
bf8fa3d3
PZ		 8422 struct intel_encoder *encoder;
8423 bool has_vga = false;
8424
b2784e15 8425 for_each_intel_encoder(dev, encoder) {
bf8fa3d3
PZ		 8426 switch (encoder->type) {
8427 case INTEL_OUTPUT_ANALOG:
8428 has_vga = true;
8429 break;
6847d71b
PZ		 8430 default:
8431 break;
bf8fa3d3
PZ		 8432 }
8433 }
8434
47701c3b
PZ		 8435 if (has_vga)
8436 lpt_enable_clkout_dp(dev, true, true);
8437 else
8438 lpt_disable_clkout_dp(dev);
bf8fa3d3
PZ		 8439}
8440
dde86e2d
PZ		 8441/*
8442 * Initialize reference clocks when the driver loads
8443 */
8444void intel_init_pch_refclk(struct drm_device *dev)
8445{
8446 if (HAS_PCH_IBX(dev) || HAS_PCH_CPT(dev))
8447 ironlake_init_pch_refclk(dev);
8448 else if (HAS_PCH_LPT(dev))
8449 lpt_init_pch_refclk(dev);
8450}
8451
55bb9992 8452static int ironlake_get_refclk(struct intel_crtc_state *crtc_state)
d9d444cb 8453{
55bb9992 8454 struct drm_device *dev = crtc_state->base.crtc->dev;
d9d444cb 8455 struct drm_i915_private *dev_priv = dev->dev_private;
55bb9992 8456 struct drm_atomic_state *state = crtc_state->base.state;
da3ced29 8457 struct drm_connector *connector;
55bb9992 8458 struct drm_connector_state *connector_state;
d9d444cb 8459 struct intel_encoder *encoder;
55bb9992 8460 int num_connectors = 0, i;
d9d444cb
JB		 8461 bool is_lvds = false;
8462
da3ced29 8463 for_each_connector_in_state(state, connector, connector_state, i) {
55bb9992
ACO		 8464 if (connector_state->crtc != crtc_state->base.crtc)
8465 continue;
8466
8467 encoder = to_intel_encoder(connector_state->best_encoder);
8468
d9d444cb
JB		 8469 switch (encoder->type) {
8470 case INTEL_OUTPUT_LVDS:
8471 is_lvds = true;
8472 break;
6847d71b
PZ		 8473 default:
8474 break;
d9d444cb
JB		 8475 }
8476 num_connectors++;
8477 }
8478
8479 if (is_lvds && intel_panel_use_ssc(dev_priv) && num_connectors < 2) {
e91e941b 8480 DRM_DEBUG_KMS("using SSC reference clock of %d kHz\n",
41aa3448 8481 dev_priv->vbt.lvds_ssc_freq);
e91e941b 8482 return dev_priv->vbt.lvds_ssc_freq;
d9d444cb
JB		 8483 }
8484
8485 return 120000;
8486}
8487
6ff93609 8488static void ironlake_set_pipeconf(struct drm_crtc *crtc)
79e53945 8489{
c8203565 8490 struct drm_i915_private *dev_priv = crtc->dev->dev_private;
79e53945
JB		 8491 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
8492 int pipe = intel_crtc->pipe;
c8203565
PZ		 8493 uint32_t val;
8494
78114071 8495 val = 0;
c8203565 8496
6e3c9717 8497 switch (intel_crtc->config->pipe_bpp) {
c8203565 8498 case 18:
dfd07d72 8499 val |= PIPECONF_6BPC;
c8203565
PZ		 8500 break;
8501 case 24:
dfd07d72 8502 val |= PIPECONF_8BPC;
c8203565
PZ		 8503 break;
8504 case 30:
dfd07d72 8505 val |= PIPECONF_10BPC;
c8203565
PZ		 8506 break;
8507 case 36:
dfd07d72 8508 val |= PIPECONF_12BPC;
c8203565
PZ		 8509 break;
8510 default:
cc769b62
PZ		 8511 /* Case prevented by intel_choose_pipe_bpp_dither. */
8512 BUG();
c8203565
PZ		 8513 }
8514
6e3c9717 8515 if (intel_crtc->config->dither)
c8203565
PZ		 8516 val |= (PIPECONF_DITHER_EN | PIPECONF_DITHER_TYPE_SP);
8517
6e3c9717 8518 if (intel_crtc->config->base.adjusted_mode.flags & DRM_MODE_FLAG_INTERLACE)
c8203565
PZ		 8519 val |= PIPECONF_INTERLACED_ILK;
8520 else
8521 val |= PIPECONF_PROGRESSIVE;
8522
6e3c9717 8523 if (intel_crtc->config->limited_color_range)
3685a8f3 8524 val |= PIPECONF_COLOR_RANGE_SELECT;
3685a8f3 8525
c8203565
PZ		 8526 I915_WRITE(PIPECONF(pipe), val);
8527 POSTING_READ(PIPECONF(pipe));
8528}
8529
86d3efce
VS		 8530/*
8531 * Set up the pipe CSC unit.
8532 *
8533 * Currently only full range RGB to limited range RGB conversion
8534 * is supported, but eventually this should handle various
8535 * RGB<->YCbCr scenarios as well.
8536 */
50f3b016 8537static void intel_set_pipe_csc(struct drm_crtc *crtc)
86d3efce
VS		 8538{
8539 struct drm_device *dev = crtc->dev;
8540 struct drm_i915_private *dev_priv = dev->dev_private;
8541 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
8542 int pipe = intel_crtc->pipe;
8543 uint16_t coeff = 0x7800; /* 1.0 */
8544
8545 /*
8546 * TODO: Check what kind of values actually come out of the pipe
8547 * with these coeff/postoff values and adjust to get the best
8548 * accuracy. Perhaps we even need to take the bpc value into
8549 * consideration.
8550 */
8551
6e3c9717 8552 if (intel_crtc->config->limited_color_range)
86d3efce
VS		 8553 coeff = ((235 - 16) * (1 << 12) / 255) & 0xff8; /* 0.xxx... */
8554
8555 /*
8556 * GY/GU and RY/RU should be the other way around according
8557 * to BSpec, but reality doesn't agree. Just set them up in
8558 * a way that results in the correct picture.
8559 */
8560 I915_WRITE(PIPE_CSC_COEFF_RY_GY(pipe), coeff << 16);
8561 I915_WRITE(PIPE_CSC_COEFF_BY(pipe), 0);
8562
8563 I915_WRITE(PIPE_CSC_COEFF_RU_GU(pipe), coeff);
8564 I915_WRITE(PIPE_CSC_COEFF_BU(pipe), 0);
8565
8566 I915_WRITE(PIPE_CSC_COEFF_RV_GV(pipe), 0);
8567 I915_WRITE(PIPE_CSC_COEFF_BV(pipe), coeff << 16);
8568
8569 I915_WRITE(PIPE_CSC_PREOFF_HI(pipe), 0);
8570 I915_WRITE(PIPE_CSC_PREOFF_ME(pipe), 0);
8571 I915_WRITE(PIPE_CSC_PREOFF_LO(pipe), 0);
8572
8573 if (INTEL_INFO(dev)->gen > 6) {
8574 uint16_t postoff = 0;
8575
6e3c9717 8576 if (intel_crtc->config->limited_color_range)
32cf0cb0 8577 postoff = (16 * (1 << 12) / 255) & 0x1fff;
86d3efce
VS		 8578
8579 I915_WRITE(PIPE_CSC_POSTOFF_HI(pipe), postoff);
8580 I915_WRITE(PIPE_CSC_POSTOFF_ME(pipe), postoff);
8581 I915_WRITE(PIPE_CSC_POSTOFF_LO(pipe), postoff);
8582
8583 I915_WRITE(PIPE_CSC_MODE(pipe), 0);
8584 } else {
8585 uint32_t mode = CSC_MODE_YUV_TO_RGB;
8586
6e3c9717 8587 if (intel_crtc->config->limited_color_range)
86d3efce
VS		 8588 mode |= CSC_BLACK_SCREEN_OFFSET;
8589
8590 I915_WRITE(PIPE_CSC_MODE(pipe), mode);
8591 }
8592}
8593
6ff93609 8594static void haswell_set_pipeconf(struct drm_crtc *crtc)
ee2b0b38 8595{
756f85cf
PZ		 8596 struct drm_device *dev = crtc->dev;
8597 struct drm_i915_private *dev_priv = dev->dev_private;
ee2b0b38 8598 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
756f85cf 8599 enum pipe pipe = intel_crtc->pipe;
6e3c9717 8600 enum transcoder cpu_transcoder = intel_crtc->config->cpu_transcoder;
ee2b0b38
PZ		 8601 uint32_t val;
8602
3eff4faa 8603 val = 0;
ee2b0b38 8604
6e3c9717 8605 if (IS_HASWELL(dev) && intel_crtc->config->dither)
ee2b0b38
PZ		 8606 val |= (PIPECONF_DITHER_EN | PIPECONF_DITHER_TYPE_SP);
8607
6e3c9717 8608 if (intel_crtc->config->base.adjusted_mode.flags & DRM_MODE_FLAG_INTERLACE)
ee2b0b38
PZ		 8609 val |= PIPECONF_INTERLACED_ILK;
8610 else
8611 val |= PIPECONF_PROGRESSIVE;
8612
702e7a56
PZ		 8613 I915_WRITE(PIPECONF(cpu_transcoder), val);
8614 POSTING_READ(PIPECONF(cpu_transcoder));
3eff4faa
DV		 8615
8616 I915_WRITE(GAMMA_MODE(intel_crtc->pipe), GAMMA_MODE_MODE_8BIT);
8617 POSTING_READ(GAMMA_MODE(intel_crtc->pipe));
756f85cf 8618
3cdf122c 8619 if (IS_BROADWELL(dev) || INTEL_INFO(dev)->gen >= 9) {
756f85cf
PZ		 8620 val = 0;
8621
6e3c9717 8622 switch (intel_crtc->config->pipe_bpp) {
756f85cf
PZ		 8623 case 18:
8624 val |= PIPEMISC_DITHER_6_BPC;
8625 break;
8626 case 24:
8627 val |= PIPEMISC_DITHER_8_BPC;
8628 break;
8629 case 30:
8630 val |= PIPEMISC_DITHER_10_BPC;
8631 break;
8632 case 36:
8633 val |= PIPEMISC_DITHER_12_BPC;
8634 break;
8635 default:
8636 /* Case prevented by pipe_config_set_bpp. */
8637 BUG();
8638 }
8639
6e3c9717 8640 if (intel_crtc->config->dither)
756f85cf
PZ		 8641 val |= PIPEMISC_DITHER_ENABLE | PIPEMISC_DITHER_TYPE_SP;
8642
8643 I915_WRITE(PIPEMISC(pipe), val);
8644 }
ee2b0b38
PZ		 8645}
8646
6591c6e4 8647static bool ironlake_compute_clocks(struct drm_crtc *crtc,
190f68c5 8648 struct intel_crtc_state *crtc_state,
6591c6e4
PZ		 8649 intel_clock_t *clock,
8650 bool *has_reduced_clock,
8651 intel_clock_t *reduced_clock)
8652{
8653 struct drm_device *dev = crtc->dev;
8654 struct drm_i915_private *dev_priv = dev->dev_private;
6591c6e4 8655 int refclk;
d4906093 8656 const intel_limit_t *limit;
c329a4ec 8657 bool ret;
79e53945 8658
55bb9992 8659 refclk = ironlake_get_refclk(crtc_state);
79e53945 8660
d4906093
ML		 8661 /*
8662 * Returns a set of divisors for the desired target clock with the given
8663 * refclk, or FALSE. The returned values represent the clock equation:
8664 * reflck * (5 * (m1 + 2) + (m2 + 2)) / (n + 2) / p1 / p2.
8665 */
a93e255f
ACO		 8666 limit = intel_limit(crtc_state, refclk);
8667 ret = dev_priv->display.find_dpll(limit, crtc_state,
190f68c5 8668 crtc_state->port_clock,
ee9300bb 8669 refclk, NULL, clock);
6591c6e4
PZ		 8670 if (!ret)
8671 return false;
cda4b7d3 8672
6591c6e4
PZ		 8673 return true;
8674}
8675
d4b1931c
PZ		 8676int ironlake_get_lanes_required(int target_clock, int link_bw, int bpp)
8677{
8678 /*
8679 * Account for spread spectrum to avoid
8680 * oversubscribing the link. Max center spread
8681 * is 2.5%; use 5% for safety's sake.
8682 */
8683 u32 bps = target_clock * bpp * 21 / 20;
619d4d04 8684 return DIV_ROUND_UP(bps, link_bw * 8);
d4b1931c
PZ		 8685}
8686
7429e9d4 8687static bool ironlake_needs_fb_cb_tune(struct dpll *dpll, int factor)
6cf86a5e 8688{
7429e9d4 8689 return i9xx_dpll_compute_m(dpll) < factor * dpll->n;
f48d8f23
PZ		 8690}
8691
de13a2e3 8692static uint32_t ironlake_compute_dpll(struct intel_crtc *intel_crtc,
190f68c5 8693 struct intel_crtc_state *crtc_state,
7429e9d4 8694 u32 *fp,
9a7c7890 8695 intel_clock_t *reduced_clock, u32 *fp2)
79e53945 8696{
de13a2e3 8697 struct drm_crtc *crtc = &intel_crtc->base;
79e53945
JB		 8698 struct drm_device *dev = crtc->dev;
8699 struct drm_i915_private *dev_priv = dev->dev_private;
55bb9992 8700 struct drm_atomic_state *state = crtc_state->base.state;
da3ced29 8701 struct drm_connector *connector;
55bb9992
ACO		 8702 struct drm_connector_state *connector_state;
8703 struct intel_encoder *encoder;
de13a2e3 8704 uint32_t dpll;
55bb9992 8705 int factor, num_connectors = 0, i;
09ede541 8706 bool is_lvds = false, is_sdvo = false;
79e53945 8707
da3ced29 8708 for_each_connector_in_state(state, connector, connector_state, i) {
55bb9992
ACO		 8709 if (connector_state->crtc != crtc_state->base.crtc)
8710 continue;
8711
8712 encoder = to_intel_encoder(connector_state->best_encoder);
8713
8714 switch (encoder->type) {
79e53945
JB		 8715 case INTEL_OUTPUT_LVDS:
8716 is_lvds = true;
8717 break;
8718 case INTEL_OUTPUT_SDVO:
7d57382e 8719 case INTEL_OUTPUT_HDMI:
79e53945 8720 is_sdvo = true;
79e53945 8721 break;
6847d71b
PZ		 8722 default:
8723 break;
79e53945 8724 }
43565a06 8725
c751ce4f 8726 num_connectors++;
79e53945 8727 }
79e53945 8728
c1858123 8729 /* Enable autotuning of the PLL clock (if permissible) */
8febb297
EA		 8730 factor = 21;
8731 if (is_lvds) {
8732 if ((intel_panel_use_ssc(dev_priv) &&
e91e941b 8733 dev_priv->vbt.lvds_ssc_freq == 100000) ||
f0b44056 8734 (HAS_PCH_IBX(dev) && intel_is_dual_link_lvds(dev)))
8febb297 8735 factor = 25;
190f68c5 8736 } else if (crtc_state->sdvo_tv_clock)
8febb297 8737 factor = 20;
c1858123 8738
190f68c5 8739 if (ironlake_needs_fb_cb_tune(&crtc_state->dpll, factor))
7d0ac5b7 8740 *fp |= FP_CB_TUNE;
2c07245f 8741
9a7c7890
DV		 8742 if (fp2 && (reduced_clock->m < factor * reduced_clock->n))
8743 *fp2 |= FP_CB_TUNE;
8744
5eddb70b 8745 dpll = 0;
2c07245f 8746
a07d6787
EA		 8747 if (is_lvds)
8748 dpll |= DPLLB_MODE_LVDS;
8749 else
8750 dpll |= DPLLB_MODE_DAC_SERIAL;
198a037f 8751
190f68c5 8752 dpll |= (crtc_state->pixel_multiplier - 1)
ef1b460d 8753 << PLL_REF_SDVO_HDMI_MULTIPLIER_SHIFT;
198a037f
DV		 8754
8755 if (is_sdvo)
4a33e48d 8756 dpll |= DPLL_SDVO_HIGH_SPEED;
190f68c5 8757 if (crtc_state->has_dp_encoder)
4a33e48d 8758 dpll |= DPLL_SDVO_HIGH_SPEED;
79e53945 8759
a07d6787 8760 /* compute bitmask from p1 value */
190f68c5 8761 dpll |= (1 << (crtc_state->dpll.p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT;
a07d6787 8762 /* also FPA1 */
190f68c5 8763 dpll |= (1 << (crtc_state->dpll.p1 - 1)) << DPLL_FPA1_P1_POST_DIV_SHIFT;
a07d6787 8764
190f68c5 8765 switch (crtc_state->dpll.p2) {
a07d6787
EA		 8766 case 5:
8767 dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_5;
8768 break;
8769 case 7:
8770 dpll |= DPLLB_LVDS_P2_CLOCK_DIV_7;
8771 break;
8772 case 10:
8773 dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_10;
8774 break;
8775 case 14:
8776 dpll |= DPLLB_LVDS_P2_CLOCK_DIV_14;
8777 break;
79e53945
JB		 8778 }
8779
b4c09f3b 8780 if (is_lvds && intel_panel_use_ssc(dev_priv) && num_connectors < 2)
43565a06 8781 dpll |= PLLB_REF_INPUT_SPREADSPECTRUMIN;
79e53945
JB		 8782 else
8783 dpll |= PLL_REF_INPUT_DREFCLK;
8784
959e16d6 8785 return dpll | DPLL_VCO_ENABLE;
de13a2e3
PZ		 8786}
8787
190f68c5
ACO		 8788static int ironlake_crtc_compute_clock(struct intel_crtc *crtc,
8789 struct intel_crtc_state *crtc_state)
de13a2e3 8790{
c7653199 8791 struct drm_device *dev = crtc->base.dev;
de13a2e3 8792 intel_clock_t clock, reduced_clock;
cbbab5bd 8793 u32 dpll = 0, fp = 0, fp2 = 0;
e2f12b07 8794 bool ok, has_reduced_clock = false;
8b47047b 8795 bool is_lvds = false;
e2b78267 8796 struct intel_shared_dpll *pll;
de13a2e3 8797
dd3cd74a
ACO		 8798 memset(&crtc_state->dpll_hw_state, 0,
8799 sizeof(crtc_state->dpll_hw_state));
8800
409ee761 8801 is_lvds = intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS);
79e53945 8802
5dc5298b
PZ		 8803 WARN(!(HAS_PCH_IBX(dev) || HAS_PCH_CPT(dev)),
8804 "Unexpected PCH type %d\n", INTEL_PCH_TYPE(dev));
a07d6787 8805
190f68c5 8806 ok = ironlake_compute_clocks(&crtc->base, crtc_state, &clock,
de13a2e3 8807 &has_reduced_clock, &reduced_clock);
190f68c5 8808 if (!ok && !crtc_state->clock_set) {
de13a2e3
PZ		 8809 DRM_ERROR("Couldn't find PLL settings for mode!\n");
8810 return -EINVAL;
79e53945 8811 }
f47709a9 8812 /* Compat-code for transition, will disappear. */
190f68c5
ACO		 8813 if (!crtc_state->clock_set) {
8814 crtc_state->dpll.n = clock.n;
8815 crtc_state->dpll.m1 = clock.m1;
8816 crtc_state->dpll.m2 = clock.m2;
8817 crtc_state->dpll.p1 = clock.p1;
8818 crtc_state->dpll.p2 = clock.p2;
f47709a9 8819 }
79e53945 8820
5dc5298b 8821 /* CPU eDP is the only output that doesn't need a PCH PLL of its own. */
190f68c5
ACO		 8822 if (crtc_state->has_pch_encoder) {
8823 fp = i9xx_dpll_compute_fp(&crtc_state->dpll);
cbbab5bd 8824 if (has_reduced_clock)
7429e9d4 8825 fp2 = i9xx_dpll_compute_fp(&reduced_clock);
cbbab5bd 8826
190f68c5 8827 dpll = ironlake_compute_dpll(crtc, crtc_state,
cbbab5bd
DV		 8828 &fp, &reduced_clock,
8829 has_reduced_clock ? &fp2 : NULL);
8830
190f68c5
ACO		 8831 crtc_state->dpll_hw_state.dpll = dpll;
8832 crtc_state->dpll_hw_state.fp0 = fp;
66e985c0 8833 if (has_reduced_clock)
190f68c5 8834 crtc_state->dpll_hw_state.fp1 = fp2;
66e985c0 8835 else
190f68c5 8836 crtc_state->dpll_hw_state.fp1 = fp;
66e985c0 8837
190f68c5 8838 pll = intel_get_shared_dpll(crtc, crtc_state);
ee7b9f93 8839 if (pll == NULL) {
84f44ce7 8840 DRM_DEBUG_DRIVER("failed to find PLL for pipe %c\n",
c7653199 8841 pipe_name(crtc->pipe));
4b645f14
JB		 8842 return -EINVAL;
8843 }
3fb37703 8844 }
79e53945 8845
ab585dea 8846 if (is_lvds && has_reduced_clock)
c7653199 8847 crtc->lowfreq_avail = true;
bcd644e0 8848 else
c7653199 8849 crtc->lowfreq_avail = false;
e2b78267 8850
c8f7a0db 8851 return 0;
79e53945
JB		 8852}
8853
eb14cb74
VS		 8854static void intel_pch_transcoder_get_m_n(struct intel_crtc *crtc,
8855 struct intel_link_m_n *m_n)
8856{
8857 struct drm_device *dev = crtc->base.dev;
8858 struct drm_i915_private *dev_priv = dev->dev_private;
8859 enum pipe pipe = crtc->pipe;
8860
8861 m_n->link_m = I915_READ(PCH_TRANS_LINK_M1(pipe));
8862 m_n->link_n = I915_READ(PCH_TRANS_LINK_N1(pipe));
8863 m_n->gmch_m = I915_READ(PCH_TRANS_DATA_M1(pipe))
8864 & ~TU_SIZE_MASK;
8865 m_n->gmch_n = I915_READ(PCH_TRANS_DATA_N1(pipe));
8866 m_n->tu = ((I915_READ(PCH_TRANS_DATA_M1(pipe))
8867 & TU_SIZE_MASK) >> TU_SIZE_SHIFT) + 1;
8868}
8869
8870static void intel_cpu_transcoder_get_m_n(struct intel_crtc *crtc,
8871 enum transcoder transcoder,
b95af8be
VK		 8872 struct intel_link_m_n *m_n,
8873 struct intel_link_m_n *m2_n2)
72419203
DV		 8874{
8875 struct drm_device *dev = crtc->base.dev;
8876 struct drm_i915_private *dev_priv = dev->dev_private;
eb14cb74 8877 enum pipe pipe = crtc->pipe;
72419203 8878
eb14cb74
VS		 8879 if (INTEL_INFO(dev)->gen >= 5) {
8880 m_n->link_m = I915_READ(PIPE_LINK_M1(transcoder));
8881 m_n->link_n = I915_READ(PIPE_LINK_N1(transcoder));
8882 m_n->gmch_m = I915_READ(PIPE_DATA_M1(transcoder))
8883 & ~TU_SIZE_MASK;
8884 m_n->gmch_n = I915_READ(PIPE_DATA_N1(transcoder));
8885 m_n->tu = ((I915_READ(PIPE_DATA_M1(transcoder))
8886 & TU_SIZE_MASK) >> TU_SIZE_SHIFT) + 1;
b95af8be
VK		 8887 /* Read M2_N2 registers only for gen < 8 (M2_N2 available for
8888 * gen < 8) and if DRRS is supported (to make sure the
8889 * registers are not unnecessarily read).
8890 */
8891 if (m2_n2 && INTEL_INFO(dev)->gen < 8 &&
6e3c9717 8892 crtc->config->has_drrs) {
b95af8be
VK		 8893 m2_n2->link_m = I915_READ(PIPE_LINK_M2(transcoder));
8894 m2_n2->link_n = I915_READ(PIPE_LINK_N2(transcoder));
8895 m2_n2->gmch_m = I915_READ(PIPE_DATA_M2(transcoder))
8896 & ~TU_SIZE_MASK;
8897 m2_n2->gmch_n = I915_READ(PIPE_DATA_N2(transcoder));
8898 m2_n2->tu = ((I915_READ(PIPE_DATA_M2(transcoder))
8899 & TU_SIZE_MASK) >> TU_SIZE_SHIFT) + 1;
8900 }
eb14cb74
VS		 8901 } else {
8902 m_n->link_m = I915_READ(PIPE_LINK_M_G4X(pipe));
8903 m_n->link_n = I915_READ(PIPE_LINK_N_G4X(pipe));
8904 m_n->gmch_m = I915_READ(PIPE_DATA_M_G4X(pipe))
8905 & ~TU_SIZE_MASK;
8906 m_n->gmch_n = I915_READ(PIPE_DATA_N_G4X(pipe));
8907 m_n->tu = ((I915_READ(PIPE_DATA_M_G4X(pipe))
8908 & TU_SIZE_MASK) >> TU_SIZE_SHIFT) + 1;
8909 }
8910}
8911
8912void intel_dp_get_m_n(struct intel_crtc *crtc,
5cec258b 8913 struct intel_crtc_state *pipe_config)
eb14cb74 8914{
681a8504 8915 if (pipe_config->has_pch_encoder)
eb14cb74
VS		 8916 intel_pch_transcoder_get_m_n(crtc, &pipe_config->dp_m_n);
8917 else
8918 intel_cpu_transcoder_get_m_n(crtc, pipe_config->cpu_transcoder,
b95af8be
VK		 8919 &pipe_config->dp_m_n,
8920 &pipe_config->dp_m2_n2);
eb14cb74 8921}
72419203 8922
eb14cb74 8923static void ironlake_get_fdi_m_n_config(struct intel_crtc *crtc,
5cec258b 8924 struct intel_crtc_state *pipe_config)
eb14cb74
VS		 8925{
8926 intel_cpu_transcoder_get_m_n(crtc, pipe_config->cpu_transcoder,
b95af8be 8927 &pipe_config->fdi_m_n, NULL);
72419203
DV		 8928}
8929
bd2e244f 8930static void skylake_get_pfit_config(struct intel_crtc *crtc,
5cec258b 8931 struct intel_crtc_state *pipe_config)
bd2e244f
JB		 8932{
8933 struct drm_device *dev = crtc->base.dev;
8934 struct drm_i915_private *dev_priv = dev->dev_private;
a1b2278e
CK		 8935 struct intel_crtc_scaler_state *scaler_state = &pipe_config->scaler_state;
8936 uint32_t ps_ctrl = 0;
8937 int id = -1;
8938 int i;
bd2e244f 8939
a1b2278e
CK		 8940 /* find scaler attached to this pipe */
8941 for (i = 0; i < crtc->num_scalers; i++) {
8942 ps_ctrl = I915_READ(SKL_PS_CTRL(crtc->pipe, i));
8943 if (ps_ctrl & PS_SCALER_EN && !(ps_ctrl & PS_PLANE_SEL_MASK)) {
8944 id = i;
8945 pipe_config->pch_pfit.enabled = true;
8946 pipe_config->pch_pfit.pos = I915_READ(SKL_PS_WIN_POS(crtc->pipe, i));
8947 pipe_config->pch_pfit.size = I915_READ(SKL_PS_WIN_SZ(crtc->pipe, i));
8948 break;
8949 }
8950 }
bd2e244f 8951
a1b2278e
CK		 8952 scaler_state->scaler_id = id;
8953 if (id >= 0) {
8954 scaler_state->scaler_users |= (1 << SKL_CRTC_INDEX);
8955 } else {
8956 scaler_state->scaler_users &= ~(1 << SKL_CRTC_INDEX);
bd2e244f
JB		 8957 }
8958}
8959
5724dbd1
DL		 8960static void
8961skylake_get_initial_plane_config(struct intel_crtc *crtc,
8962 struct intel_initial_plane_config *plane_config)
bc8d7dff
DL		 8963{
8964 struct drm_device *dev = crtc->base.dev;
8965 struct drm_i915_private *dev_priv = dev->dev_private;
40f46283 8966 u32 val, base, offset, stride_mult, tiling;
bc8d7dff
DL		 8967 int pipe = crtc->pipe;
8968 int fourcc, pixel_format;
6761dd31 8969 unsigned int aligned_height;
bc8d7dff 8970 struct drm_framebuffer *fb;
1b842c89 8971 struct intel_framebuffer *intel_fb;
bc8d7dff 8972
d9806c9f 8973 intel_fb = kzalloc(sizeof(*intel_fb), GFP_KERNEL);
1b842c89 8974 if (!intel_fb) {
bc8d7dff
DL		 8975 DRM_DEBUG_KMS("failed to alloc fb\n");
8976 return;
8977 }
8978
1b842c89
DL		 8979 fb = &intel_fb->base;
8980
bc8d7dff 8981 val = I915_READ(PLANE_CTL(pipe, 0));
42a7b088
DL		 8982 if (!(val & PLANE_CTL_ENABLE))
8983 goto error;
8984
bc8d7dff
DL		 8985 pixel_format = val & PLANE_CTL_FORMAT_MASK;
8986 fourcc = skl_format_to_fourcc(pixel_format,
8987 val & PLANE_CTL_ORDER_RGBX,
8988 val & PLANE_CTL_ALPHA_MASK);
8989 fb->pixel_format = fourcc;
8990 fb->bits_per_pixel = drm_format_plane_cpp(fourcc, 0) * 8;
8991
40f46283
DL		 8992 tiling = val & PLANE_CTL_TILED_MASK;
8993 switch (tiling) {
8994 case PLANE_CTL_TILED_LINEAR:
8995 fb->modifier[0] = DRM_FORMAT_MOD_NONE;
8996 break;
8997 case PLANE_CTL_TILED_X:
8998 plane_config->tiling = I915_TILING_X;
8999 fb->modifier[0] = I915_FORMAT_MOD_X_TILED;
9000 break;
9001 case PLANE_CTL_TILED_Y:
9002 fb->modifier[0] = I915_FORMAT_MOD_Y_TILED;
9003 break;
9004 case PLANE_CTL_TILED_YF:
9005 fb->modifier[0] = I915_FORMAT_MOD_Yf_TILED;
9006 break;
9007 default:
9008 MISSING_CASE(tiling);
9009 goto error;
9010 }
9011
bc8d7dff
DL		 9012 base = I915_READ(PLANE_SURF(pipe, 0)) & 0xfffff000;
9013 plane_config->base = base;
9014
9015 offset = I915_READ(PLANE_OFFSET(pipe, 0));
9016
9017 val = I915_READ(PLANE_SIZE(pipe, 0));
9018 fb->height = ((val >> 16) & 0xfff) + 1;
9019 fb->width = ((val >> 0) & 0x1fff) + 1;
9020
9021 val = I915_READ(PLANE_STRIDE(pipe, 0));
40f46283
DL		 9022 stride_mult = intel_fb_stride_alignment(dev, fb->modifier[0],
9023 fb->pixel_format);
bc8d7dff
DL		 9024 fb->pitches[0] = (val & 0x3ff) * stride_mult;
9025
9026 aligned_height = intel_fb_align_height(dev, fb->height,
091df6cb
DV		 9027 fb->pixel_format,
9028 fb->modifier[0]);
bc8d7dff 9029
f37b5c2b 9030 plane_config->size = fb->pitches[0] * aligned_height;
bc8d7dff
DL		 9031
9032 DRM_DEBUG_KMS("pipe %c with fb: size=%dx%d@%d, offset=%x, pitch %d, size 0x%x\n",
9033 pipe_name(pipe), fb->width, fb->height,
9034 fb->bits_per_pixel, base, fb->pitches[0],
9035 plane_config->size);
9036
2d14030b 9037 plane_config->fb = intel_fb;
bc8d7dff
DL		 9038 return;
9039
9040error:
9041 kfree(fb);
9042}
9043
2fa2fe9a 9044static void ironlake_get_pfit_config(struct intel_crtc *crtc,
5cec258b 9045 struct intel_crtc_state *pipe_config)
2fa2fe9a
DV		 9046{
9047 struct drm_device *dev = crtc->base.dev;
9048 struct drm_i915_private *dev_priv = dev->dev_private;
9049 uint32_t tmp;
9050
9051 tmp = I915_READ(PF_CTL(crtc->pipe));
9052
9053 if (tmp & PF_ENABLE) {
fd4daa9c 9054 pipe_config->pch_pfit.enabled = true;
2fa2fe9a
DV		 9055 pipe_config->pch_pfit.pos = I915_READ(PF_WIN_POS(crtc->pipe));
9056 pipe_config->pch_pfit.size = I915_READ(PF_WIN_SZ(crtc->pipe));
cb8b2a30
DV		 9057
9058 /* We currently do not free assignements of panel fitters on
9059 * ivb/hsw (since we don't use the higher upscaling modes which
9060 * differentiates them) so just WARN about this case for now. */
9061 if (IS_GEN7(dev)) {
9062 WARN_ON((tmp & PF_PIPE_SEL_MASK_IVB) !=
9063 PF_PIPE_SEL_IVB(crtc->pipe));
9064 }
2fa2fe9a 9065 }
79e53945
JB		 9066}
9067
5724dbd1
DL		 9068static void
9069ironlake_get_initial_plane_config(struct intel_crtc *crtc,
9070 struct intel_initial_plane_config *plane_config)
4c6baa59
JB		 9071{
9072 struct drm_device *dev = crtc->base.dev;
9073 struct drm_i915_private *dev_priv = dev->dev_private;
9074 u32 val, base, offset;
aeee5a49 9075 int pipe = crtc->pipe;
4c6baa59 9076 int fourcc, pixel_format;
6761dd31 9077 unsigned int aligned_height;
b113d5ee 9078 struct drm_framebuffer *fb;
1b842c89 9079 struct intel_framebuffer *intel_fb;
4c6baa59 9080
42a7b088
DL		 9081 val = I915_READ(DSPCNTR(pipe));
9082 if (!(val & DISPLAY_PLANE_ENABLE))
9083 return;
9084
d9806c9f 9085 intel_fb = kzalloc(sizeof(*intel_fb), GFP_KERNEL);
1b842c89 9086 if (!intel_fb) {
4c6baa59
JB		 9087 DRM_DEBUG_KMS("failed to alloc fb\n");
9088 return;
9089 }
9090
1b842c89
DL		 9091 fb = &intel_fb->base;
9092
18c5247e
DV		 9093 if (INTEL_INFO(dev)->gen >= 4) {
9094 if (val & DISPPLANE_TILED) {
49af449b 9095 plane_config->tiling = I915_TILING_X;
18c5247e
DV		 9096 fb->modifier[0] = I915_FORMAT_MOD_X_TILED;
9097 }
9098 }
4c6baa59
JB		 9099
9100 pixel_format = val & DISPPLANE_PIXFORMAT_MASK;
b35d63fa 9101 fourcc = i9xx_format_to_fourcc(pixel_format);
b113d5ee
DL		 9102 fb->pixel_format = fourcc;
9103 fb->bits_per_pixel = drm_format_plane_cpp(fourcc, 0) * 8;
4c6baa59 9104
aeee5a49 9105 base = I915_READ(DSPSURF(pipe)) & 0xfffff000;
4c6baa59 9106 if (IS_HASWELL(dev) || IS_BROADWELL(dev)) {
aeee5a49 9107 offset = I915_READ(DSPOFFSET(pipe));
4c6baa59 9108 } else {
49af449b 9109 if (plane_config->tiling)
aeee5a49 9110 offset = I915_READ(DSPTILEOFF(pipe));
4c6baa59 9111 else
aeee5a49 9112 offset = I915_READ(DSPLINOFF(pipe));
4c6baa59
JB		 9113 }
9114 plane_config->base = base;
9115
9116 val = I915_READ(PIPESRC(pipe));
b113d5ee
DL		 9117 fb->width = ((val >> 16) & 0xfff) + 1;
9118 fb->height = ((val >> 0) & 0xfff) + 1;
4c6baa59
JB		 9119
9120 val = I915_READ(DSPSTRIDE(pipe));
b113d5ee 9121 fb->pitches[0] = val & 0xffffffc0;
4c6baa59 9122
b113d5ee 9123 aligned_height = intel_fb_align_height(dev, fb->height,
091df6cb
DV		 9124 fb->pixel_format,
9125 fb->modifier[0]);
4c6baa59 9126
f37b5c2b 9127 plane_config->size = fb->pitches[0] * aligned_height;
4c6baa59 9128
2844a921
DL		 9129 DRM_DEBUG_KMS("pipe %c with fb: size=%dx%d@%d, offset=%x, pitch %d, size 0x%x\n",
9130 pipe_name(pipe), fb->width, fb->height,
9131 fb->bits_per_pixel, base, fb->pitches[0],
9132 plane_config->size);
b113d5ee 9133
2d14030b 9134 plane_config->fb = intel_fb;
4c6baa59
JB		 9135}
9136
0e8ffe1b 9137static bool ironlake_get_pipe_config(struct intel_crtc *crtc,
5cec258b 9138 struct intel_crtc_state *pipe_config)
0e8ffe1b
DV		 9139{
9140 struct drm_device *dev = crtc->base.dev;
9141 struct drm_i915_private *dev_priv = dev->dev_private;
9142 uint32_t tmp;
9143
f458ebbc
DV		 9144 if (!intel_display_power_is_enabled(dev_priv,
9145 POWER_DOMAIN_PIPE(crtc->pipe)))
930e8c9e
PZ		 9146 return false;
9147
e143a21c 9148 pipe_config->cpu_transcoder = (enum transcoder) crtc->pipe;
c0d43d62 9149 pipe_config->shared_dpll = DPLL_ID_PRIVATE;
eccb140b 9150
0e8ffe1b
DV		 9151 tmp = I915_READ(PIPECONF(crtc->pipe));
9152 if (!(tmp & PIPECONF_ENABLE))
9153 return false;
9154
42571aef
VS		 9155 switch (tmp & PIPECONF_BPC_MASK) {
9156 case PIPECONF_6BPC:
9157 pipe_config->pipe_bpp = 18;
9158 break;
9159 case PIPECONF_8BPC:
9160 pipe_config->pipe_bpp = 24;
9161 break;
9162 case PIPECONF_10BPC:
9163 pipe_config->pipe_bpp = 30;
9164 break;
9165 case PIPECONF_12BPC:
9166 pipe_config->pipe_bpp = 36;
9167 break;
9168 default:
9169 break;
9170 }
9171
b5a9fa09
DV		 9172 if (tmp & PIPECONF_COLOR_RANGE_SELECT)
9173 pipe_config->limited_color_range = true;
9174
ab9412ba 9175 if (I915_READ(PCH_TRANSCONF(crtc->pipe)) & TRANS_ENABLE) {
66e985c0
DV		 9176 struct intel_shared_dpll *pll;
9177
88adfff1
DV		 9178 pipe_config->has_pch_encoder = true;
9179
627eb5a3
DV		 9180 tmp = I915_READ(FDI_RX_CTL(crtc->pipe));
9181 pipe_config->fdi_lanes = ((FDI_DP_PORT_WIDTH_MASK & tmp) >>
9182 FDI_DP_PORT_WIDTH_SHIFT) + 1;
72419203
DV		 9183
9184 ironlake_get_fdi_m_n_config(crtc, pipe_config);
6c49f241 9185
c0d43d62 9186 if (HAS_PCH_IBX(dev_priv->dev)) {
d94ab068
DV		 9187 pipe_config->shared_dpll =
9188 (enum intel_dpll_id) crtc->pipe;
c0d43d62
DV		 9189 } else {
9190 tmp = I915_READ(PCH_DPLL_SEL);
9191 if (tmp & TRANS_DPLLB_SEL(crtc->pipe))
9192 pipe_config->shared_dpll = DPLL_ID_PCH_PLL_B;
9193 else
9194 pipe_config->shared_dpll = DPLL_ID_PCH_PLL_A;
9195 }
66e985c0
DV		 9196
9197 pll = &dev_priv->shared_dplls[pipe_config->shared_dpll];
9198
9199 WARN_ON(!pll->get_hw_state(dev_priv, pll,
9200 &pipe_config->dpll_hw_state));
c93f54cf
DV		 9201
9202 tmp = pipe_config->dpll_hw_state.dpll;
9203 pipe_config->pixel_multiplier =
9204 ((tmp & PLL_REF_SDVO_HDMI_MULTIPLIER_MASK)
9205 >> PLL_REF_SDVO_HDMI_MULTIPLIER_SHIFT) + 1;
18442d08
VS		 9206
9207 ironlake_pch_clock_get(crtc, pipe_config);
6c49f241
DV		 9208 } else {
9209 pipe_config->pixel_multiplier = 1;
627eb5a3
DV		 9210 }
9211
1bd1bd80
DV		 9212 intel_get_pipe_timings(crtc, pipe_config);
9213
2fa2fe9a
DV		 9214 ironlake_get_pfit_config(crtc, pipe_config);
9215
0e8ffe1b
DV		 9216 return true;
9217}
9218
be256dc7
PZ		 9219static void assert_can_disable_lcpll(struct drm_i915_private *dev_priv)
9220{
9221 struct drm_device *dev = dev_priv->dev;
be256dc7 9222 struct intel_crtc *crtc;
be256dc7 9223
d3fcc808 9224 for_each_intel_crtc(dev, crtc)
e2c719b7 9225 I915_STATE_WARN(crtc->active, "CRTC for pipe %c enabled\n",
be256dc7
PZ		 9226 pipe_name(crtc->pipe));
9227
e2c719b7
RC		 9228 I915_STATE_WARN(I915_READ(HSW_PWR_WELL_DRIVER), "Power well on\n");
9229 I915_STATE_WARN(I915_READ(SPLL_CTL) & SPLL_PLL_ENABLE, "SPLL enabled\n");
9230 I915_STATE_WARN(I915_READ(WRPLL_CTL1) & WRPLL_PLL_ENABLE, "WRPLL1 enabled\n");
9231 I915_STATE_WARN(I915_READ(WRPLL_CTL2) & WRPLL_PLL_ENABLE, "WRPLL2 enabled\n");
9232 I915_STATE_WARN(I915_READ(PCH_PP_STATUS) & PP_ON, "Panel power on\n");
9233 I915_STATE_WARN(I915_READ(BLC_PWM_CPU_CTL2) & BLM_PWM_ENABLE,
be256dc7 9234 "CPU PWM1 enabled\n");
c5107b87 9235 if (IS_HASWELL(dev))
e2c719b7 9236 I915_STATE_WARN(I915_READ(HSW_BLC_PWM2_CTL) & BLM_PWM_ENABLE,
c5107b87 9237 "CPU PWM2 enabled\n");
e2c719b7 9238 I915_STATE_WARN(I915_READ(BLC_PWM_PCH_CTL1) & BLM_PCH_PWM_ENABLE,
be256dc7 9239 "PCH PWM1 enabled\n");
e2c719b7 9240 I915_STATE_WARN(I915_READ(UTIL_PIN_CTL) & UTIL_PIN_ENABLE,
be256dc7 9241 "Utility pin enabled\n");
e2c719b7 9242 I915_STATE_WARN(I915_READ(PCH_GTC_CTL) & PCH_GTC_ENABLE, "PCH GTC enabled\n");
be256dc7 9243
9926ada1
PZ		 9244 /*
9245 * In theory we can still leave IRQs enabled, as long as only the HPD
9246 * interrupts remain enabled. We used to check for that, but since it's
9247 * gen-specific and since we only disable LCPLL after we fully disable
9248 * the interrupts, the check below should be enough.
9249 */
e2c719b7 9250 I915_STATE_WARN(intel_irqs_enabled(dev_priv), "IRQs enabled\n");
be256dc7
PZ		 9251}
9252
9ccd5aeb
PZ		 9253static uint32_t hsw_read_dcomp(struct drm_i915_private *dev_priv)
9254{
9255 struct drm_device *dev = dev_priv->dev;
9256
9257 if (IS_HASWELL(dev))
9258 return I915_READ(D_COMP_HSW);
9259 else
9260 return I915_READ(D_COMP_BDW);
9261}
9262
3c4c9b81
PZ		 9263static void hsw_write_dcomp(struct drm_i915_private *dev_priv, uint32_t val)
9264{
9265 struct drm_device *dev = dev_priv->dev;
9266
9267 if (IS_HASWELL(dev)) {
9268 mutex_lock(&dev_priv->rps.hw_lock);
9269 if (sandybridge_pcode_write(dev_priv, GEN6_PCODE_WRITE_D_COMP,
9270 val))
f475dadf 9271 DRM_ERROR("Failed to write to D_COMP\n");
3c4c9b81
PZ		 9272 mutex_unlock(&dev_priv->rps.hw_lock);
9273 } else {
9ccd5aeb
PZ		 9274 I915_WRITE(D_COMP_BDW, val);
9275 POSTING_READ(D_COMP_BDW);
3c4c9b81 9276 }
be256dc7
PZ		 9277}
9278
9279/*
9280 * This function implements pieces of two sequences from BSpec:
9281 * - Sequence for display software to disable LCPLL
9282 * - Sequence for display software to allow package C8+
9283 * The steps implemented here are just the steps that actually touch the LCPLL
9284 * register. Callers should take care of disabling all the display engine
9285 * functions, doing the mode unset, fixing interrupts, etc.
9286 */
6ff58d53
PZ		 9287static void hsw_disable_lcpll(struct drm_i915_private *dev_priv,
9288 bool switch_to_fclk, bool allow_power_down)
be256dc7
PZ		 9289{
9290 uint32_t val;
9291
9292 assert_can_disable_lcpll(dev_priv);
9293
9294 val = I915_READ(LCPLL_CTL);
9295
9296 if (switch_to_fclk) {
9297 val |= LCPLL_CD_SOURCE_FCLK;
9298 I915_WRITE(LCPLL_CTL, val);
9299
9300 if (wait_for_atomic_us(I915_READ(LCPLL_CTL) &
9301 LCPLL_CD_SOURCE_FCLK_DONE, 1))
9302 DRM_ERROR("Switching to FCLK failed\n");
9303
9304 val = I915_READ(LCPLL_CTL);
9305 }
9306
9307 val |= LCPLL_PLL_DISABLE;
9308 I915_WRITE(LCPLL_CTL, val);
9309 POSTING_READ(LCPLL_CTL);
9310
9311 if (wait_for((I915_READ(LCPLL_CTL) & LCPLL_PLL_LOCK) == 0, 1))
9312 DRM_ERROR("LCPLL still locked\n");
9313
9ccd5aeb 9314 val = hsw_read_dcomp(dev_priv);
be256dc7 9315 val |= D_COMP_COMP_DISABLE;
3c4c9b81 9316 hsw_write_dcomp(dev_priv, val);
be256dc7
PZ		 9317 ndelay(100);
9318
9ccd5aeb
PZ		 9319 if (wait_for((hsw_read_dcomp(dev_priv) & D_COMP_RCOMP_IN_PROGRESS) == 0,
9320 1))
be256dc7
PZ		 9321 DRM_ERROR("D_COMP RCOMP still in progress\n");
9322
9323 if (allow_power_down) {
9324 val = I915_READ(LCPLL_CTL);
9325 val |= LCPLL_POWER_DOWN_ALLOW;
9326 I915_WRITE(LCPLL_CTL, val);
9327 POSTING_READ(LCPLL_CTL);
9328 }
9329}
9330
9331/*
9332 * Fully restores LCPLL, disallowing power down and switching back to LCPLL
9333 * source.
9334 */
6ff58d53 9335static void hsw_restore_lcpll(struct drm_i915_private *dev_priv)
be256dc7
PZ		 9336{
9337 uint32_t val;
9338
9339 val = I915_READ(LCPLL_CTL);
9340
9341 if ((val & (LCPLL_PLL_LOCK | LCPLL_PLL_DISABLE | LCPLL_CD_SOURCE_FCLK |
9342 LCPLL_POWER_DOWN_ALLOW)) == LCPLL_PLL_LOCK)
9343 return;
9344
a8a8bd54
PZ		 9345 /*
9346 * Make sure we're not on PC8 state before disabling PC8, otherwise
9347 * we'll hang the machine. To prevent PC8 state, just enable force_wake.
a8a8bd54 9348 */
59bad947 9349 intel_uncore_forcewake_get(dev_priv, FORCEWAKE_ALL);
215733fa 9350
be256dc7
PZ		 9351 if (val & LCPLL_POWER_DOWN_ALLOW) {
9352 val &= ~LCPLL_POWER_DOWN_ALLOW;
9353 I915_WRITE(LCPLL_CTL, val);
35d8f2eb 9354 POSTING_READ(LCPLL_CTL);
be256dc7
PZ		 9355 }
9356
9ccd5aeb 9357 val = hsw_read_dcomp(dev_priv);
be256dc7
PZ		 9358 val |= D_COMP_COMP_FORCE;
9359 val &= ~D_COMP_COMP_DISABLE;
3c4c9b81 9360 hsw_write_dcomp(dev_priv, val);
be256dc7
PZ		 9361
9362 val = I915_READ(LCPLL_CTL);
9363 val &= ~LCPLL_PLL_DISABLE;
9364 I915_WRITE(LCPLL_CTL, val);
9365
9366 if (wait_for(I915_READ(LCPLL_CTL) & LCPLL_PLL_LOCK, 5))
9367 DRM_ERROR("LCPLL not locked yet\n");
9368
9369 if (val & LCPLL_CD_SOURCE_FCLK) {
9370 val = I915_READ(LCPLL_CTL);
9371 val &= ~LCPLL_CD_SOURCE_FCLK;
9372 I915_WRITE(LCPLL_CTL, val);
9373
9374 if (wait_for_atomic_us((I915_READ(LCPLL_CTL) &
9375 LCPLL_CD_SOURCE_FCLK_DONE) == 0, 1))
9376 DRM_ERROR("Switching back to LCPLL failed\n");
9377 }
215733fa 9378
59bad947 9379 intel_uncore_forcewake_put(dev_priv, FORCEWAKE_ALL);
b6283055 9380 intel_update_cdclk(dev_priv->dev);
be256dc7
PZ		 9381}
9382
765dab67
PZ		 9383/*
9384 * Package states C8 and deeper are really deep PC states that can only be
9385 * reached when all the devices on the system allow it, so even if the graphics
9386 * device allows PC8+, it doesn't mean the system will actually get to these
9387 * states. Our driver only allows PC8+ when going into runtime PM.
9388 *
9389 * The requirements for PC8+ are that all the outputs are disabled, the power
9390 * well is disabled and most interrupts are disabled, and these are also
9391 * requirements for runtime PM. When these conditions are met, we manually do
9392 * the other conditions: disable the interrupts, clocks and switch LCPLL refclk
9393 * to Fclk. If we're in PC8+ and we get an non-hotplug interrupt, we can hard
9394 * hang the machine.
9395 *
9396 * When we really reach PC8 or deeper states (not just when we allow it) we lose
9397 * the state of some registers, so when we come back from PC8+ we need to
9398 * restore this state. We don't get into PC8+ if we're not in RC6, so we don't
9399 * need to take care of the registers kept by RC6. Notice that this happens even
9400 * if we don't put the device in PCI D3 state (which is what currently happens
9401 * because of the runtime PM support).
9402 *
9403 * For more, read "Display Sequences for Package C8" on the hardware
9404 * documentation.
9405 */
a14cb6fc 9406void hsw_enable_pc8(struct drm_i915_private *dev_priv)
c67a470b 9407{
c67a470b
PZ		 9408 struct drm_device *dev = dev_priv->dev;
9409 uint32_t val;
9410
c67a470b
PZ		 9411 DRM_DEBUG_KMS("Enabling package C8+\n");
9412
c2699524 9413 if (HAS_PCH_LPT_LP(dev)) {
c67a470b
PZ		 9414 val = I915_READ(SOUTH_DSPCLK_GATE_D);
9415 val &= ~PCH_LP_PARTITION_LEVEL_DISABLE;
9416 I915_WRITE(SOUTH_DSPCLK_GATE_D, val);
9417 }
9418
9419 lpt_disable_clkout_dp(dev);
c67a470b
PZ		 9420 hsw_disable_lcpll(dev_priv, true, true);
9421}
9422
a14cb6fc 9423void hsw_disable_pc8(struct drm_i915_private *dev_priv)
c67a470b
PZ		 9424{
9425 struct drm_device *dev = dev_priv->dev;
9426 uint32_t val;
9427
c67a470b
PZ		 9428 DRM_DEBUG_KMS("Disabling package C8+\n");
9429
9430 hsw_restore_lcpll(dev_priv);
c67a470b
PZ		 9431 lpt_init_pch_refclk(dev);
9432
c2699524 9433 if (HAS_PCH_LPT_LP(dev)) {
c67a470b
PZ		 9434 val = I915_READ(SOUTH_DSPCLK_GATE_D);
9435 val |= PCH_LP_PARTITION_LEVEL_DISABLE;
9436 I915_WRITE(SOUTH_DSPCLK_GATE_D, val);
9437 }
9438
9439 intel_prepare_ddi(dev);
c67a470b
PZ		 9440}
9441
27c329ed 9442static void broxton_modeset_commit_cdclk(struct drm_atomic_state *old_state)
f8437dd1 9443{
a821fc46 9444 struct drm_device *dev = old_state->dev;
27c329ed 9445 unsigned int req_cdclk = to_intel_atomic_state(old_state)->cdclk;
f8437dd1 9446
27c329ed 9447 broxton_set_cdclk(dev, req_cdclk);
f8437dd1
VK		 9448}
9449
b432e5cf 9450/* compute the max rate for new configuration */
27c329ed 9451static int ilk_max_pixel_rate(struct drm_atomic_state *state)
b432e5cf 9452{
b432e5cf 9453 struct intel_crtc *intel_crtc;
27c329ed 9454 struct intel_crtc_state *crtc_state;
b432e5cf 9455 int max_pixel_rate = 0;
b432e5cf 9456
27c329ed
ML		 9457 for_each_intel_crtc(state->dev, intel_crtc) {
9458 int pixel_rate;
9459
9460 crtc_state = intel_atomic_get_crtc_state(state, intel_crtc);
9461 if (IS_ERR(crtc_state))
9462 return PTR_ERR(crtc_state);
9463
9464 if (!crtc_state->base.enable)
b432e5cf
VS		 9465 continue;
9466
27c329ed 9467 pixel_rate = ilk_pipe_pixel_rate(crtc_state);
b432e5cf
VS		 9468
9469 /* pixel rate mustn't exceed 95% of cdclk with IPS on BDW */
27c329ed 9470 if (IS_BROADWELL(state->dev) && crtc_state->ips_enabled)
b432e5cf
VS		 9471 pixel_rate = DIV_ROUND_UP(pixel_rate * 100, 95);
9472
9473 max_pixel_rate = max(max_pixel_rate, pixel_rate);
9474 }
9475
9476 return max_pixel_rate;
9477}
9478
9479static void broadwell_set_cdclk(struct drm_device *dev, int cdclk)
9480{
9481 struct drm_i915_private *dev_priv = dev->dev_private;
9482 uint32_t val, data;
9483 int ret;
9484
9485 if (WARN((I915_READ(LCPLL_CTL) &
9486 (LCPLL_PLL_DISABLE | LCPLL_PLL_LOCK |
9487 LCPLL_CD_CLOCK_DISABLE | LCPLL_ROOT_CD_CLOCK_DISABLE |
9488 LCPLL_CD2X_CLOCK_DISABLE | LCPLL_POWER_DOWN_ALLOW |
9489 LCPLL_CD_SOURCE_FCLK)) != LCPLL_PLL_LOCK,
9490 "trying to change cdclk frequency with cdclk not enabled\n"))
9491 return;
9492
9493 mutex_lock(&dev_priv->rps.hw_lock);
9494 ret = sandybridge_pcode_write(dev_priv,
9495 BDW_PCODE_DISPLAY_FREQ_CHANGE_REQ, 0x0);
9496 mutex_unlock(&dev_priv->rps.hw_lock);
9497 if (ret) {
9498 DRM_ERROR("failed to inform pcode about cdclk change\n");
9499 return;
9500 }
9501
9502 val = I915_READ(LCPLL_CTL);
9503 val |= LCPLL_CD_SOURCE_FCLK;
9504 I915_WRITE(LCPLL_CTL, val);
9505
9506 if (wait_for_atomic_us(I915_READ(LCPLL_CTL) &
9507 LCPLL_CD_SOURCE_FCLK_DONE, 1))
9508 DRM_ERROR("Switching to FCLK failed\n");
9509
9510 val = I915_READ(LCPLL_CTL);
9511 val &= ~LCPLL_CLK_FREQ_MASK;
9512
9513 switch (cdclk) {
9514 case 450000:
9515 val |= LCPLL_CLK_FREQ_450;
9516 data = 0;
9517 break;
9518 case 540000:
9519 val |= LCPLL_CLK_FREQ_54O_BDW;
9520 data = 1;
9521 break;
9522 case 337500:
9523 val |= LCPLL_CLK_FREQ_337_5_BDW;
9524 data = 2;
9525 break;
9526 case 675000:
9527 val |= LCPLL_CLK_FREQ_675_BDW;
9528 data = 3;
9529 break;
9530 default:
9531 WARN(1, "invalid cdclk frequency\n");
9532 return;
9533 }
9534
9535 I915_WRITE(LCPLL_CTL, val);
9536
9537 val = I915_READ(LCPLL_CTL);
9538 val &= ~LCPLL_CD_SOURCE_FCLK;
9539 I915_WRITE(LCPLL_CTL, val);
9540
9541 if (wait_for_atomic_us((I915_READ(LCPLL_CTL) &
9542 LCPLL_CD_SOURCE_FCLK_DONE) == 0, 1))
9543 DRM_ERROR("Switching back to LCPLL failed\n");
9544
9545 mutex_lock(&dev_priv->rps.hw_lock);
9546 sandybridge_pcode_write(dev_priv, HSW_PCODE_DE_WRITE_FREQ_REQ, data);
9547 mutex_unlock(&dev_priv->rps.hw_lock);
9548
9549 intel_update_cdclk(dev);
9550
9551 WARN(cdclk != dev_priv->cdclk_freq,
9552 "cdclk requested %d kHz but got %d kHz\n",
9553 cdclk, dev_priv->cdclk_freq);
9554}
9555
27c329ed 9556static int broadwell_modeset_calc_cdclk(struct drm_atomic_state *state)
b432e5cf 9557{
27c329ed
ML		 9558 struct drm_i915_private *dev_priv = to_i915(state->dev);
9559 int max_pixclk = ilk_max_pixel_rate(state);
b432e5cf
VS		 9560 int cdclk;
9561
9562 /*
9563 * FIXME should also account for plane ratio
9564 * once 64bpp pixel formats are supported.
9565 */
27c329ed 9566 if (max_pixclk > 540000)
b432e5cf 9567 cdclk = 675000;
27c329ed 9568 else if (max_pixclk > 450000)
b432e5cf 9569 cdclk = 540000;
27c329ed 9570 else if (max_pixclk > 337500)
b432e5cf
VS		 9571 cdclk = 450000;
9572 else
9573 cdclk = 337500;
9574
9575 /*
9576 * FIXME move the cdclk caclulation to
9577 * compute_config() so we can fail gracegully.
9578 */
9579 if (cdclk > dev_priv->max_cdclk_freq) {
9580 DRM_ERROR("requested cdclk (%d kHz) exceeds max (%d kHz)\n",
9581 cdclk, dev_priv->max_cdclk_freq);
9582 cdclk = dev_priv->max_cdclk_freq;
9583 }
9584
27c329ed 9585 to_intel_atomic_state(state)->cdclk = cdclk;
b432e5cf
VS		 9586
9587 return 0;
9588}
9589
27c329ed 9590static void broadwell_modeset_commit_cdclk(struct drm_atomic_state *old_state)
b432e5cf 9591{
27c329ed
ML		 9592 struct drm_device *dev = old_state->dev;
9593 unsigned int req_cdclk = to_intel_atomic_state(old_state)->cdclk;
b432e5cf 9594
27c329ed 9595 broadwell_set_cdclk(dev, req_cdclk);
b432e5cf
VS		 9596}
9597
190f68c5
ACO		 9598static int haswell_crtc_compute_clock(struct intel_crtc *crtc,
9599 struct intel_crtc_state *crtc_state)
09b4ddf9 9600{
190f68c5 9601 if (!intel_ddi_pll_select(crtc, crtc_state))
6441ab5f 9602 return -EINVAL;
716c2e55 9603
c7653199 9604 crtc->lowfreq_avail = false;
644cef34 9605
c8f7a0db 9606 return 0;
79e53945
JB		 9607}
9608
3760b59c
S		 9609static void bxt_get_ddi_pll(struct drm_i915_private *dev_priv,
9610 enum port port,
9611 struct intel_crtc_state *pipe_config)
9612{
9613 switch (port) {
9614 case PORT_A:
9615 pipe_config->ddi_pll_sel = SKL_DPLL0;
9616 pipe_config->shared_dpll = DPLL_ID_SKL_DPLL1;
9617 break;
9618 case PORT_B:
9619 pipe_config->ddi_pll_sel = SKL_DPLL1;
9620 pipe_config->shared_dpll = DPLL_ID_SKL_DPLL2;
9621 break;
9622 case PORT_C:
9623 pipe_config->ddi_pll_sel = SKL_DPLL2;
9624 pipe_config->shared_dpll = DPLL_ID_SKL_DPLL3;
9625 break;
9626 default:
9627 DRM_ERROR("Incorrect port type\n");
9628 }
9629}
9630
96b7dfb7
S		 9631static void skylake_get_ddi_pll(struct drm_i915_private *dev_priv,
9632 enum port port,
5cec258b 9633 struct intel_crtc_state *pipe_config)
96b7dfb7 9634{
3148ade7 9635 u32 temp, dpll_ctl1;
96b7dfb7
S		 9636
9637 temp = I915_READ(DPLL_CTRL2) & DPLL_CTRL2_DDI_CLK_SEL_MASK(port);
9638 pipe_config->ddi_pll_sel = temp >> (port * 3 + 1);
9639
9640 switch (pipe_config->ddi_pll_sel) {
3148ade7
DL		 9641 case SKL_DPLL0:
9642 /*
9643 * On SKL the eDP DPLL (DPLL0 as we don't use SSC) is not part
9644 * of the shared DPLL framework and thus needs to be read out
9645 * separately
9646 */
9647 dpll_ctl1 = I915_READ(DPLL_CTRL1);
9648 pipe_config->dpll_hw_state.ctrl1 = dpll_ctl1 & 0x3f;
9649 break;
96b7dfb7
S		 9650 case SKL_DPLL1:
9651 pipe_config->shared_dpll = DPLL_ID_SKL_DPLL1;
9652 break;
9653 case SKL_DPLL2:
9654 pipe_config->shared_dpll = DPLL_ID_SKL_DPLL2;
9655 break;
9656 case SKL_DPLL3:
9657 pipe_config->shared_dpll = DPLL_ID_SKL_DPLL3;
9658 break;
96b7dfb7
S		 9659 }
9660}
9661
7d2c8175
DL		 9662static void haswell_get_ddi_pll(struct drm_i915_private *dev_priv,
9663 enum port port,
5cec258b 9664 struct intel_crtc_state *pipe_config)
7d2c8175
DL		 9665{
9666 pipe_config->ddi_pll_sel = I915_READ(PORT_CLK_SEL(port));
9667
9668 switch (pipe_config->ddi_pll_sel) {
9669 case PORT_CLK_SEL_WRPLL1:
9670 pipe_config->shared_dpll = DPLL_ID_WRPLL1;
9671 break;
9672 case PORT_CLK_SEL_WRPLL2:
9673 pipe_config->shared_dpll = DPLL_ID_WRPLL2;
9674 break;
9675 }
9676}
9677
26804afd 9678static void haswell_get_ddi_port_state(struct intel_crtc *crtc,
5cec258b 9679 struct intel_crtc_state *pipe_config)
26804afd
DV		 9680{
9681 struct drm_device *dev = crtc->base.dev;
9682 struct drm_i915_private *dev_priv = dev->dev_private;
d452c5b6 9683 struct intel_shared_dpll *pll;
26804afd
DV		 9684 enum port port;
9685 uint32_t tmp;
9686
9687 tmp = I915_READ(TRANS_DDI_FUNC_CTL(pipe_config->cpu_transcoder));
9688
9689 port = (tmp & TRANS_DDI_PORT_MASK) >> TRANS_DDI_PORT_SHIFT;
9690
96b7dfb7
S		 9691 if (IS_SKYLAKE(dev))
9692 skylake_get_ddi_pll(dev_priv, port, pipe_config);
3760b59c
S		 9693 else if (IS_BROXTON(dev))
9694 bxt_get_ddi_pll(dev_priv, port, pipe_config);
96b7dfb7
S		 9695 else
9696 haswell_get_ddi_pll(dev_priv, port, pipe_config);
9cd86933 9697
d452c5b6
DV		 9698 if (pipe_config->shared_dpll >= 0) {
9699 pll = &dev_priv->shared_dplls[pipe_config->shared_dpll];
9700
9701 WARN_ON(!pll->get_hw_state(dev_priv, pll,
9702 &pipe_config->dpll_hw_state));
9703 }
9704
26804afd
DV		 9705 /*
9706 * Haswell has only FDI/PCH transcoder A. It is which is connected to
9707 * DDI E. So just check whether this pipe is wired to DDI E and whether
9708 * the PCH transcoder is on.
9709 */
ca370455
DL		 9710 if (INTEL_INFO(dev)->gen < 9 &&
9711 (port == PORT_E) && I915_READ(LPT_TRANSCONF) & TRANS_ENABLE) {
26804afd
DV		 9712 pipe_config->has_pch_encoder = true;
9713
9714 tmp = I915_READ(FDI_RX_CTL(PIPE_A));
9715 pipe_config->fdi_lanes = ((FDI_DP_PORT_WIDTH_MASK & tmp) >>
9716 FDI_DP_PORT_WIDTH_SHIFT) + 1;
9717
9718 ironlake_get_fdi_m_n_config(crtc, pipe_config);
9719 }
9720}
9721
0e8ffe1b 9722static bool haswell_get_pipe_config(struct intel_crtc *crtc,
5cec258b 9723 struct intel_crtc_state *pipe_config)
0e8ffe1b
DV		 9724{
9725 struct drm_device *dev = crtc->base.dev;
9726 struct drm_i915_private *dev_priv = dev->dev_private;
2fa2fe9a 9727 enum intel_display_power_domain pfit_domain;
0e8ffe1b
DV		 9728 uint32_t tmp;
9729
f458ebbc 9730 if (!intel_display_power_is_enabled(dev_priv,
b5482bd0
ID		 9731 POWER_DOMAIN_PIPE(crtc->pipe)))
9732 return false;
9733
e143a21c 9734 pipe_config->cpu_transcoder = (enum transcoder) crtc->pipe;
c0d43d62
DV		 9735 pipe_config->shared_dpll = DPLL_ID_PRIVATE;
9736
eccb140b
DV		 9737 tmp = I915_READ(TRANS_DDI_FUNC_CTL(TRANSCODER_EDP));
9738 if (tmp & TRANS_DDI_FUNC_ENABLE) {
9739 enum pipe trans_edp_pipe;
9740 switch (tmp & TRANS_DDI_EDP_INPUT_MASK) {
9741 default:
9742 WARN(1, "unknown pipe linked to edp transcoder\n");
9743 case TRANS_DDI_EDP_INPUT_A_ONOFF:
9744 case TRANS_DDI_EDP_INPUT_A_ON:
9745 trans_edp_pipe = PIPE_A;
9746 break;
9747 case TRANS_DDI_EDP_INPUT_B_ONOFF:
9748 trans_edp_pipe = PIPE_B;
9749 break;
9750 case TRANS_DDI_EDP_INPUT_C_ONOFF:
9751 trans_edp_pipe = PIPE_C;
9752 break;
9753 }
9754
9755 if (trans_edp_pipe == crtc->pipe)
9756 pipe_config->cpu_transcoder = TRANSCODER_EDP;
9757 }
9758
f458ebbc 9759 if (!intel_display_power_is_enabled(dev_priv,
eccb140b 9760 POWER_DOMAIN_TRANSCODER(pipe_config->cpu_transcoder)))
2bfce950
PZ		 9761 return false;
9762
eccb140b 9763 tmp = I915_READ(PIPECONF(pipe_config->cpu_transcoder));
0e8ffe1b
DV		 9764 if (!(tmp & PIPECONF_ENABLE))
9765 return false;
9766
26804afd 9767 haswell_get_ddi_port_state(crtc, pipe_config);
627eb5a3 9768
1bd1bd80
DV		 9769 intel_get_pipe_timings(crtc, pipe_config);
9770
a1b2278e
CK		 9771 if (INTEL_INFO(dev)->gen >= 9) {
9772 skl_init_scalers(dev, crtc, pipe_config);
9773 }
9774
2fa2fe9a 9775 pfit_domain = POWER_DOMAIN_PIPE_PANEL_FITTER(crtc->pipe);
af99ceda
CK		 9776
9777 if (INTEL_INFO(dev)->gen >= 9) {
9778 pipe_config->scaler_state.scaler_id = -1;
9779 pipe_config->scaler_state.scaler_users &= ~(1 << SKL_CRTC_INDEX);
9780 }
9781
bd2e244f 9782 if (intel_display_power_is_enabled(dev_priv, pfit_domain)) {
ff6d9f55 9783 if (INTEL_INFO(dev)->gen == 9)
bd2e244f 9784 skylake_get_pfit_config(crtc, pipe_config);
ff6d9f55 9785 else if (INTEL_INFO(dev)->gen < 9)
bd2e244f 9786 ironlake_get_pfit_config(crtc, pipe_config);
ff6d9f55
JB		 9787 else
9788 MISSING_CASE(INTEL_INFO(dev)->gen);
bd2e244f 9789 }
88adfff1 9790
e59150dc
JB		 9791 if (IS_HASWELL(dev))
9792 pipe_config->ips_enabled = hsw_crtc_supports_ips(crtc) &&
9793 (I915_READ(IPS_CTL) & IPS_ENABLE);
42db64ef 9794
ebb69c95
CT		 9795 if (pipe_config->cpu_transcoder != TRANSCODER_EDP) {
9796 pipe_config->pixel_multiplier =
9797 I915_READ(PIPE_MULT(pipe_config->cpu_transcoder)) + 1;
9798 } else {
9799 pipe_config->pixel_multiplier = 1;
9800 }
6c49f241 9801
0e8ffe1b
DV		 9802 return true;
9803}
9804
560b85bb
CW		 9805static void i845_update_cursor(struct drm_crtc *crtc, u32 base)
9806{
9807 struct drm_device *dev = crtc->dev;
9808 struct drm_i915_private *dev_priv = dev->dev_private;
9809 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
dc41c154 9810 uint32_t cntl = 0, size = 0;
560b85bb 9811
dc41c154 9812 if (base) {
3dd512fb
MR		 9813 unsigned int width = intel_crtc->base.cursor->state->crtc_w;
9814 unsigned int height = intel_crtc->base.cursor->state->crtc_h;
dc41c154
VS		 9815 unsigned int stride = roundup_pow_of_two(width) * 4;
9816
9817 switch (stride) {
9818 default:
9819 WARN_ONCE(1, "Invalid cursor width/stride, width=%u, stride=%u\n",
9820 width, stride);
9821 stride = 256;
9822 /* fallthrough */
9823 case 256:
9824 case 512:
9825 case 1024:
9826 case 2048:
9827 break;
4b0e333e
CW		 9828 }
9829
dc41c154
VS		 9830 cntl |= CURSOR_ENABLE |
9831 CURSOR_GAMMA_ENABLE |
9832 CURSOR_FORMAT_ARGB |
9833 CURSOR_STRIDE(stride);
9834
9835 size = (height << 12) | width;
4b0e333e 9836 }
560b85bb 9837
dc41c154
VS		 9838 if (intel_crtc->cursor_cntl != 0 &&
9839 (intel_crtc->cursor_base != base ||
9840 intel_crtc->cursor_size != size ||
9841 intel_crtc->cursor_cntl != cntl)) {
9842 /* On these chipsets we can only modify the base/size/stride
9843 * whilst the cursor is disabled.
9844 */
9845 I915_WRITE(_CURACNTR, 0);
4b0e333e 9846 POSTING_READ(_CURACNTR);
dc41c154 9847 intel_crtc->cursor_cntl = 0;
4b0e333e 9848 }
560b85bb 9849
99d1f387 9850 if (intel_crtc->cursor_base != base) {
9db4a9c7 9851 I915_WRITE(_CURABASE, base);
99d1f387
VS		 9852 intel_crtc->cursor_base = base;
9853 }
4726e0b0 9854
dc41c154
VS		 9855 if (intel_crtc->cursor_size != size) {
9856 I915_WRITE(CURSIZE, size);
9857 intel_crtc->cursor_size = size;
4b0e333e 9858 }
560b85bb 9859
4b0e333e 9860 if (intel_crtc->cursor_cntl != cntl) {
4b0e333e
CW		 9861 I915_WRITE(_CURACNTR, cntl);
9862 POSTING_READ(_CURACNTR);
4b0e333e 9863 intel_crtc->cursor_cntl = cntl;
560b85bb 9864 }
560b85bb
CW		 9865}
9866
560b85bb 9867static void i9xx_update_cursor(struct drm_crtc *crtc, u32 base)
65a21cd6
JB		 9868{
9869 struct drm_device *dev = crtc->dev;
9870 struct drm_i915_private *dev_priv = dev->dev_private;
9871 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
9872 int pipe = intel_crtc->pipe;
4b0e333e
CW		 9873 uint32_t cntl;
9874
9875 cntl = 0;
9876 if (base) {
9877 cntl = MCURSOR_GAMMA_ENABLE;
3dd512fb 9878 switch (intel_crtc->base.cursor->state->crtc_w) {
4726e0b0
SK		 9879 case 64:
9880 cntl |= CURSOR_MODE_64_ARGB_AX;
9881 break;
9882 case 128:
9883 cntl |= CURSOR_MODE_128_ARGB_AX;
9884 break;
9885 case 256:
9886 cntl |= CURSOR_MODE_256_ARGB_AX;
9887 break;
9888 default:
3dd512fb 9889 MISSING_CASE(intel_crtc->base.cursor->state->crtc_w);
4726e0b0 9890 return;
65a21cd6 9891 }
4b0e333e 9892 cntl |= pipe << 28; /* Connect to correct pipe */
47bf17a7
VS		 9893
9894 if (IS_HASWELL(dev) || IS_BROADWELL(dev))
9895 cntl |= CURSOR_PIPE_CSC_ENABLE;
4b0e333e 9896 }
65a21cd6 9897
8e7d688b 9898 if (crtc->cursor->state->rotation == BIT(DRM_ROTATE_180))
4398ad45
VS		 9899 cntl |= CURSOR_ROTATE_180;
9900
4b0e333e
CW		 9901 if (intel_crtc->cursor_cntl != cntl) {
9902 I915_WRITE(CURCNTR(pipe), cntl);
9903 POSTING_READ(CURCNTR(pipe));
9904 intel_crtc->cursor_cntl = cntl;
65a21cd6 9905 }
4b0e333e 9906
65a21cd6 9907 /* and commit changes on next vblank */
5efb3e28
VS		 9908 I915_WRITE(CURBASE(pipe), base);
9909 POSTING_READ(CURBASE(pipe));
99d1f387
VS		 9910
9911 intel_crtc->cursor_base = base;
65a21cd6
JB		 9912}
9913
cda4b7d3 9914/* If no-part of the cursor is visible on the framebuffer, then the GPU may hang... */
6b383a7f
CW		 9915static void intel_crtc_update_cursor(struct drm_crtc *crtc,
9916 bool on)
cda4b7d3
CW		 9917{
9918 struct drm_device *dev = crtc->dev;
9919 struct drm_i915_private *dev_priv = dev->dev_private;
9920 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
9921 int pipe = intel_crtc->pipe;
3d7d6510
MR		 9922 int x = crtc->cursor_x;
9923 int y = crtc->cursor_y;
d6e4db15 9924 u32 base = 0, pos = 0;
cda4b7d3 9925
d6e4db15 9926 if (on)
cda4b7d3 9927 base = intel_crtc->cursor_addr;
cda4b7d3 9928
6e3c9717 9929 if (x >= intel_crtc->config->pipe_src_w)
d6e4db15
VS		 9930 base = 0;
9931
6e3c9717 9932 if (y >= intel_crtc->config->pipe_src_h)
cda4b7d3
CW		 9933 base = 0;
9934
9935 if (x < 0) {
3dd512fb 9936 if (x + intel_crtc->base.cursor->state->crtc_w <= 0)
cda4b7d3
CW		 9937 base = 0;
9938
9939 pos |= CURSOR_POS_SIGN << CURSOR_X_SHIFT;
9940 x = -x;
9941 }
9942 pos |= x << CURSOR_X_SHIFT;
9943
9944 if (y < 0) {
3dd512fb 9945 if (y + intel_crtc->base.cursor->state->crtc_h <= 0)
cda4b7d3
CW		 9946 base = 0;
9947
9948 pos |= CURSOR_POS_SIGN << CURSOR_Y_SHIFT;
9949 y = -y;
9950 }
9951 pos |= y << CURSOR_Y_SHIFT;
9952
4b0e333e 9953 if (base == 0 && intel_crtc->cursor_base == 0)
cda4b7d3
CW		 9954 return;
9955
5efb3e28
VS		 9956 I915_WRITE(CURPOS(pipe), pos);
9957
4398ad45
VS		 9958 /* ILK+ do this automagically */
9959 if (HAS_GMCH_DISPLAY(dev) &&
8e7d688b 9960 crtc->cursor->state->rotation == BIT(DRM_ROTATE_180)) {
3dd512fb
MR		 9961 base += (intel_crtc->base.cursor->state->crtc_h *
9962 intel_crtc->base.cursor->state->crtc_w - 1) * 4;
4398ad45
VS		 9963 }
9964
8ac54669 9965 if (IS_845G(dev) || IS_I865G(dev))
5efb3e28
VS		 9966 i845_update_cursor(crtc, base);
9967 else
9968 i9xx_update_cursor(crtc, base);
cda4b7d3
CW		 9969}
9970
dc41c154
VS		 9971static bool cursor_size_ok(struct drm_device *dev,
9972 uint32_t width, uint32_t height)
9973{
9974 if (width == 0 || height == 0)
9975 return false;
9976
9977 /*
9978 * 845g/865g are special in that they are only limited by
9979 * the width of their cursors, the height is arbitrary up to
9980 * the precision of the register. Everything else requires
9981 * square cursors, limited to a few power-of-two sizes.
9982 */
9983 if (IS_845G(dev) || IS_I865G(dev)) {
9984 if ((width & 63) != 0)
9985 return false;
9986
9987 if (width > (IS_845G(dev) ? 64 : 512))
9988 return false;
9989
9990 if (height > 1023)
9991 return false;
9992 } else {
9993 switch (width | height) {
9994 case 256:
9995 case 128:
9996 if (IS_GEN2(dev))
9997 return false;
9998 case 64:
9999 break;
10000 default:
10001 return false;
10002 }
10003 }
10004
10005 return true;
10006}
10007
79e53945 10008static void intel_crtc_gamma_set(struct drm_crtc *crtc, u16 *red, u16 *green,
7203425a 10009 u16 *blue, uint32_t start, uint32_t size)
79e53945 10010{
7203425a 10011 int end = (start + size > 256) ? 256 : start + size, i;
79e53945 10012 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
79e53945 10013
7203425a 10014 for (i = start; i < end; i++) {
79e53945
JB		 10015 intel_crtc->lut_r[i] = red[i] >> 8;
10016 intel_crtc->lut_g[i] = green[i] >> 8;
10017 intel_crtc->lut_b[i] = blue[i] >> 8;
10018 }
10019
10020 intel_crtc_load_lut(crtc);
10021}
10022
79e53945
JB		 10023/* VESA 640x480x72Hz mode to set on the pipe */
10024static struct drm_display_mode load_detect_mode = {
10025 DRM_MODE("640x480", DRM_MODE_TYPE_DEFAULT, 31500, 640, 664,
10026 704, 832, 0, 480, 489, 491, 520, 0, DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC),
10027};
10028
a8bb6818
DV		 10029struct drm_framebuffer *
10030__intel_framebuffer_create(struct drm_device *dev,
10031 struct drm_mode_fb_cmd2 *mode_cmd,
10032 struct drm_i915_gem_object *obj)
d2dff872
CW		 10033{
10034 struct intel_framebuffer *intel_fb;
10035 int ret;
10036
10037 intel_fb = kzalloc(sizeof(*intel_fb), GFP_KERNEL);
10038 if (!intel_fb) {
6ccb81f2 10039 drm_gem_object_unreference(&obj->base);
d2dff872
CW		 10040 return ERR_PTR(-ENOMEM);
10041 }
10042
10043 ret = intel_framebuffer_init(dev, intel_fb, mode_cmd, obj);
dd4916c5
DV		 10044 if (ret)
10045 goto err;
d2dff872
CW		 10046
10047 return &intel_fb->base;
dd4916c5 10048err:
6ccb81f2 10049 drm_gem_object_unreference(&obj->base);
dd4916c5
DV		 10050 kfree(intel_fb);
10051
10052 return ERR_PTR(ret);
d2dff872
CW		 10053}
10054
b5ea642a 10055static struct drm_framebuffer *
a8bb6818
DV		 10056intel_framebuffer_create(struct drm_device *dev,
10057 struct drm_mode_fb_cmd2 *mode_cmd,
10058 struct drm_i915_gem_object *obj)
10059{
10060 struct drm_framebuffer *fb;
10061 int ret;
10062
10063 ret = i915_mutex_lock_interruptible(dev);
10064 if (ret)
10065 return ERR_PTR(ret);
10066 fb = __intel_framebuffer_create(dev, mode_cmd, obj);
10067 mutex_unlock(&dev->struct_mutex);
10068
10069 return fb;
10070}
10071
d2dff872
CW		 10072static u32
10073intel_framebuffer_pitch_for_width(int width, int bpp)
10074{
10075 u32 pitch = DIV_ROUND_UP(width * bpp, 8);
10076 return ALIGN(pitch, 64);
10077}
10078
10079static u32
10080intel_framebuffer_size_for_mode(struct drm_display_mode *mode, int bpp)
10081{
10082 u32 pitch = intel_framebuffer_pitch_for_width(mode->hdisplay, bpp);
1267a26b 10083 return PAGE_ALIGN(pitch * mode->vdisplay);
d2dff872
CW		 10084}
10085
10086static struct drm_framebuffer *
10087intel_framebuffer_create_for_mode(struct drm_device *dev,
10088 struct drm_display_mode *mode,
10089 int depth, int bpp)
10090{
10091 struct drm_i915_gem_object *obj;
0fed39bd 10092 struct drm_mode_fb_cmd2 mode_cmd = { 0 };
d2dff872
CW		 10093
10094 obj = i915_gem_alloc_object(dev,
10095 intel_framebuffer_size_for_mode(mode, bpp));
10096 if (obj == NULL)
10097 return ERR_PTR(-ENOMEM);
10098
10099 mode_cmd.width = mode->hdisplay;
10100 mode_cmd.height = mode->vdisplay;
308e5bcb
JB		 10101 mode_cmd.pitches[0] = intel_framebuffer_pitch_for_width(mode_cmd.width,
10102 bpp);
5ca0c34a 10103 mode_cmd.pixel_format = drm_mode_legacy_fb_format(bpp, depth);
d2dff872
CW		 10104
10105 return intel_framebuffer_create(dev, &mode_cmd, obj);
10106}
10107
10108static struct drm_framebuffer *
10109mode_fits_in_fbdev(struct drm_device *dev,
10110 struct drm_display_mode *mode)
10111{
0695726e 10112#ifdef CONFIG_DRM_FBDEV_EMULATION
d2dff872
CW		 10113 struct drm_i915_private *dev_priv = dev->dev_private;
10114 struct drm_i915_gem_object *obj;
10115 struct drm_framebuffer *fb;
10116
4c0e5528 10117 if (!dev_priv->fbdev)
d2dff872
CW		 10118 return NULL;
10119
4c0e5528 10120 if (!dev_priv->fbdev->fb)
d2dff872
CW		 10121 return NULL;
10122
4c0e5528
DV		 10123 obj = dev_priv->fbdev->fb->obj;
10124 BUG_ON(!obj);
10125
8bcd4553 10126 fb = &dev_priv->fbdev->fb->base;
01f2c773
VS		 10127 if (fb->pitches[0] < intel_framebuffer_pitch_for_width(mode->hdisplay,
10128 fb->bits_per_pixel))
d2dff872
CW		 10129 return NULL;
10130
01f2c773 10131 if (obj->base.size < mode->vdisplay * fb->pitches[0])
d2dff872
CW		 10132 return NULL;
10133
10134 return fb;
4520f53a
DV		 10135#else
10136 return NULL;
10137#endif
d2dff872
CW		 10138}
10139
d3a40d1b
ACO		 10140static int intel_modeset_setup_plane_state(struct drm_atomic_state *state,
10141 struct drm_crtc *crtc,
10142 struct drm_display_mode *mode,
10143 struct drm_framebuffer *fb,
10144 int x, int y)
10145{
10146 struct drm_plane_state *plane_state;
10147 int hdisplay, vdisplay;
10148 int ret;
10149
10150 plane_state = drm_atomic_get_plane_state(state, crtc->primary);
10151 if (IS_ERR(plane_state))
10152 return PTR_ERR(plane_state);
10153
10154 if (mode)
10155 drm_crtc_get_hv_timing(mode, &hdisplay, &vdisplay);
10156 else
10157 hdisplay = vdisplay = 0;
10158
10159 ret = drm_atomic_set_crtc_for_plane(plane_state, fb ? crtc : NULL);
10160 if (ret)
10161 return ret;
10162 drm_atomic_set_fb_for_plane(plane_state, fb);
10163 plane_state->crtc_x = 0;
10164 plane_state->crtc_y = 0;
10165 plane_state->crtc_w = hdisplay;
10166 plane_state->crtc_h = vdisplay;
10167 plane_state->src_x = x << 16;
10168 plane_state->src_y = y << 16;
10169 plane_state->src_w = hdisplay << 16;
10170 plane_state->src_h = vdisplay << 16;
10171
10172 return 0;
10173}
10174
d2434ab7 10175bool intel_get_load_detect_pipe(struct drm_connector *connector,
7173188d 10176 struct drm_display_mode *mode,
51fd371b
RC		 10177 struct intel_load_detect_pipe *old,
10178 struct drm_modeset_acquire_ctx *ctx)
79e53945
JB		 10179{
10180 struct intel_crtc *intel_crtc;
d2434ab7
DV		 10181 struct intel_encoder *intel_encoder =
10182 intel_attached_encoder(connector);
79e53945 10183 struct drm_crtc *possible_crtc;
4ef69c7a 10184 struct drm_encoder *encoder = &intel_encoder->base;
79e53945
JB		 10185 struct drm_crtc *crtc = NULL;
10186 struct drm_device *dev = encoder->dev;
94352cf9 10187 struct drm_framebuffer *fb;
51fd371b 10188 struct drm_mode_config *config = &dev->mode_config;
83a57153 10189 struct drm_atomic_state *state = NULL;
944b0c76 10190 struct drm_connector_state *connector_state;
4be07317 10191 struct intel_crtc_state *crtc_state;
51fd371b 10192 int ret, i = -1;
79e53945 10193
d2dff872 10194 DRM_DEBUG_KMS("[CONNECTOR:%d:%s], [ENCODER:%d:%s]\n",
c23cc417 10195 connector->base.id, connector->name,
8e329a03 10196 encoder->base.id, encoder->name);
d2dff872 10197
51fd371b
RC		 10198retry:
10199 ret = drm_modeset_lock(&config->connection_mutex, ctx);
10200 if (ret)
ad3c558f 10201 goto fail;
6e9f798d 10202
79e53945
JB		 10203 /*
10204 * Algorithm gets a little messy:
7a5e4805 10205 *
79e53945
JB		 10206 * - if the connector already has an assigned crtc, use it (but make
10207 * sure it's on first)
7a5e4805 10208 *
79e53945
JB		 10209 * - try to find the first unused crtc that can drive this connector,
10210 * and use that if we find one
79e53945
JB		 10211 */
10212
10213 /* See if we already have a CRTC for this connector */
10214 if (encoder->crtc) {
10215 crtc = encoder->crtc;
8261b191 10216
51fd371b 10217 ret = drm_modeset_lock(&crtc->mutex, ctx);
4d02e2de 10218 if (ret)
ad3c558f 10219 goto fail;
4d02e2de 10220 ret = drm_modeset_lock(&crtc->primary->mutex, ctx);
51fd371b 10221 if (ret)
ad3c558f 10222 goto fail;
7b24056b 10223
24218aac 10224 old->dpms_mode = connector->dpms;
8261b191
CW		 10225 old->load_detect_temp = false;
10226
10227 /* Make sure the crtc and connector are running */
24218aac
DV		 10228 if (connector->dpms != DRM_MODE_DPMS_ON)
10229 connector->funcs->dpms(connector, DRM_MODE_DPMS_ON);
8261b191 10230
7173188d 10231 return true;
79e53945
JB		 10232 }
10233
10234 /* Find an unused one (if possible) */
70e1e0ec 10235 for_each_crtc(dev, possible_crtc) {
79e53945
JB		 10236 i++;
10237 if (!(encoder->possible_crtcs & (1 << i)))
10238 continue;
83d65738 10239 if (possible_crtc->state->enable)
a459249c 10240 continue;
a459249c
VS		 10241
10242 crtc = possible_crtc;
10243 break;
79e53945
JB		 10244 }
10245
10246 /*
10247 * If we didn't find an unused CRTC, don't use any.
10248 */
10249 if (!crtc) {
7173188d 10250 DRM_DEBUG_KMS("no pipe available for load-detect\n");
ad3c558f 10251 goto fail;
79e53945
JB		 10252 }
10253
51fd371b
RC		 10254 ret = drm_modeset_lock(&crtc->mutex, ctx);
10255 if (ret)
ad3c558f 10256 goto fail;
4d02e2de
DV		 10257 ret = drm_modeset_lock(&crtc->primary->mutex, ctx);
10258 if (ret)
ad3c558f 10259 goto fail;
79e53945
JB		 10260
10261 intel_crtc = to_intel_crtc(crtc);
24218aac 10262 old->dpms_mode = connector->dpms;
8261b191 10263 old->load_detect_temp = true;
d2dff872 10264 old->release_fb = NULL;
79e53945 10265
83a57153
ACO		 10266 state = drm_atomic_state_alloc(dev);
10267 if (!state)
10268 return false;
10269
10270 state->acquire_ctx = ctx;
10271
944b0c76
ACO		 10272 connector_state = drm_atomic_get_connector_state(state, connector);
10273 if (IS_ERR(connector_state)) {
10274 ret = PTR_ERR(connector_state);
10275 goto fail;
10276 }
10277
10278 connector_state->crtc = crtc;
10279 connector_state->best_encoder = &intel_encoder->base;
10280
4be07317
ACO		 10281 crtc_state = intel_atomic_get_crtc_state(state, intel_crtc);
10282 if (IS_ERR(crtc_state)) {
10283 ret = PTR_ERR(crtc_state);
10284 goto fail;
10285 }
10286
49d6fa21 10287 crtc_state->base.active = crtc_state->base.enable = true;
4be07317 10288
6492711d
CW		 10289 if (!mode)
10290 mode = &load_detect_mode;
79e53945 10291
d2dff872
CW		 10292 /* We need a framebuffer large enough to accommodate all accesses
10293 * that the plane may generate whilst we perform load detection.
10294 * We can not rely on the fbcon either being present (we get called
10295 * during its initialisation to detect all boot displays, or it may
10296 * not even exist) or that it is large enough to satisfy the
10297 * requested mode.
10298 */
94352cf9
DV		 10299 fb = mode_fits_in_fbdev(dev, mode);
10300 if (fb == NULL) {
d2dff872 10301 DRM_DEBUG_KMS("creating tmp fb for load-detection\n");
94352cf9
DV		 10302 fb = intel_framebuffer_create_for_mode(dev, mode, 24, 32);
10303 old->release_fb = fb;
d2dff872
CW		 10304 } else
10305 DRM_DEBUG_KMS("reusing fbdev for load-detection framebuffer\n");
94352cf9 10306 if (IS_ERR(fb)) {
d2dff872 10307 DRM_DEBUG_KMS("failed to allocate framebuffer for load-detection\n");
412b61d8 10308 goto fail;
79e53945 10309 }
79e53945 10310
d3a40d1b
ACO		 10311 ret = intel_modeset_setup_plane_state(state, crtc, mode, fb, 0, 0);
10312 if (ret)
10313 goto fail;
10314
8c7b5ccb
ACO		 10315 drm_mode_copy(&crtc_state->base.mode, mode);
10316
74c090b1 10317 if (drm_atomic_commit(state)) {
6492711d 10318 DRM_DEBUG_KMS("failed to set mode on load-detect pipe\n");
d2dff872
CW		 10319 if (old->release_fb)
10320 old->release_fb->funcs->destroy(old->release_fb);
412b61d8 10321 goto fail;
79e53945 10322 }
9128b040 10323 crtc->primary->crtc = crtc;
7173188d 10324
79e53945 10325 /* let the connector get through one full cycle before testing */
9d0498a2 10326 intel_wait_for_vblank(dev, intel_crtc->pipe);
7173188d 10327 return true;
412b61d8 10328
ad3c558f 10329fail:
e5d958ef
ACO		 10330 drm_atomic_state_free(state);
10331 state = NULL;
83a57153 10332
51fd371b
RC		 10333 if (ret == -EDEADLK) {
10334 drm_modeset_backoff(ctx);
10335 goto retry;
10336 }
10337
412b61d8 10338 return false;
79e53945
JB		 10339}
10340
d2434ab7 10341void intel_release_load_detect_pipe(struct drm_connector *connector,
49172fee
ACO		 10342 struct intel_load_detect_pipe *old,
10343 struct drm_modeset_acquire_ctx *ctx)
79e53945 10344{
83a57153 10345 struct drm_device *dev = connector->dev;
d2434ab7
DV		 10346 struct intel_encoder *intel_encoder =
10347 intel_attached_encoder(connector);
4ef69c7a 10348 struct drm_encoder *encoder = &intel_encoder->base;
7b24056b 10349 struct drm_crtc *crtc = encoder->crtc;
412b61d8 10350 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
83a57153 10351 struct drm_atomic_state *state;
944b0c76 10352 struct drm_connector_state *connector_state;
4be07317 10353 struct intel_crtc_state *crtc_state;
d3a40d1b 10354 int ret;
79e53945 10355
d2dff872 10356 DRM_DEBUG_KMS("[CONNECTOR:%d:%s], [ENCODER:%d:%s]\n",
c23cc417 10357 connector->base.id, connector->name,
8e329a03 10358 encoder->base.id, encoder->name);
d2dff872 10359
8261b191 10360 if (old->load_detect_temp) {
83a57153 10361 state = drm_atomic_state_alloc(dev);
944b0c76
ACO		 10362 if (!state)
10363 goto fail;
83a57153
ACO		 10364
10365 state->acquire_ctx = ctx;
10366
944b0c76
ACO		 10367 connector_state = drm_atomic_get_connector_state(state, connector);
10368 if (IS_ERR(connector_state))
10369 goto fail;
10370
4be07317
ACO		 10371 crtc_state = intel_atomic_get_crtc_state(state, intel_crtc);
10372 if (IS_ERR(crtc_state))
10373 goto fail;
10374
944b0c76
ACO		 10375 connector_state->best_encoder = NULL;
10376 connector_state->crtc = NULL;
10377
49d6fa21 10378 crtc_state->base.enable = crtc_state->base.active = false;
4be07317 10379
d3a40d1b
ACO		 10380 ret = intel_modeset_setup_plane_state(state, crtc, NULL, NULL,
10381 0, 0);
10382 if (ret)
10383 goto fail;
10384
74c090b1 10385 ret = drm_atomic_commit(state);
2bfb4627
ACO		 10386 if (ret)
10387 goto fail;
d2dff872 10388
36206361
DV		 10389 if (old->release_fb) {
10390 drm_framebuffer_unregister_private(old->release_fb);
10391 drm_framebuffer_unreference(old->release_fb);
10392 }
d2dff872 10393
0622a53c 10394 return;
79e53945
JB		 10395 }
10396
c751ce4f 10397 /* Switch crtc and encoder back off if necessary */
24218aac
DV		 10398 if (old->dpms_mode != DRM_MODE_DPMS_ON)
10399 connector->funcs->dpms(connector, old->dpms_mode);
944b0c76
ACO		 10400
10401 return;
10402fail:
10403 DRM_DEBUG_KMS("Couldn't release load detect pipe.\n");
10404 drm_atomic_state_free(state);
79e53945
JB		 10405}
10406
da4a1efa 10407static int i9xx_pll_refclk(struct drm_device *dev,
5cec258b 10408 const struct intel_crtc_state *pipe_config)
da4a1efa
VS		 10409{
10410 struct drm_i915_private *dev_priv = dev->dev_private;
10411 u32 dpll = pipe_config->dpll_hw_state.dpll;
10412
10413 if ((dpll & PLL_REF_INPUT_MASK) == PLLB_REF_INPUT_SPREADSPECTRUMIN)
e91e941b 10414 return dev_priv->vbt.lvds_ssc_freq;
da4a1efa
VS		 10415 else if (HAS_PCH_SPLIT(dev))
10416 return 120000;
10417 else if (!IS_GEN2(dev))
10418 return 96000;
10419 else
10420 return 48000;
10421}
10422
79e53945 10423/* Returns the clock of the currently programmed mode of the given pipe. */
f1f644dc 10424static void i9xx_crtc_clock_get(struct intel_crtc *crtc,
5cec258b 10425 struct intel_crtc_state *pipe_config)
79e53945 10426{
f1f644dc 10427 struct drm_device *dev = crtc->base.dev;
79e53945 10428 struct drm_i915_private *dev_priv = dev->dev_private;
f1f644dc 10429 int pipe = pipe_config->cpu_transcoder;
293623f7 10430 u32 dpll = pipe_config->dpll_hw_state.dpll;
79e53945
JB		 10431 u32 fp;
10432 intel_clock_t clock;
dccbea3b 10433 int port_clock;
da4a1efa 10434 int refclk = i9xx_pll_refclk(dev, pipe_config);
79e53945
JB		 10435
10436 if ((dpll & DISPLAY_RATE_SELECT_FPA1) == 0)
293623f7 10437 fp = pipe_config->dpll_hw_state.fp0;
79e53945 10438 else
293623f7 10439 fp = pipe_config->dpll_hw_state.fp1;
79e53945
JB		 10440
10441 clock.m1 = (fp & FP_M1_DIV_MASK) >> FP_M1_DIV_SHIFT;
f2b115e6
AJ		 10442 if (IS_PINEVIEW(dev)) {
10443 clock.n = ffs((fp & FP_N_PINEVIEW_DIV_MASK) >> FP_N_DIV_SHIFT) - 1;
10444 clock.m2 = (fp & FP_M2_PINEVIEW_DIV_MASK) >> FP_M2_DIV_SHIFT;
2177832f
SL		 10445 } else {
10446 clock.n = (fp & FP_N_DIV_MASK) >> FP_N_DIV_SHIFT;
10447 clock.m2 = (fp & FP_M2_DIV_MASK) >> FP_M2_DIV_SHIFT;
10448 }
10449
a6c45cf0 10450 if (!IS_GEN2(dev)) {
f2b115e6
AJ		 10451 if (IS_PINEVIEW(dev))
10452 clock.p1 = ffs((dpll & DPLL_FPA01_P1_POST_DIV_MASK_PINEVIEW) >>
10453 DPLL_FPA01_P1_POST_DIV_SHIFT_PINEVIEW);
2177832f
SL		 10454 else
10455 clock.p1 = ffs((dpll & DPLL_FPA01_P1_POST_DIV_MASK) >>
79e53945
JB		 10456 DPLL_FPA01_P1_POST_DIV_SHIFT);
10457
10458 switch (dpll & DPLL_MODE_MASK) {
10459 case DPLLB_MODE_DAC_SERIAL:
10460 clock.p2 = dpll & DPLL_DAC_SERIAL_P2_CLOCK_DIV_5 ?
10461 5 : 10;
10462 break;
10463 case DPLLB_MODE_LVDS:
10464 clock.p2 = dpll & DPLLB_LVDS_P2_CLOCK_DIV_7 ?
10465 7 : 14;
10466 break;
10467 default:
28c97730 10468 DRM_DEBUG_KMS("Unknown DPLL mode %08x in programmed "
79e53945 10469 "mode\n", (int)(dpll & DPLL_MODE_MASK));
f1f644dc 10470 return;
79e53945
JB		 10471 }
10472
ac58c3f0 10473 if (IS_PINEVIEW(dev))
dccbea3b 10474 port_clock = pnv_calc_dpll_params(refclk, &clock);
ac58c3f0 10475 else
dccbea3b 10476 port_clock = i9xx_calc_dpll_params(refclk, &clock);
79e53945 10477 } else {
0fb58223 10478 u32 lvds = IS_I830(dev) ? 0 : I915_READ(LVDS);
b1c560d1 10479 bool is_lvds = (pipe == 1) && (lvds & LVDS_PORT_EN);
79e53945
JB		 10480
10481 if (is_lvds) {
10482 clock.p1 = ffs((dpll & DPLL_FPA01_P1_POST_DIV_MASK_I830_LVDS) >>
10483 DPLL_FPA01_P1_POST_DIV_SHIFT);
b1c560d1
VS		 10484
10485 if (lvds & LVDS_CLKB_POWER_UP)
10486 clock.p2 = 7;
10487 else
10488 clock.p2 = 14;
79e53945
JB		 10489 } else {
10490 if (dpll & PLL_P1_DIVIDE_BY_TWO)
10491 clock.p1 = 2;
10492 else {
10493 clock.p1 = ((dpll & DPLL_FPA01_P1_POST_DIV_MASK_I830) >>
10494 DPLL_FPA01_P1_POST_DIV_SHIFT) + 2;
10495 }
10496 if (dpll & PLL_P2_DIVIDE_BY_4)
10497 clock.p2 = 4;
10498 else
10499 clock.p2 = 2;
79e53945 10500 }
da4a1efa 10501
dccbea3b 10502 port_clock = i9xx_calc_dpll_params(refclk, &clock);
79e53945
JB		 10503 }
10504
18442d08
VS		 10505 /*
10506 * This value includes pixel_multiplier. We will use
241bfc38 10507 * port_clock to compute adjusted_mode.crtc_clock in the
18442d08
VS		 10508 * encoder's get_config() function.
10509 */
dccbea3b 10510 pipe_config->port_clock = port_clock;
f1f644dc
JB		 10511}
10512
6878da05
VS		 10513int intel_dotclock_calculate(int link_freq,
10514 const struct intel_link_m_n *m_n)
f1f644dc 10515{
f1f644dc
JB		 10516 /*
10517 * The calculation for the data clock is:
1041a02f 10518 * pixel_clock = ((m/n)*(link_clock * nr_lanes))/bpp
f1f644dc 10519 * But we want to avoid losing precison if possible, so:
1041a02f 10520 * pixel_clock = ((m * link_clock * nr_lanes)/(n*bpp))
f1f644dc
JB		 10521 *
10522 * and the link clock is simpler:
1041a02f 10523 * link_clock = (m * link_clock) / n
f1f644dc
JB		 10524 */
10525
6878da05
VS		 10526 if (!m_n->link_n)
10527 return 0;
f1f644dc 10528
6878da05
VS		 10529 return div_u64((u64)m_n->link_m * link_freq, m_n->link_n);
10530}
f1f644dc 10531
18442d08 10532static void ironlake_pch_clock_get(struct intel_crtc *crtc,
5cec258b 10533 struct intel_crtc_state *pipe_config)
6878da05
VS		 10534{
10535 struct drm_device *dev = crtc->base.dev;
79e53945 10536
18442d08
VS		 10537 /* read out port_clock from the DPLL */
10538 i9xx_crtc_clock_get(crtc, pipe_config);
f1f644dc 10539
f1f644dc 10540 /*
18442d08 10541 * This value does not include pixel_multiplier.
241bfc38 10542 * We will check that port_clock and adjusted_mode.crtc_clock
18442d08
VS		 10543 * agree once we know their relationship in the encoder's
10544 * get_config() function.
79e53945 10545 */
2d112de7 10546 pipe_config->base.adjusted_mode.crtc_clock =
18442d08
VS		 10547 intel_dotclock_calculate(intel_fdi_link_freq(dev) * 10000,
10548 &pipe_config->fdi_m_n);
79e53945
JB		 10549}
10550
10551/** Returns the currently programmed mode of the given pipe. */
10552struct drm_display_mode *intel_crtc_mode_get(struct drm_device *dev,
10553 struct drm_crtc *crtc)
10554{
548f245b 10555 struct drm_i915_private *dev_priv = dev->dev_private;
79e53945 10556 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6e3c9717 10557 enum transcoder cpu_transcoder = intel_crtc->config->cpu_transcoder;
79e53945 10558 struct drm_display_mode *mode;
5cec258b 10559 struct intel_crtc_state pipe_config;
fe2b8f9d
PZ		 10560 int htot = I915_READ(HTOTAL(cpu_transcoder));
10561 int hsync = I915_READ(HSYNC(cpu_transcoder));
10562 int vtot = I915_READ(VTOTAL(cpu_transcoder));
10563 int vsync = I915_READ(VSYNC(cpu_transcoder));
293623f7 10564 enum pipe pipe = intel_crtc->pipe;
79e53945
JB		 10565
10566 mode = kzalloc(sizeof(*mode), GFP_KERNEL);
10567 if (!mode)
10568 return NULL;
10569
f1f644dc
JB		 10570 /*
10571 * Construct a pipe_config sufficient for getting the clock info
10572 * back out of crtc_clock_get.
10573 *
10574 * Note, if LVDS ever uses a non-1 pixel multiplier, we'll need
10575 * to use a real value here instead.
10576 */
293623f7 10577 pipe_config.cpu_transcoder = (enum transcoder) pipe;
f1f644dc 10578 pipe_config.pixel_multiplier = 1;
293623f7
VS		 10579 pipe_config.dpll_hw_state.dpll = I915_READ(DPLL(pipe));
10580 pipe_config.dpll_hw_state.fp0 = I915_READ(FP0(pipe));
10581 pipe_config.dpll_hw_state.fp1 = I915_READ(FP1(pipe));
f1f644dc
JB		 10582 i9xx_crtc_clock_get(intel_crtc, &pipe_config);
10583
773ae034 10584 mode->clock = pipe_config.port_clock / pipe_config.pixel_multiplier;
79e53945
JB		 10585 mode->hdisplay = (htot & 0xffff) + 1;
10586 mode->htotal = ((htot & 0xffff0000) >> 16) + 1;
10587 mode->hsync_start = (hsync & 0xffff) + 1;
10588 mode->hsync_end = ((hsync & 0xffff0000) >> 16) + 1;
10589 mode->vdisplay = (vtot & 0xffff) + 1;
10590 mode->vtotal = ((vtot & 0xffff0000) >> 16) + 1;
10591 mode->vsync_start = (vsync & 0xffff) + 1;
10592 mode->vsync_end = ((vsync & 0xffff0000) >> 16) + 1;
10593
10594 drm_mode_set_name(mode);
79e53945
JB		 10595
10596 return mode;
10597}
10598
f047e395
CW		 10599void intel_mark_busy(struct drm_device *dev)
10600{
c67a470b
PZ		 10601 struct drm_i915_private *dev_priv = dev->dev_private;
10602
f62a0076
CW		 10603 if (dev_priv->mm.busy)
10604 return;
10605
43694d69 10606 intel_runtime_pm_get(dev_priv);
c67a470b 10607 i915_update_gfx_val(dev_priv);
43cf3bf0
CW		 10608 if (INTEL_INFO(dev)->gen >= 6)
10609 gen6_rps_busy(dev_priv);
f62a0076 10610 dev_priv->mm.busy = true;
f047e395
CW		 10611}
10612
10613void intel_mark_idle(struct drm_device *dev)
652c393a 10614{
c67a470b 10615 struct drm_i915_private *dev_priv = dev->dev_private;
652c393a 10616
f62a0076
CW		 10617 if (!dev_priv->mm.busy)
10618 return;
10619
10620 dev_priv->mm.busy = false;
10621
3d13ef2e 10622 if (INTEL_INFO(dev)->gen >= 6)
b29c19b6 10623 gen6_rps_idle(dev->dev_private);
bb4cdd53 10624
43694d69 10625 intel_runtime_pm_put(dev_priv);
652c393a
JB		 10626}
10627
79e53945
JB		 10628static void intel_crtc_destroy(struct drm_crtc *crtc)
10629{
10630 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
67e77c5a
DV		 10631 struct drm_device *dev = crtc->dev;
10632 struct intel_unpin_work *work;
67e77c5a 10633
5e2d7afc 10634 spin_lock_irq(&dev->event_lock);
67e77c5a
DV		 10635 work = intel_crtc->unpin_work;
10636 intel_crtc->unpin_work = NULL;
5e2d7afc 10637 spin_unlock_irq(&dev->event_lock);
67e77c5a
DV		 10638
10639 if (work) {
10640 cancel_work_sync(&work->work);
10641 kfree(work);
10642 }
79e53945
JB		 10643
10644 drm_crtc_cleanup(crtc);
67e77c5a 10645
79e53945
JB		 10646 kfree(intel_crtc);
10647}
10648
6b95a207
KH		 10649static void intel_unpin_work_fn(struct work_struct *__work)
10650{
10651 struct intel_unpin_work *work =
10652 container_of(__work, struct intel_unpin_work, work);
a9ff8714
VS		 10653 struct intel_crtc *crtc = to_intel_crtc(work->crtc);
10654 struct drm_device *dev = crtc->base.dev;
10655 struct drm_plane *primary = crtc->base.primary;
6b95a207 10656
b4a98e57 10657 mutex_lock(&dev->struct_mutex);
a9ff8714 10658 intel_unpin_fb_obj(work->old_fb, primary->state);
05394f39 10659 drm_gem_object_unreference(&work->pending_flip_obj->base);
d9e86c0e 10660
f06cc1b9 10661 if (work->flip_queued_req)
146d84f0 10662 i915_gem_request_assign(&work->flip_queued_req, NULL);
b4a98e57
CW		 10663 mutex_unlock(&dev->struct_mutex);
10664
a9ff8714 10665 intel_frontbuffer_flip_complete(dev, to_intel_plane(primary)->frontbuffer_bit);
89ed88ba 10666 drm_framebuffer_unreference(work->old_fb);
f99d7069 10667
a9ff8714
VS		 10668 BUG_ON(atomic_read(&crtc->unpin_work_count) == 0);
10669 atomic_dec(&crtc->unpin_work_count);
b4a98e57 10670
6b95a207
KH		 10671 kfree(work);
10672}
10673
1afe3e9d 10674static void do_intel_finish_page_flip(struct drm_device *dev,
49b14a5c 10675 struct drm_crtc *crtc)
6b95a207 10676{
6b95a207
KH		 10677 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
10678 struct intel_unpin_work *work;
6b95a207
KH		 10679 unsigned long flags;
10680
10681 /* Ignore early vblank irqs */
10682 if (intel_crtc == NULL)
10683 return;
10684
f326038a
DV		 10685 /*
10686 * This is called both by irq handlers and the reset code (to complete
10687 * lost pageflips) so needs the full irqsave spinlocks.
10688 */
6b95a207
KH		 10689 spin_lock_irqsave(&dev->event_lock, flags);
10690 work = intel_crtc->unpin_work;
e7d841ca
CW		 10691
10692 /* Ensure we don't miss a work->pending update ... */
10693 smp_rmb();
10694
10695 if (work == NULL || atomic_read(&work->pending) < INTEL_FLIP_COMPLETE) {
6b95a207
KH		 10696 spin_unlock_irqrestore(&dev->event_lock, flags);
10697 return;
10698 }
10699
d6bbafa1 10700 page_flip_completed(intel_crtc);
0af7e4df 10701
6b95a207 10702 spin_unlock_irqrestore(&dev->event_lock, flags);
6b95a207
KH		 10703}
10704
1afe3e9d
JB		 10705void intel_finish_page_flip(struct drm_device *dev, int pipe)
10706{
fbee40df 10707 struct drm_i915_private *dev_priv = dev->dev_private;
1afe3e9d
JB		 10708 struct drm_crtc *crtc = dev_priv->pipe_to_crtc_mapping[pipe];
10709
49b14a5c 10710 do_intel_finish_page_flip(dev, crtc);
1afe3e9d
JB		 10711}
10712
10713void intel_finish_page_flip_plane(struct drm_device *dev, int plane)
10714{
fbee40df 10715 struct drm_i915_private *dev_priv = dev->dev_private;
1afe3e9d
JB		 10716 struct drm_crtc *crtc = dev_priv->plane_to_crtc_mapping[plane];
10717
49b14a5c 10718 do_intel_finish_page_flip(dev, crtc);
1afe3e9d
JB		 10719}
10720
75f7f3ec
VS		 10721/* Is 'a' after or equal to 'b'? */
10722static bool g4x_flip_count_after_eq(u32 a, u32 b)
10723{
10724 return !((a - b) & 0x80000000);
10725}
10726
10727static bool page_flip_finished(struct intel_crtc *crtc)
10728{
10729 struct drm_device *dev = crtc->base.dev;
10730 struct drm_i915_private *dev_priv = dev->dev_private;
10731
bdfa7542
VS		 10732 if (i915_reset_in_progress(&dev_priv->gpu_error) ||
10733 crtc->reset_counter != atomic_read(&dev_priv->gpu_error.reset_counter))
10734 return true;
10735
75f7f3ec
VS		 10736 /*
10737 * The relevant registers doen't exist on pre-ctg.
10738 * As the flip done interrupt doesn't trigger for mmio
10739 * flips on gmch platforms, a flip count check isn't
10740 * really needed there. But since ctg has the registers,
10741 * include it in the check anyway.
10742 */
10743 if (INTEL_INFO(dev)->gen < 5 && !IS_G4X(dev))
10744 return true;
10745
10746 /*
10747 * A DSPSURFLIVE check isn't enough in case the mmio and CS flips
10748 * used the same base address. In that case the mmio flip might
10749 * have completed, but the CS hasn't even executed the flip yet.
10750 *
10751 * A flip count check isn't enough as the CS might have updated
10752 * the base address just after start of vblank, but before we
10753 * managed to process the interrupt. This means we'd complete the
10754 * CS flip too soon.
10755 *
10756 * Combining both checks should get us a good enough result. It may
10757 * still happen that the CS flip has been executed, but has not
10758 * yet actually completed. But in case the base address is the same
10759 * anyway, we don't really care.
10760 */
10761 return (I915_READ(DSPSURFLIVE(crtc->plane)) & ~0xfff) ==
10762 crtc->unpin_work->gtt_offset &&
10763 g4x_flip_count_after_eq(I915_READ(PIPE_FLIPCOUNT_GM45(crtc->pipe)),
10764 crtc->unpin_work->flip_count);
10765}
10766
6b95a207
KH		 10767void intel_prepare_page_flip(struct drm_device *dev, int plane)
10768{
fbee40df 10769 struct drm_i915_private *dev_priv = dev->dev_private;
6b95a207
KH		 10770 struct intel_crtc *intel_crtc =
10771 to_intel_crtc(dev_priv->plane_to_crtc_mapping[plane]);
10772 unsigned long flags;
10773
f326038a
DV		 10774
10775 /*
10776 * This is called both by irq handlers and the reset code (to complete
10777 * lost pageflips) so needs the full irqsave spinlocks.
10778 *
10779 * NB: An MMIO update of the plane base pointer will also
e7d841ca
CW		 10780 * generate a page-flip completion irq, i.e. every modeset
10781 * is also accompanied by a spurious intel_prepare_page_flip().
10782 */
6b95a207 10783 spin_lock_irqsave(&dev->event_lock, flags);
75f7f3ec 10784 if (intel_crtc->unpin_work && page_flip_finished(intel_crtc))
e7d841ca 10785 atomic_inc_not_zero(&intel_crtc->unpin_work->pending);
6b95a207
KH		 10786 spin_unlock_irqrestore(&dev->event_lock, flags);
10787}
10788
eba905b2 10789static inline void intel_mark_page_flip_active(struct intel_crtc *intel_crtc)
e7d841ca
CW		 10790{
10791 /* Ensure that the work item is consistent when activating it ... */
10792 smp_wmb();
10793 atomic_set(&intel_crtc->unpin_work->pending, INTEL_FLIP_PENDING);
10794 /* and that it is marked active as soon as the irq could fire. */
10795 smp_wmb();
10796}
10797
8c9f3aaf
JB		 10798static int intel_gen2_queue_flip(struct drm_device *dev,
10799 struct drm_crtc *crtc,
10800 struct drm_framebuffer *fb,
ed8d1975 10801 struct drm_i915_gem_object *obj,
6258fbe2 10802 struct drm_i915_gem_request *req,
ed8d1975 10803 uint32_t flags)
8c9f3aaf 10804{
6258fbe2 10805 struct intel_engine_cs *ring = req->ring;
8c9f3aaf 10806 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
8c9f3aaf
JB		 10807 u32 flip_mask;
10808 int ret;
10809
5fb9de1a 10810 ret = intel_ring_begin(req, 6);
8c9f3aaf 10811 if (ret)
4fa62c89 10812 return ret;
8c9f3aaf
JB		 10813
10814 /* Can't queue multiple flips, so wait for the previous
10815 * one to finish before executing the next.
10816 */
10817 if (intel_crtc->plane)
10818 flip_mask = MI_WAIT_FOR_PLANE_B_FLIP;
10819 else
10820 flip_mask = MI_WAIT_FOR_PLANE_A_FLIP;
6d90c952
DV		 10821 intel_ring_emit(ring, MI_WAIT_FOR_EVENT | flip_mask);
10822 intel_ring_emit(ring, MI_NOOP);
10823 intel_ring_emit(ring, MI_DISPLAY_FLIP |
10824 MI_DISPLAY_FLIP_PLANE(intel_crtc->plane));
10825 intel_ring_emit(ring, fb->pitches[0]);
75f7f3ec 10826 intel_ring_emit(ring, intel_crtc->unpin_work->gtt_offset);
6d90c952 10827 intel_ring_emit(ring, 0); /* aux display base address, unused */
e7d841ca
CW		 10828
10829 intel_mark_page_flip_active(intel_crtc);
83d4092b 10830 return 0;
8c9f3aaf
JB		 10831}
10832
10833static int intel_gen3_queue_flip(struct drm_device *dev,
10834 struct drm_crtc *crtc,
10835 struct drm_framebuffer *fb,
ed8d1975 10836 struct drm_i915_gem_object *obj,
6258fbe2 10837 struct drm_i915_gem_request *req,
ed8d1975 10838 uint32_t flags)
8c9f3aaf 10839{
6258fbe2 10840 struct intel_engine_cs *ring = req->ring;
8c9f3aaf 10841 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
8c9f3aaf
JB		 10842 u32 flip_mask;
10843 int ret;
10844
5fb9de1a 10845 ret = intel_ring_begin(req, 6);
8c9f3aaf 10846 if (ret)
4fa62c89 10847 return ret;
8c9f3aaf
JB		 10848
10849 if (intel_crtc->plane)
10850 flip_mask = MI_WAIT_FOR_PLANE_B_FLIP;
10851 else
10852 flip_mask = MI_WAIT_FOR_PLANE_A_FLIP;
6d90c952
DV		 10853 intel_ring_emit(ring, MI_WAIT_FOR_EVENT | flip_mask);
10854 intel_ring_emit(ring, MI_NOOP);
10855 intel_ring_emit(ring, MI_DISPLAY_FLIP_I915 |
10856 MI_DISPLAY_FLIP_PLANE(intel_crtc->plane));
10857 intel_ring_emit(ring, fb->pitches[0]);
75f7f3ec 10858 intel_ring_emit(ring, intel_crtc->unpin_work->gtt_offset);
6d90c952
DV		 10859 intel_ring_emit(ring, MI_NOOP);
10860
e7d841ca 10861 intel_mark_page_flip_active(intel_crtc);
83d4092b 10862 return 0;
8c9f3aaf
JB		 10863}
10864
10865static int intel_gen4_queue_flip(struct drm_device *dev,
10866 struct drm_crtc *crtc,
10867 struct drm_framebuffer *fb,
ed8d1975 10868 struct drm_i915_gem_object *obj,
6258fbe2 10869 struct drm_i915_gem_request *req,
ed8d1975 10870 uint32_t flags)
8c9f3aaf 10871{
6258fbe2 10872 struct intel_engine_cs *ring = req->ring;
8c9f3aaf
JB		 10873 struct drm_i915_private *dev_priv = dev->dev_private;
10874 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
10875 uint32_t pf, pipesrc;
10876 int ret;
10877
5fb9de1a 10878 ret = intel_ring_begin(req, 4);
8c9f3aaf 10879 if (ret)
4fa62c89 10880 return ret;
8c9f3aaf
JB		 10881
10882 /* i965+ uses the linear or tiled offsets from the
10883 * Display Registers (which do not change across a page-flip)
10884 * so we need only reprogram the base address.
10885 */
6d90c952
DV		 10886 intel_ring_emit(ring, MI_DISPLAY_FLIP |
10887 MI_DISPLAY_FLIP_PLANE(intel_crtc->plane));
10888 intel_ring_emit(ring, fb->pitches[0]);
75f7f3ec 10889 intel_ring_emit(ring, intel_crtc->unpin_work->gtt_offset |
c2c75131 10890 obj->tiling_mode);
8c9f3aaf
JB		 10891
10892 /* XXX Enabling the panel-fitter across page-flip is so far
10893 * untested on non-native modes, so ignore it for now.
10894 * pf = I915_READ(pipe == 0 ? PFA_CTL_1 : PFB_CTL_1) & PF_ENABLE;
10895 */
10896 pf = 0;
10897 pipesrc = I915_READ(PIPESRC(intel_crtc->pipe)) & 0x0fff0fff;
6d90c952 10898 intel_ring_emit(ring, pf | pipesrc);
e7d841ca
CW		 10899
10900 intel_mark_page_flip_active(intel_crtc);
83d4092b 10901 return 0;
8c9f3aaf
JB		 10902}
10903
10904static int intel_gen6_queue_flip(struct drm_device *dev,
10905 struct drm_crtc *crtc,
10906 struct drm_framebuffer *fb,
ed8d1975 10907 struct drm_i915_gem_object *obj,
6258fbe2 10908 struct drm_i915_gem_request *req,
ed8d1975 10909 uint32_t flags)
8c9f3aaf 10910{
6258fbe2 10911 struct intel_engine_cs *ring = req->ring;
8c9f3aaf
JB		 10912 struct drm_i915_private *dev_priv = dev->dev_private;
10913 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
10914 uint32_t pf, pipesrc;
10915 int ret;
10916
5fb9de1a 10917 ret = intel_ring_begin(req, 4);
8c9f3aaf 10918 if (ret)
4fa62c89 10919 return ret;
8c9f3aaf 10920
6d90c952
DV		 10921 intel_ring_emit(ring, MI_DISPLAY_FLIP |
10922 MI_DISPLAY_FLIP_PLANE(intel_crtc->plane));
10923 intel_ring_emit(ring, fb->pitches[0] | obj->tiling_mode);
75f7f3ec 10924 intel_ring_emit(ring, intel_crtc->unpin_work->gtt_offset);
8c9f3aaf 10925
dc257cf1
DV		 10926 /* Contrary to the suggestions in the documentation,
10927 * "Enable Panel Fitter" does not seem to be required when page
10928 * flipping with a non-native mode, and worse causes a normal
10929 * modeset to fail.
10930 * pf = I915_READ(PF_CTL(intel_crtc->pipe)) & PF_ENABLE;
10931 */
10932 pf = 0;
8c9f3aaf 10933 pipesrc = I915_READ(PIPESRC(intel_crtc->pipe)) & 0x0fff0fff;
6d90c952 10934 intel_ring_emit(ring, pf | pipesrc);
e7d841ca
CW		 10935
10936 intel_mark_page_flip_active(intel_crtc);
83d4092b 10937 return 0;
8c9f3aaf
JB		 10938}
10939
7c9017e5
JB		 10940static int intel_gen7_queue_flip(struct drm_device *dev,
10941 struct drm_crtc *crtc,
10942 struct drm_framebuffer *fb,
ed8d1975 10943 struct drm_i915_gem_object *obj,
6258fbe2 10944 struct drm_i915_gem_request *req,
ed8d1975 10945 uint32_t flags)
7c9017e5 10946{
6258fbe2 10947 struct intel_engine_cs *ring = req->ring;
7c9017e5 10948 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
cb05d8de 10949 uint32_t plane_bit = 0;
ffe74d75
CW		 10950 int len, ret;
10951
eba905b2 10952 switch (intel_crtc->plane) {
cb05d8de
DV		 10953 case PLANE_A:
10954 plane_bit = MI_DISPLAY_FLIP_IVB_PLANE_A;
10955 break;
10956 case PLANE_B:
10957 plane_bit = MI_DISPLAY_FLIP_IVB_PLANE_B;
10958 break;
10959 case PLANE_C:
10960 plane_bit = MI_DISPLAY_FLIP_IVB_PLANE_C;
10961 break;
10962 default:
10963 WARN_ONCE(1, "unknown plane in flip command\n");
4fa62c89 10964 return -ENODEV;
cb05d8de
DV		 10965 }
10966
ffe74d75 10967 len = 4;
f476828a 10968 if (ring->id == RCS) {
ffe74d75 10969 len += 6;
f476828a
DL		 10970 /*
10971 * On Gen 8, SRM is now taking an extra dword to accommodate
10972 * 48bits addresses, and we need a NOOP for the batch size to
10973 * stay even.
10974 */
10975 if (IS_GEN8(dev))
10976 len += 2;
10977 }
ffe74d75 10978
f66fab8e
VS		 10979 /*
10980 * BSpec MI_DISPLAY_FLIP for IVB:
10981 * "The full packet must be contained within the same cache line."
10982 *
10983 * Currently the LRI+SRM+MI_DISPLAY_FLIP all fit within the same
10984 * cacheline, if we ever start emitting more commands before
10985 * the MI_DISPLAY_FLIP we may need to first emit everything else,
10986 * then do the cacheline alignment, and finally emit the
10987 * MI_DISPLAY_FLIP.
10988 */
bba09b12 10989 ret = intel_ring_cacheline_align(req);
f66fab8e 10990 if (ret)
4fa62c89 10991 return ret;
f66fab8e 10992
5fb9de1a 10993 ret = intel_ring_begin(req, len);
7c9017e5 10994 if (ret)
4fa62c89 10995 return ret;
7c9017e5 10996
ffe74d75
CW		 10997 /* Unmask the flip-done completion message. Note that the bspec says that
10998 * we should do this for both the BCS and RCS, and that we must not unmask
10999 * more than one flip event at any time (or ensure that one flip message
11000 * can be sent by waiting for flip-done prior to queueing new flips).
11001 * Experimentation says that BCS works despite DERRMR masking all
11002 * flip-done completion events and that unmasking all planes at once
11003 * for the RCS also doesn't appear to drop events. Setting the DERRMR
11004 * to zero does lead to lockups within MI_DISPLAY_FLIP.
11005 */
11006 if (ring->id == RCS) {
11007 intel_ring_emit(ring, MI_LOAD_REGISTER_IMM(1));
11008 intel_ring_emit(ring, DERRMR);
11009 intel_ring_emit(ring, ~(DERRMR_PIPEA_PRI_FLIP_DONE |
11010 DERRMR_PIPEB_PRI_FLIP_DONE |
11011 DERRMR_PIPEC_PRI_FLIP_DONE));
f476828a 11012 if (IS_GEN8(dev))
f1afe24f 11013 intel_ring_emit(ring, MI_STORE_REGISTER_MEM_GEN8 |
f476828a
DL		 11014 MI_SRM_LRM_GLOBAL_GTT);
11015 else
f1afe24f 11016 intel_ring_emit(ring, MI_STORE_REGISTER_MEM |
f476828a 11017 MI_SRM_LRM_GLOBAL_GTT);
ffe74d75
CW		 11018 intel_ring_emit(ring, DERRMR);
11019 intel_ring_emit(ring, ring->scratch.gtt_offset + 256);
f476828a
DL		 11020 if (IS_GEN8(dev)) {
11021 intel_ring_emit(ring, 0);
11022 intel_ring_emit(ring, MI_NOOP);
11023 }
ffe74d75
CW		 11024 }
11025
cb05d8de 11026 intel_ring_emit(ring, MI_DISPLAY_FLIP_I915 | plane_bit);
01f2c773 11027 intel_ring_emit(ring, (fb->pitches[0] | obj->tiling_mode));
75f7f3ec 11028 intel_ring_emit(ring, intel_crtc->unpin_work->gtt_offset);
7c9017e5 11029 intel_ring_emit(ring, (MI_NOOP));
e7d841ca
CW		 11030
11031 intel_mark_page_flip_active(intel_crtc);
83d4092b 11032 return 0;
7c9017e5
JB		 11033}
11034
84c33a64
SG		 11035static bool use_mmio_flip(struct intel_engine_cs *ring,
11036 struct drm_i915_gem_object *obj)
11037{
11038 /*
11039 * This is not being used for older platforms, because
11040 * non-availability of flip done interrupt forces us to use
11041 * CS flips. Older platforms derive flip done using some clever
11042 * tricks involving the flip_pending status bits and vblank irqs.
11043 * So using MMIO flips there would disrupt this mechanism.
11044 */
11045
8e09bf83
CW		 11046 if (ring == NULL)
11047 return true;
11048
84c33a64
SG		 11049 if (INTEL_INFO(ring->dev)->gen < 5)
11050 return false;
11051
11052 if (i915.use_mmio_flip < 0)
11053 return false;
11054 else if (i915.use_mmio_flip > 0)
11055 return true;
14bf993e
OM		 11056 else if (i915.enable_execlists)
11057 return true;
84c33a64 11058 else
b4716185 11059 return ring != i915_gem_request_get_ring(obj->last_write_req);
84c33a64
SG		 11060}
11061
ff944564
DL		 11062static void skl_do_mmio_flip(struct intel_crtc *intel_crtc)
11063{
11064 struct drm_device *dev = intel_crtc->base.dev;
11065 struct drm_i915_private *dev_priv = dev->dev_private;
11066 struct drm_framebuffer *fb = intel_crtc->base.primary->fb;
ff944564
DL		 11067 const enum pipe pipe = intel_crtc->pipe;
11068 u32 ctl, stride;
11069
11070 ctl = I915_READ(PLANE_CTL(pipe, 0));
11071 ctl &= ~PLANE_CTL_TILED_MASK;
2ebef630
TU		 11072 switch (fb->modifier[0]) {
11073 case DRM_FORMAT_MOD_NONE:
11074 break;
11075 case I915_FORMAT_MOD_X_TILED:
ff944564 11076 ctl |= PLANE_CTL_TILED_X;
2ebef630
TU		 11077 break;
11078 case I915_FORMAT_MOD_Y_TILED:
11079 ctl |= PLANE_CTL_TILED_Y;
11080 break;
11081 case I915_FORMAT_MOD_Yf_TILED:
11082 ctl |= PLANE_CTL_TILED_YF;
11083 break;
11084 default:
11085 MISSING_CASE(fb->modifier[0]);
11086 }
ff944564
DL		 11087
11088 /*
11089 * The stride is either expressed as a multiple of 64 bytes chunks for
11090 * linear buffers or in number of tiles for tiled buffers.
11091 */
2ebef630
TU		 11092 stride = fb->pitches[0] /
11093 intel_fb_stride_alignment(dev, fb->modifier[0],
11094 fb->pixel_format);
ff944564
DL		 11095
11096 /*
11097 * Both PLANE_CTL and PLANE_STRIDE are not updated on vblank but on
11098 * PLANE_SURF updates, the update is then guaranteed to be atomic.
11099 */
11100 I915_WRITE(PLANE_CTL(pipe, 0), ctl);
11101 I915_WRITE(PLANE_STRIDE(pipe, 0), stride);
11102
11103 I915_WRITE(PLANE_SURF(pipe, 0), intel_crtc->unpin_work->gtt_offset);
11104 POSTING_READ(PLANE_SURF(pipe, 0));
11105}
11106
11107static void ilk_do_mmio_flip(struct intel_crtc *intel_crtc)
84c33a64
SG		 11108{
11109 struct drm_device *dev = intel_crtc->base.dev;
11110 struct drm_i915_private *dev_priv = dev->dev_private;
11111 struct intel_framebuffer *intel_fb =
11112 to_intel_framebuffer(intel_crtc->base.primary->fb);
11113 struct drm_i915_gem_object *obj = intel_fb->obj;
11114 u32 dspcntr;
11115 u32 reg;
11116
84c33a64
SG		 11117 reg = DSPCNTR(intel_crtc->plane);
11118 dspcntr = I915_READ(reg);
11119
c5d97472
DL		 11120 if (obj->tiling_mode != I915_TILING_NONE)
11121 dspcntr |= DISPPLANE_TILED;
11122 else
11123 dspcntr &= ~DISPPLANE_TILED;
11124
84c33a64
SG		 11125 I915_WRITE(reg, dspcntr);
11126
11127 I915_WRITE(DSPSURF(intel_crtc->plane),
11128 intel_crtc->unpin_work->gtt_offset);
11129 POSTING_READ(DSPSURF(intel_crtc->plane));
84c33a64 11130
ff944564
DL		 11131}
11132
11133/*
11134 * XXX: This is the temporary way to update the plane registers until we get
11135 * around to using the usual plane update functions for MMIO flips
11136 */
11137static void intel_do_mmio_flip(struct intel_crtc *intel_crtc)
11138{
11139 struct drm_device *dev = intel_crtc->base.dev;
ff944564
DL		 11140
11141 intel_mark_page_flip_active(intel_crtc);
11142
34e0adbb 11143 intel_pipe_update_start(intel_crtc);
ff944564
DL		 11144
11145 if (INTEL_INFO(dev)->gen >= 9)
11146 skl_do_mmio_flip(intel_crtc);
11147 else
11148 /* use_mmio_flip() retricts MMIO flips to ilk+ */
11149 ilk_do_mmio_flip(intel_crtc);
11150
34e0adbb 11151 intel_pipe_update_end(intel_crtc);
84c33a64
SG		 11152}
11153
9362c7c5 11154static void intel_mmio_flip_work_func(struct work_struct *work)
84c33a64 11155{
b2cfe0ab
CW		 11156 struct intel_mmio_flip *mmio_flip =
11157 container_of(work, struct intel_mmio_flip, work);
84c33a64 11158
eed29a5b
DV		 11159 if (mmio_flip->req)
11160 WARN_ON(__i915_wait_request(mmio_flip->req,
b2cfe0ab 11161 mmio_flip->crtc->reset_counter,
bcafc4e3
CW		 11162 false, NULL,
11163 &mmio_flip->i915->rps.mmioflips));
84c33a64 11164
b2cfe0ab
CW		 11165 intel_do_mmio_flip(mmio_flip->crtc);
11166
eed29a5b 11167 i915_gem_request_unreference__unlocked(mmio_flip->req);
b2cfe0ab 11168 kfree(mmio_flip);
84c33a64
SG		 11169}
11170
11171static int intel_queue_mmio_flip(struct drm_device *dev,
11172 struct drm_crtc *crtc,
11173 struct drm_framebuffer *fb,
11174 struct drm_i915_gem_object *obj,
11175 struct intel_engine_cs *ring,
11176 uint32_t flags)
11177{
b2cfe0ab
CW		 11178 struct intel_mmio_flip *mmio_flip;
11179
11180 mmio_flip = kmalloc(sizeof(*mmio_flip), GFP_KERNEL);
11181 if (mmio_flip == NULL)
11182 return -ENOMEM;
84c33a64 11183
bcafc4e3 11184 mmio_flip->i915 = to_i915(dev);
eed29a5b 11185 mmio_flip->req = i915_gem_request_reference(obj->last_write_req);
b2cfe0ab 11186 mmio_flip->crtc = to_intel_crtc(crtc);
536f5b5e 11187
b2cfe0ab
CW		 11188 INIT_WORK(&mmio_flip->work, intel_mmio_flip_work_func);
11189 schedule_work(&mmio_flip->work);
84c33a64 11190
84c33a64
SG		 11191 return 0;
11192}
11193
8c9f3aaf
JB		 11194static int intel_default_queue_flip(struct drm_device *dev,
11195 struct drm_crtc *crtc,
11196 struct drm_framebuffer *fb,
ed8d1975 11197 struct drm_i915_gem_object *obj,
6258fbe2 11198 struct drm_i915_gem_request *req,
ed8d1975 11199 uint32_t flags)
8c9f3aaf
JB		 11200{
11201 return -ENODEV;
11202}
11203
d6bbafa1
CW		 11204static bool __intel_pageflip_stall_check(struct drm_device *dev,
11205 struct drm_crtc *crtc)
11206{
11207 struct drm_i915_private *dev_priv = dev->dev_private;
11208 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
11209 struct intel_unpin_work *work = intel_crtc->unpin_work;
11210 u32 addr;
11211
11212 if (atomic_read(&work->pending) >= INTEL_FLIP_COMPLETE)
11213 return true;
11214
908565c2
CW		 11215 if (atomic_read(&work->pending) < INTEL_FLIP_PENDING)
11216 return false;
11217
d6bbafa1
CW		 11218 if (!work->enable_stall_check)
11219 return false;
11220
11221 if (work->flip_ready_vblank == 0) {
3a8a946e
DV		 11222 if (work->flip_queued_req &&
11223 !i915_gem_request_completed(work->flip_queued_req, true))
d6bbafa1
CW		 11224 return false;
11225
1e3feefd 11226 work->flip_ready_vblank = drm_crtc_vblank_count(crtc);
d6bbafa1
CW		 11227 }
11228
1e3feefd 11229 if (drm_crtc_vblank_count(crtc) - work->flip_ready_vblank < 3)
d6bbafa1
CW		 11230 return false;
11231
11232 /* Potential stall - if we see that the flip has happened,
11233 * assume a missed interrupt. */
11234 if (INTEL_INFO(dev)->gen >= 4)
11235 addr = I915_HI_DISPBASE(I915_READ(DSPSURF(intel_crtc->plane)));
11236 else
11237 addr = I915_READ(DSPADDR(intel_crtc->plane));
11238
11239 /* There is a potential issue here with a false positive after a flip
11240 * to the same address. We could address this by checking for a
11241 * non-incrementing frame counter.
11242 */
11243 return addr == work->gtt_offset;
11244}
11245
11246void intel_check_page_flip(struct drm_device *dev, int pipe)
11247{
11248 struct drm_i915_private *dev_priv = dev->dev_private;
11249 struct drm_crtc *crtc = dev_priv->pipe_to_crtc_mapping[pipe];
11250 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6ad790c0 11251 struct intel_unpin_work *work;
f326038a 11252
6c51d46f 11253 WARN_ON(!in_interrupt());
d6bbafa1
CW		 11254
11255 if (crtc == NULL)
11256 return;
11257
f326038a 11258 spin_lock(&dev->event_lock);
6ad790c0
CW		 11259 work = intel_crtc->unpin_work;
11260 if (work != NULL && __intel_pageflip_stall_check(dev, crtc)) {
d6bbafa1 11261 WARN_ONCE(1, "Kicking stuck page flip: queued at %d, now %d\n",
6ad790c0 11262 work->flip_queued_vblank, drm_vblank_count(dev, pipe));
d6bbafa1 11263 page_flip_completed(intel_crtc);
6ad790c0 11264 work = NULL;
d6bbafa1 11265 }
6ad790c0
CW		 11266 if (work != NULL &&
11267 drm_vblank_count(dev, pipe) - work->flip_queued_vblank > 1)
11268 intel_queue_rps_boost_for_request(dev, work->flip_queued_req);
f326038a 11269 spin_unlock(&dev->event_lock);
d6bbafa1
CW		 11270}
11271
6b95a207
KH		 11272static int intel_crtc_page_flip(struct drm_crtc *crtc,
11273 struct drm_framebuffer *fb,
ed8d1975
KP		 11274 struct drm_pending_vblank_event *event,
11275 uint32_t page_flip_flags)
6b95a207
KH		 11276{
11277 struct drm_device *dev = crtc->dev;
11278 struct drm_i915_private *dev_priv = dev->dev_private;
f4510a27 11279 struct drm_framebuffer *old_fb = crtc->primary->fb;
2ff8fde1 11280 struct drm_i915_gem_object *obj = intel_fb_obj(fb);
6b95a207 11281 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
455a6808 11282 struct drm_plane *primary = crtc->primary;
a071fa00 11283 enum pipe pipe = intel_crtc->pipe;
6b95a207 11284 struct intel_unpin_work *work;
a4872ba6 11285 struct intel_engine_cs *ring;
cf5d8a46 11286 bool mmio_flip;
91af127f 11287 struct drm_i915_gem_request *request = NULL;
52e68630 11288 int ret;
6b95a207 11289
2ff8fde1
MR		 11290 /*
11291 * drm_mode_page_flip_ioctl() should already catch this, but double
11292 * check to be safe. In the future we may enable pageflipping from
11293 * a disabled primary plane.
11294 */
11295 if (WARN_ON(intel_fb_obj(old_fb) == NULL))
11296 return -EBUSY;
11297
e6a595d2 11298 /* Can't change pixel format via MI display flips. */
f4510a27 11299 if (fb->pixel_format != crtc->primary->fb->pixel_format)
e6a595d2
VS		 11300 return -EINVAL;
11301
11302 /*
11303 * TILEOFF/LINOFF registers can't be changed via MI display flips.
11304 * Note that pitch changes could also affect these register.
11305 */
11306 if (INTEL_INFO(dev)->gen > 3 &&
f4510a27
MR		 11307 (fb->offsets[0] != crtc->primary->fb->offsets[0] ||
11308 fb->pitches[0] != crtc->primary->fb->pitches[0]))
e6a595d2
VS		 11309 return -EINVAL;
11310
f900db47
CW		 11311 if (i915_terminally_wedged(&dev_priv->gpu_error))
11312 goto out_hang;
11313
b14c5679 11314 work = kzalloc(sizeof(*work), GFP_KERNEL);
6b95a207
KH		 11315 if (work == NULL)
11316 return -ENOMEM;
11317
6b95a207 11318 work->event = event;
b4a98e57 11319 work->crtc = crtc;
ab8d6675 11320 work->old_fb = old_fb;
6b95a207
KH		 11321 INIT_WORK(&work->work, intel_unpin_work_fn);
11322
87b6b101 11323 ret = drm_crtc_vblank_get(crtc);
7317c75e
JB		 11324 if (ret)
11325 goto free_work;
11326
6b95a207 11327 /* We borrow the event spin lock for protecting unpin_work */
5e2d7afc 11328 spin_lock_irq(&dev->event_lock);
6b95a207 11329 if (intel_crtc->unpin_work) {
d6bbafa1
CW		 11330 /* Before declaring the flip queue wedged, check if
11331 * the hardware completed the operation behind our backs.
11332 */
11333 if (__intel_pageflip_stall_check(dev, crtc)) {
11334 DRM_DEBUG_DRIVER("flip queue: previous flip completed, continuing\n");
11335 page_flip_completed(intel_crtc);
11336 } else {
11337 DRM_DEBUG_DRIVER("flip queue: crtc already busy\n");
5e2d7afc 11338 spin_unlock_irq(&dev->event_lock);
468f0b44 11339
d6bbafa1
CW		 11340 drm_crtc_vblank_put(crtc);
11341 kfree(work);
11342 return -EBUSY;
11343 }
6b95a207
KH		 11344 }
11345 intel_crtc->unpin_work = work;
5e2d7afc 11346 spin_unlock_irq(&dev->event_lock);
6b95a207 11347
b4a98e57
CW		 11348 if (atomic_read(&intel_crtc->unpin_work_count) >= 2)
11349 flush_workqueue(dev_priv->wq);
11350
75dfca80 11351 /* Reference the objects for the scheduled work. */
ab8d6675 11352 drm_framebuffer_reference(work->old_fb);
05394f39 11353 drm_gem_object_reference(&obj->base);
6b95a207 11354
f4510a27 11355 crtc->primary->fb = fb;
afd65eb4 11356 update_state_fb(crtc->primary);
1ed1f968 11357
e1f99ce6 11358 work->pending_flip_obj = obj;
e1f99ce6 11359
89ed88ba
CW		 11360 ret = i915_mutex_lock_interruptible(dev);
11361 if (ret)
11362 goto cleanup;
11363
b4a98e57 11364 atomic_inc(&intel_crtc->unpin_work_count);
10d83730 11365 intel_crtc->reset_counter = atomic_read(&dev_priv->gpu_error.reset_counter);
e1f99ce6 11366
75f7f3ec 11367 if (INTEL_INFO(dev)->gen >= 5 || IS_G4X(dev))
a071fa00 11368 work->flip_count = I915_READ(PIPE_FLIPCOUNT_GM45(pipe)) + 1;
75f7f3ec 11369
4fa62c89
VS		 11370 if (IS_VALLEYVIEW(dev)) {
11371 ring = &dev_priv->ring[BCS];
ab8d6675 11372 if (obj->tiling_mode != intel_fb_obj(work->old_fb)->tiling_mode)
8e09bf83
CW		 11373 /* vlv: DISPLAY_FLIP fails to change tiling */
11374 ring = NULL;
48bf5b2d 11375 } else if (IS_IVYBRIDGE(dev) || IS_HASWELL(dev)) {
2a92d5bc 11376 ring = &dev_priv->ring[BCS];
4fa62c89 11377 } else if (INTEL_INFO(dev)->gen >= 7) {
b4716185 11378 ring = i915_gem_request_get_ring(obj->last_write_req);
4fa62c89
VS		 11379 if (ring == NULL || ring->id != RCS)
11380 ring = &dev_priv->ring[BCS];
11381 } else {
11382 ring = &dev_priv->ring[RCS];
11383 }
11384
cf5d8a46
CW		 11385 mmio_flip = use_mmio_flip(ring, obj);
11386
11387 /* When using CS flips, we want to emit semaphores between rings.
11388 * However, when using mmio flips we will create a task to do the
11389 * synchronisation, so all we want here is to pin the framebuffer
11390 * into the display plane and skip any waits.
11391 */
82bc3b2d 11392 ret = intel_pin_and_fence_fb_obj(crtc->primary, fb,
cf5d8a46 11393 crtc->primary->state,
91af127f 11394 mmio_flip ? i915_gem_request_get_ring(obj->last_write_req) : ring, &request);
8c9f3aaf
JB		 11395 if (ret)
11396 goto cleanup_pending;
6b95a207 11397
121920fa
TU		 11398 work->gtt_offset = intel_plane_obj_offset(to_intel_plane(primary), obj)
11399 + intel_crtc->dspaddr_offset;
4fa62c89 11400
cf5d8a46 11401 if (mmio_flip) {
84c33a64
SG		 11402 ret = intel_queue_mmio_flip(dev, crtc, fb, obj, ring,
11403 page_flip_flags);
d6bbafa1
CW		 11404 if (ret)
11405 goto cleanup_unpin;
11406
f06cc1b9
JH		 11407 i915_gem_request_assign(&work->flip_queued_req,
11408 obj->last_write_req);
d6bbafa1 11409 } else {
6258fbe2
JH		 11410 if (!request) {
11411 ret = i915_gem_request_alloc(ring, ring->default_context, &request);
11412 if (ret)
11413 goto cleanup_unpin;
11414 }
11415
11416 ret = dev_priv->display.queue_flip(dev, crtc, fb, obj, request,
d6bbafa1
CW		 11417 page_flip_flags);
11418 if (ret)
11419 goto cleanup_unpin;
11420
6258fbe2 11421 i915_gem_request_assign(&work->flip_queued_req, request);
d6bbafa1
CW		 11422 }
11423
91af127f 11424 if (request)
75289874 11425 i915_add_request_no_flush(request);
91af127f 11426
1e3feefd 11427 work->flip_queued_vblank = drm_crtc_vblank_count(crtc);
d6bbafa1 11428 work->enable_stall_check = true;
4fa62c89 11429
ab8d6675 11430 i915_gem_track_fb(intel_fb_obj(work->old_fb), obj,
a9ff8714 11431 to_intel_plane(primary)->frontbuffer_bit);
c80ac854 11432 mutex_unlock(&dev->struct_mutex);
a071fa00 11433
4e1e26f1 11434 intel_fbc_disable_crtc(intel_crtc);
a9ff8714
VS		 11435 intel_frontbuffer_flip_prepare(dev,
11436 to_intel_plane(primary)->frontbuffer_bit);
6b95a207 11437
e5510fac
JB		 11438 trace_i915_flip_request(intel_crtc->plane, obj);
11439
6b95a207 11440 return 0;
96b099fd 11441
4fa62c89 11442cleanup_unpin:
82bc3b2d 11443 intel_unpin_fb_obj(fb, crtc->primary->state);
8c9f3aaf 11444cleanup_pending:
91af127f
JH		 11445 if (request)
11446 i915_gem_request_cancel(request);
b4a98e57 11447 atomic_dec(&intel_crtc->unpin_work_count);
89ed88ba
CW		 11448 mutex_unlock(&dev->struct_mutex);
11449cleanup:
f4510a27 11450 crtc->primary->fb = old_fb;
afd65eb4 11451 update_state_fb(crtc->primary);
89ed88ba
CW		 11452
11453 drm_gem_object_unreference_unlocked(&obj->base);
ab8d6675 11454 drm_framebuffer_unreference(work->old_fb);
96b099fd 11455
5e2d7afc 11456 spin_lock_irq(&dev->event_lock);
96b099fd 11457 intel_crtc->unpin_work = NULL;
5e2d7afc 11458 spin_unlock_irq(&dev->event_lock);
96b099fd 11459
87b6b101 11460 drm_crtc_vblank_put(crtc);
7317c75e 11461free_work:
96b099fd
CW		 11462 kfree(work);
11463
f900db47 11464 if (ret == -EIO) {
02e0efb5
ML		 11465 struct drm_atomic_state *state;
11466 struct drm_plane_state *plane_state;
11467
f900db47 11468out_hang:
02e0efb5
ML		 11469 state = drm_atomic_state_alloc(dev);
11470 if (!state)
11471 return -ENOMEM;
11472 state->acquire_ctx = drm_modeset_legacy_acquire_ctx(crtc);
11473
11474retry:
11475 plane_state = drm_atomic_get_plane_state(state, primary);
11476 ret = PTR_ERR_OR_ZERO(plane_state);
11477 if (!ret) {
11478 drm_atomic_set_fb_for_plane(plane_state, fb);
11479
11480 ret = drm_atomic_set_crtc_for_plane(plane_state, crtc);
11481 if (!ret)
11482 ret = drm_atomic_commit(state);
11483 }
11484
11485 if (ret == -EDEADLK) {
11486 drm_modeset_backoff(state->acquire_ctx);
11487 drm_atomic_state_clear(state);
11488 goto retry;
11489 }
11490
11491 if (ret)
11492 drm_atomic_state_free(state);
11493
f0d3dad3 11494 if (ret == 0 && event) {
5e2d7afc 11495 spin_lock_irq(&dev->event_lock);
a071fa00 11496 drm_send_vblank_event(dev, pipe, event);
5e2d7afc 11497 spin_unlock_irq(&dev->event_lock);
f0d3dad3 11498 }
f900db47 11499 }
96b099fd 11500 return ret;
6b95a207
KH		 11501}
11502
da20eabd
ML		 11503
11504/**
11505 * intel_wm_need_update - Check whether watermarks need updating
11506 * @plane: drm plane
11507 * @state: new plane state
11508 *
11509 * Check current plane state versus the new one to determine whether
11510 * watermarks need to be recalculated.
11511 *
11512 * Returns true or false.
11513 */
11514static bool intel_wm_need_update(struct drm_plane *plane,
11515 struct drm_plane_state *state)
11516{
11517 /* Update watermarks on tiling changes. */
11518 if (!plane->state->fb || !state->fb ||
11519 plane->state->fb->modifier[0] != state->fb->modifier[0] ||
11520 plane->state->rotation != state->rotation)
11521 return true;
11522
11523 if (plane->state->crtc_w != state->crtc_w)
11524 return true;
11525
11526 return false;
11527}
11528
11529int intel_plane_atomic_calc_changes(struct drm_crtc_state *crtc_state,
11530 struct drm_plane_state *plane_state)
11531{
11532 struct drm_crtc *crtc = crtc_state->crtc;
11533 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
11534 struct drm_plane *plane = plane_state->plane;
11535 struct drm_device *dev = crtc->dev;
11536 struct drm_i915_private *dev_priv = dev->dev_private;
11537 struct intel_plane_state *old_plane_state =
11538 to_intel_plane_state(plane->state);
11539 int idx = intel_crtc->base.base.id, ret;
11540 int i = drm_plane_index(plane);
11541 bool mode_changed = needs_modeset(crtc_state);
11542 bool was_crtc_enabled = crtc->state->active;
11543 bool is_crtc_enabled = crtc_state->active;
11544
11545 bool turn_off, turn_on, visible, was_visible;
11546 struct drm_framebuffer *fb = plane_state->fb;
11547
11548 if (crtc_state && INTEL_INFO(dev)->gen >= 9 &&
11549 plane->type != DRM_PLANE_TYPE_CURSOR) {
11550 ret = skl_update_scaler_plane(
11551 to_intel_crtc_state(crtc_state),
11552 to_intel_plane_state(plane_state));
11553 if (ret)
11554 return ret;
11555 }
11556
11557 /*
11558 * Disabling a plane is always okay; we just need to update
11559 * fb tracking in a special way since cleanup_fb() won't
11560 * get called by the plane helpers.
11561 */
11562 if (old_plane_state->base.fb && !fb)
11563 intel_crtc->atomic.disabled_planes |= 1 << i;
11564
da20eabd
ML		 11565 was_visible = old_plane_state->visible;
11566 visible = to_intel_plane_state(plane_state)->visible;
11567
11568 if (!was_crtc_enabled && WARN_ON(was_visible))
11569 was_visible = false;
11570
11571 if (!is_crtc_enabled && WARN_ON(visible))
11572 visible = false;
11573
11574 if (!was_visible && !visible)
11575 return 0;
11576
11577 turn_off = was_visible && (!visible || mode_changed);
11578 turn_on = visible && (!was_visible || mode_changed);
11579
11580 DRM_DEBUG_ATOMIC("[CRTC:%i] has [PLANE:%i] with fb %i\n", idx,
11581 plane->base.id, fb ? fb->base.id : -1);
11582
11583 DRM_DEBUG_ATOMIC("[PLANE:%i] visible %i -> %i, off %i, on %i, ms %i\n",
11584 plane->base.id, was_visible, visible,
11585 turn_off, turn_on, mode_changed);
11586
852eb00d 11587 if (turn_on) {
f015c551 11588 intel_crtc->atomic.update_wm_pre = true;
852eb00d
VS		 11589 /* must disable cxsr around plane enable/disable */
11590 if (plane->type != DRM_PLANE_TYPE_CURSOR) {
11591 intel_crtc->atomic.disable_cxsr = true;
11592 /* to potentially re-enable cxsr */
11593 intel_crtc->atomic.wait_vblank = true;
11594 intel_crtc->atomic.update_wm_post = true;
11595 }
11596 } else if (turn_off) {
f015c551 11597 intel_crtc->atomic.update_wm_post = true;
852eb00d
VS		 11598 /* must disable cxsr around plane enable/disable */
11599 if (plane->type != DRM_PLANE_TYPE_CURSOR) {
11600 if (is_crtc_enabled)
11601 intel_crtc->atomic.wait_vblank = true;
11602 intel_crtc->atomic.disable_cxsr = true;
11603 }
11604 } else if (intel_wm_need_update(plane, plane_state)) {
f015c551 11605 intel_crtc->atomic.update_wm_pre = true;
852eb00d 11606 }
da20eabd 11607
8be6ca85 11608 if (visible || was_visible)
a9ff8714
VS		 11609 intel_crtc->atomic.fb_bits |=
11610 to_intel_plane(plane)->frontbuffer_bit;
11611
da20eabd
ML		 11612 switch (plane->type) {
11613 case DRM_PLANE_TYPE_PRIMARY:
da20eabd
ML		 11614 intel_crtc->atomic.wait_for_flips = true;
11615 intel_crtc->atomic.pre_disable_primary = turn_off;
11616 intel_crtc->atomic.post_enable_primary = turn_on;
11617
066cf55b
RV		 11618 if (turn_off) {
11619 /*
11620 * FIXME: Actually if we will still have any other
11621 * plane enabled on the pipe we could let IPS enabled
11622 * still, but for now lets consider that when we make
11623 * primary invisible by setting DSPCNTR to 0 on
11624 * update_primary_plane function IPS needs to be
11625 * disable.
11626 */
11627 intel_crtc->atomic.disable_ips = true;
11628
da20eabd 11629 intel_crtc->atomic.disable_fbc = true;
066cf55b 11630 }
da20eabd
ML		 11631
11632 /*
11633 * FBC does not work on some platforms for rotated
11634 * planes, so disable it when rotation is not 0 and
11635 * update it when rotation is set back to 0.
11636 *
11637 * FIXME: This is redundant with the fbc update done in
11638 * the primary plane enable function except that that
11639 * one is done too late. We eventually need to unify
11640 * this.
11641 */
11642
11643 if (visible &&
11644 INTEL_INFO(dev)->gen <= 4 && !IS_G4X(dev) &&
11645 dev_priv->fbc.crtc == intel_crtc &&
11646 plane_state->rotation != BIT(DRM_ROTATE_0))
11647 intel_crtc->atomic.disable_fbc = true;
11648
11649 /*
11650 * BDW signals flip done immediately if the plane
11651 * is disabled, even if the plane enable is already
11652 * armed to occur at the next vblank :(
11653 */
11654 if (turn_on && IS_BROADWELL(dev))
11655 intel_crtc->atomic.wait_vblank = true;
11656
11657 intel_crtc->atomic.update_fbc |= visible || mode_changed;
11658 break;
11659 case DRM_PLANE_TYPE_CURSOR:
da20eabd
ML		 11660 break;
11661 case DRM_PLANE_TYPE_OVERLAY:
d032ffa0 11662 if (turn_off && !mode_changed) {
da20eabd
ML		 11663 intel_crtc->atomic.wait_vblank = true;
11664 intel_crtc->atomic.update_sprite_watermarks |=
11665 1 << i;
11666 }
da20eabd
ML		 11667 }
11668 return 0;
11669}
11670
6d3a1ce7
ML		 11671static bool encoders_cloneable(const struct intel_encoder *a,
11672 const struct intel_encoder *b)
11673{
11674 /* masks could be asymmetric, so check both ways */
11675 return a == b || (a->cloneable & (1 << b->type) &&
11676 b->cloneable & (1 << a->type));
11677}
11678
11679static bool check_single_encoder_cloning(struct drm_atomic_state *state,
11680 struct intel_crtc *crtc,
11681 struct intel_encoder *encoder)
11682{
11683 struct intel_encoder *source_encoder;
11684 struct drm_connector *connector;
11685 struct drm_connector_state *connector_state;
11686 int i;
11687
11688 for_each_connector_in_state(state, connector, connector_state, i) {
11689 if (connector_state->crtc != &crtc->base)
11690 continue;
11691
11692 source_encoder =
11693 to_intel_encoder(connector_state->best_encoder);
11694 if (!encoders_cloneable(encoder, source_encoder))
11695 return false;
11696 }
11697
11698 return true;
11699}
11700
11701static bool check_encoder_cloning(struct drm_atomic_state *state,
11702 struct intel_crtc *crtc)
11703{
11704 struct intel_encoder *encoder;
11705 struct drm_connector *connector;
11706 struct drm_connector_state *connector_state;
11707 int i;
11708
11709 for_each_connector_in_state(state, connector, connector_state, i) {
11710 if (connector_state->crtc != &crtc->base)
11711 continue;
11712
11713 encoder = to_intel_encoder(connector_state->best_encoder);
11714 if (!check_single_encoder_cloning(state, crtc, encoder))
11715 return false;
11716 }
11717
11718 return true;
11719}
11720
11721static int intel_crtc_atomic_check(struct drm_crtc *crtc,
11722 struct drm_crtc_state *crtc_state)
11723{
cf5a15be 11724 struct drm_device *dev = crtc->dev;
ad421372 11725 struct drm_i915_private *dev_priv = dev->dev_private;
6d3a1ce7 11726 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
cf5a15be
ML		 11727 struct intel_crtc_state *pipe_config =
11728 to_intel_crtc_state(crtc_state);
6d3a1ce7 11729 struct drm_atomic_state *state = crtc_state->state;
4d20cd86 11730 int ret;
6d3a1ce7
ML		 11731 bool mode_changed = needs_modeset(crtc_state);
11732
11733 if (mode_changed && !check_encoder_cloning(state, intel_crtc)) {
11734 DRM_DEBUG_KMS("rejecting invalid cloning configuration\n");
11735 return -EINVAL;
11736 }
11737
852eb00d
VS		 11738 if (mode_changed && !crtc_state->active)
11739 intel_crtc->atomic.update_wm_post = true;
eddfcbcd 11740
ad421372
ML		 11741 if (mode_changed && crtc_state->enable &&
11742 dev_priv->display.crtc_compute_clock &&
11743 !WARN_ON(pipe_config->shared_dpll != DPLL_ID_PRIVATE)) {
11744 ret = dev_priv->display.crtc_compute_clock(intel_crtc,
11745 pipe_config);
11746 if (ret)
11747 return ret;
11748 }
11749
e435d6e5
ML		 11750 ret = 0;
11751 if (INTEL_INFO(dev)->gen >= 9) {
11752 if (mode_changed)
11753 ret = skl_update_scaler_crtc(pipe_config);
11754
11755 if (!ret)
11756 ret = intel_atomic_setup_scalers(dev, intel_crtc,
11757 pipe_config);
11758 }
11759
11760 return ret;
6d3a1ce7
ML		 11761}
11762
65b38e0d 11763static const struct drm_crtc_helper_funcs intel_helper_funcs = {
f6e5b160
CW		 11764 .mode_set_base_atomic = intel_pipe_set_base_atomic,
11765 .load_lut = intel_crtc_load_lut,
ea2c67bb
MR		 11766 .atomic_begin = intel_begin_crtc_commit,
11767 .atomic_flush = intel_finish_crtc_commit,
6d3a1ce7 11768 .atomic_check = intel_crtc_atomic_check,
f6e5b160
CW		 11769};
11770
d29b2f9d
ACO		 11771static void intel_modeset_update_connector_atomic_state(struct drm_device *dev)
11772{
11773 struct intel_connector *connector;
11774
11775 for_each_intel_connector(dev, connector) {
11776 if (connector->base.encoder) {
11777 connector->base.state->best_encoder =
11778 connector->base.encoder;
11779 connector->base.state->crtc =
11780 connector->base.encoder->crtc;
11781 } else {
11782 connector->base.state->best_encoder = NULL;
11783 connector->base.state->crtc = NULL;
11784 }
11785 }
11786}
11787
050f7aeb 11788static void
eba905b2 11789connected_sink_compute_bpp(struct intel_connector *connector,
5cec258b 11790 struct intel_crtc_state *pipe_config)
050f7aeb
DV		 11791{
11792 int bpp = pipe_config->pipe_bpp;
11793
11794 DRM_DEBUG_KMS("[CONNECTOR:%d:%s] checking for sink bpp constrains\n",
11795 connector->base.base.id,
c23cc417 11796 connector->base.name);
050f7aeb
DV		 11797
11798 /* Don't use an invalid EDID bpc value */
11799 if (connector->base.display_info.bpc &&
11800 connector->base.display_info.bpc * 3 < bpp) {
11801 DRM_DEBUG_KMS("clamping display bpp (was %d) to EDID reported max of %d\n",
11802 bpp, connector->base.display_info.bpc*3);
11803 pipe_config->pipe_bpp = connector->base.display_info.bpc*3;
11804 }
11805
11806 /* Clamp bpp to 8 on screens without EDID 1.4 */
11807 if (connector->base.display_info.bpc == 0 && bpp > 24) {
11808 DRM_DEBUG_KMS("clamping display bpp (was %d) to default limit of 24\n",
11809 bpp);
11810 pipe_config->pipe_bpp = 24;
11811 }
11812}
11813
4e53c2e0 11814static int
050f7aeb 11815compute_baseline_pipe_bpp(struct intel_crtc *crtc,
5cec258b 11816 struct intel_crtc_state *pipe_config)
4e53c2e0 11817{
050f7aeb 11818 struct drm_device *dev = crtc->base.dev;
1486017f 11819 struct drm_atomic_state *state;
da3ced29
ACO		 11820 struct drm_connector *connector;
11821 struct drm_connector_state *connector_state;
1486017f 11822 int bpp, i;
4e53c2e0 11823
d328c9d7 11824 if ((IS_G4X(dev) || IS_VALLEYVIEW(dev)))
4e53c2e0 11825 bpp = 10*3;
d328c9d7
DV		 11826 else if (INTEL_INFO(dev)->gen >= 5)
11827 bpp = 12*3;
11828 else
11829 bpp = 8*3;
11830
4e53c2e0 11831
4e53c2e0
DV		 11832 pipe_config->pipe_bpp = bpp;
11833
1486017f
ACO		 11834 state = pipe_config->base.state;
11835
4e53c2e0 11836 /* Clamp display bpp to EDID value */
da3ced29
ACO		 11837 for_each_connector_in_state(state, connector, connector_state, i) {
11838 if (connector_state->crtc != &crtc->base)
4e53c2e0
DV		 11839 continue;
11840
da3ced29
ACO		 11841 connected_sink_compute_bpp(to_intel_connector(connector),
11842 pipe_config);
4e53c2e0
DV		 11843 }
11844
11845 return bpp;
11846}
11847
644db711
DV		 11848static void intel_dump_crtc_timings(const struct drm_display_mode *mode)
11849{
11850 DRM_DEBUG_KMS("crtc timings: %d %d %d %d %d %d %d %d %d, "
11851 "type: 0x%x flags: 0x%x\n",
1342830c 11852 mode->crtc_clock,
644db711
DV		 11853 mode->crtc_hdisplay, mode->crtc_hsync_start,
11854 mode->crtc_hsync_end, mode->crtc_htotal,
11855 mode->crtc_vdisplay, mode->crtc_vsync_start,
11856 mode->crtc_vsync_end, mode->crtc_vtotal, mode->type, mode->flags);
11857}
11858
c0b03411 11859static void intel_dump_pipe_config(struct intel_crtc *crtc,
5cec258b 11860 struct intel_crtc_state *pipe_config,
c0b03411
DV		 11861 const char *context)
11862{
6a60cd87
CK		 11863 struct drm_device *dev = crtc->base.dev;
11864 struct drm_plane *plane;
11865 struct intel_plane *intel_plane;
11866 struct intel_plane_state *state;
11867 struct drm_framebuffer *fb;
11868
11869 DRM_DEBUG_KMS("[CRTC:%d]%s config %p for pipe %c\n", crtc->base.base.id,
11870 context, pipe_config, pipe_name(crtc->pipe));
c0b03411
DV		 11871
11872 DRM_DEBUG_KMS("cpu_transcoder: %c\n", transcoder_name(pipe_config->cpu_transcoder));
11873 DRM_DEBUG_KMS("pipe bpp: %i, dithering: %i\n",
11874 pipe_config->pipe_bpp, pipe_config->dither);
11875 DRM_DEBUG_KMS("fdi/pch: %i, lanes: %i, gmch_m: %u, gmch_n: %u, link_m: %u, link_n: %u, tu: %u\n",
11876 pipe_config->has_pch_encoder,
11877 pipe_config->fdi_lanes,
11878 pipe_config->fdi_m_n.gmch_m, pipe_config->fdi_m_n.gmch_n,
11879 pipe_config->fdi_m_n.link_m, pipe_config->fdi_m_n.link_n,
11880 pipe_config->fdi_m_n.tu);
90a6b7b0 11881 DRM_DEBUG_KMS("dp: %i, lanes: %i, gmch_m: %u, gmch_n: %u, link_m: %u, link_n: %u, tu: %u\n",
eb14cb74 11882 pipe_config->has_dp_encoder,
90a6b7b0 11883 pipe_config->lane_count,
eb14cb74
VS		 11884 pipe_config->dp_m_n.gmch_m, pipe_config->dp_m_n.gmch_n,
11885 pipe_config->dp_m_n.link_m, pipe_config->dp_m_n.link_n,
11886 pipe_config->dp_m_n.tu);
b95af8be 11887
90a6b7b0 11888 DRM_DEBUG_KMS("dp: %i, lanes: %i, gmch_m2: %u, gmch_n2: %u, link_m2: %u, link_n2: %u, tu2: %u\n",
b95af8be 11889 pipe_config->has_dp_encoder,
90a6b7b0 11890 pipe_config->lane_count,
b95af8be
VK		 11891 pipe_config->dp_m2_n2.gmch_m,
11892 pipe_config->dp_m2_n2.gmch_n,
11893 pipe_config->dp_m2_n2.link_m,
11894 pipe_config->dp_m2_n2.link_n,
11895 pipe_config->dp_m2_n2.tu);
11896
55072d19
DV		 11897 DRM_DEBUG_KMS("audio: %i, infoframes: %i\n",
11898 pipe_config->has_audio,
11899 pipe_config->has_infoframe);
11900
c0b03411 11901 DRM_DEBUG_KMS("requested mode:\n");
2d112de7 11902 drm_mode_debug_printmodeline(&pipe_config->base.mode);
c0b03411 11903 DRM_DEBUG_KMS("adjusted mode:\n");
2d112de7
ACO		 11904 drm_mode_debug_printmodeline(&pipe_config->base.adjusted_mode);
11905 intel_dump_crtc_timings(&pipe_config->base.adjusted_mode);
d71b8d4a 11906 DRM_DEBUG_KMS("port clock: %d\n", pipe_config->port_clock);
37327abd
VS		 11907 DRM_DEBUG_KMS("pipe src size: %dx%d\n",
11908 pipe_config->pipe_src_w, pipe_config->pipe_src_h);
0ec463d3
TU		 11909 DRM_DEBUG_KMS("num_scalers: %d, scaler_users: 0x%x, scaler_id: %d\n",
11910 crtc->num_scalers,
11911 pipe_config->scaler_state.scaler_users,
11912 pipe_config->scaler_state.scaler_id);
c0b03411
DV		 11913 DRM_DEBUG_KMS("gmch pfit: control: 0x%08x, ratios: 0x%08x, lvds border: 0x%08x\n",
11914 pipe_config->gmch_pfit.control,
11915 pipe_config->gmch_pfit.pgm_ratios,
11916 pipe_config->gmch_pfit.lvds_border_bits);
fd4daa9c 11917 DRM_DEBUG_KMS("pch pfit: pos: 0x%08x, size: 0x%08x, %s\n",
c0b03411 11918 pipe_config->pch_pfit.pos,
fd4daa9c
CW		 11919 pipe_config->pch_pfit.size,
11920 pipe_config->pch_pfit.enabled ? "enabled" : "disabled");
42db64ef 11921 DRM_DEBUG_KMS("ips: %i\n", pipe_config->ips_enabled);
cf532bb2 11922 DRM_DEBUG_KMS("double wide: %i\n", pipe_config->double_wide);
6a60cd87 11923
415ff0f6 11924 if (IS_BROXTON(dev)) {
05712c15 11925 DRM_DEBUG_KMS("ddi_pll_sel: %u; dpll_hw_state: ebb0: 0x%x, ebb4: 0x%x,"
415ff0f6 11926 "pll0: 0x%x, pll1: 0x%x, pll2: 0x%x, pll3: 0x%x, "
c8453338 11927 "pll6: 0x%x, pll8: 0x%x, pll9: 0x%x, pll10: 0x%x, pcsdw12: 0x%x\n",
415ff0f6
TU		 11928 pipe_config->ddi_pll_sel,
11929 pipe_config->dpll_hw_state.ebb0,
05712c15 11930 pipe_config->dpll_hw_state.ebb4,
415ff0f6
TU		 11931 pipe_config->dpll_hw_state.pll0,
11932 pipe_config->dpll_hw_state.pll1,
11933 pipe_config->dpll_hw_state.pll2,
11934 pipe_config->dpll_hw_state.pll3,
11935 pipe_config->dpll_hw_state.pll6,
11936 pipe_config->dpll_hw_state.pll8,
05712c15 11937 pipe_config->dpll_hw_state.pll9,
c8453338 11938 pipe_config->dpll_hw_state.pll10,
415ff0f6
TU		 11939 pipe_config->dpll_hw_state.pcsdw12);
11940 } else if (IS_SKYLAKE(dev)) {
11941 DRM_DEBUG_KMS("ddi_pll_sel: %u; dpll_hw_state: "
11942 "ctrl1: 0x%x, cfgcr1: 0x%x, cfgcr2: 0x%x\n",
11943 pipe_config->ddi_pll_sel,
11944 pipe_config->dpll_hw_state.ctrl1,
11945 pipe_config->dpll_hw_state.cfgcr1,
11946 pipe_config->dpll_hw_state.cfgcr2);
11947 } else if (HAS_DDI(dev)) {
11948 DRM_DEBUG_KMS("ddi_pll_sel: %u; dpll_hw_state: wrpll: 0x%x\n",
11949 pipe_config->ddi_pll_sel,
11950 pipe_config->dpll_hw_state.wrpll);
11951 } else {
11952 DRM_DEBUG_KMS("dpll_hw_state: dpll: 0x%x, dpll_md: 0x%x, "
11953 "fp0: 0x%x, fp1: 0x%x\n",
11954 pipe_config->dpll_hw_state.dpll,
11955 pipe_config->dpll_hw_state.dpll_md,
11956 pipe_config->dpll_hw_state.fp0,
11957 pipe_config->dpll_hw_state.fp1);
11958 }
11959
6a60cd87
CK		 11960 DRM_DEBUG_KMS("planes on this crtc\n");
11961 list_for_each_entry(plane, &dev->mode_config.plane_list, head) {
11962 intel_plane = to_intel_plane(plane);
11963 if (intel_plane->pipe != crtc->pipe)
11964 continue;
11965
11966 state = to_intel_plane_state(plane->state);
11967 fb = state->base.fb;
11968 if (!fb) {
11969 DRM_DEBUG_KMS("%s PLANE:%d plane: %u.%u idx: %d "
11970 "disabled, scaler_id = %d\n",
11971 plane->type == DRM_PLANE_TYPE_CURSOR ? "CURSOR" : "STANDARD",
11972 plane->base.id, intel_plane->pipe,
11973 (crtc->base.primary == plane) ? 0 : intel_plane->plane + 1,
11974 drm_plane_index(plane), state->scaler_id);
11975 continue;
11976 }
11977
11978 DRM_DEBUG_KMS("%s PLANE:%d plane: %u.%u idx: %d enabled",
11979 plane->type == DRM_PLANE_TYPE_CURSOR ? "CURSOR" : "STANDARD",
11980 plane->base.id, intel_plane->pipe,
11981 crtc->base.primary == plane ? 0 : intel_plane->plane + 1,
11982 drm_plane_index(plane));
11983 DRM_DEBUG_KMS("\tFB:%d, fb = %ux%u format = 0x%x",
11984 fb->base.id, fb->width, fb->height, fb->pixel_format);
11985 DRM_DEBUG_KMS("\tscaler:%d src (%u, %u) %ux%u dst (%u, %u) %ux%u\n",
11986 state->scaler_id,
11987 state->src.x1 >> 16, state->src.y1 >> 16,
11988 drm_rect_width(&state->src) >> 16,
11989 drm_rect_height(&state->src) >> 16,
11990 state->dst.x1, state->dst.y1,
11991 drm_rect_width(&state->dst), drm_rect_height(&state->dst));
11992 }
c0b03411
DV		 11993}
11994
5448a00d 11995static bool check_digital_port_conflicts(struct drm_atomic_state *state)
00f0b378 11996{
5448a00d
ACO		 11997 struct drm_device *dev = state->dev;
11998 struct intel_encoder *encoder;
da3ced29 11999 struct drm_connector *connector;
5448a00d 12000 struct drm_connector_state *connector_state;
00f0b378 12001 unsigned int used_ports = 0;
5448a00d 12002 int i;
00f0b378
VS		 12003
12004 /*
12005 * Walk the connector list instead of the encoder
12006 * list to detect the problem on ddi platforms
12007 * where there's just one encoder per digital port.
12008 */
da3ced29 12009 for_each_connector_in_state(state, connector, connector_state, i) {
5448a00d 12010 if (!connector_state->best_encoder)
00f0b378
VS		 12011 continue;
12012
5448a00d
ACO		 12013 encoder = to_intel_encoder(connector_state->best_encoder);
12014
12015 WARN_ON(!connector_state->crtc);
00f0b378
VS		 12016
12017 switch (encoder->type) {
12018 unsigned int port_mask;
12019 case INTEL_OUTPUT_UNKNOWN:
12020 if (WARN_ON(!HAS_DDI(dev)))
12021 break;
12022 case INTEL_OUTPUT_DISPLAYPORT:
12023 case INTEL_OUTPUT_HDMI:
12024 case INTEL_OUTPUT_EDP:
12025 port_mask = 1 << enc_to_dig_port(&encoder->base)->port;
12026
12027 /* the same port mustn't appear more than once */
12028 if (used_ports & port_mask)
12029 return false;
12030
12031 used_ports |= port_mask;
12032 default:
12033 break;
12034 }
12035 }
12036
12037 return true;
12038}
12039
83a57153
ACO		 12040static void
12041clear_intel_crtc_state(struct intel_crtc_state *crtc_state)
12042{
12043 struct drm_crtc_state tmp_state;
663a3640 12044 struct intel_crtc_scaler_state scaler_state;
4978cc93
ACO		 12045 struct intel_dpll_hw_state dpll_hw_state;
12046 enum intel_dpll_id shared_dpll;
8504c74c 12047 uint32_t ddi_pll_sel;
c4e2d043 12048 bool force_thru;
83a57153 12049
7546a384
ACO		 12050 /* FIXME: before the switch to atomic started, a new pipe_config was
12051 * kzalloc'd. Code that depends on any field being zero should be
12052 * fixed, so that the crtc_state can be safely duplicated. For now,
12053 * only fields that are know to not cause problems are preserved. */
12054
83a57153 12055 tmp_state = crtc_state->base;
663a3640 12056 scaler_state = crtc_state->scaler_state;
4978cc93
ACO		 12057 shared_dpll = crtc_state->shared_dpll;
12058 dpll_hw_state = crtc_state->dpll_hw_state;
8504c74c 12059 ddi_pll_sel = crtc_state->ddi_pll_sel;
c4e2d043 12060 force_thru = crtc_state->pch_pfit.force_thru;
4978cc93 12061
83a57153 12062 memset(crtc_state, 0, sizeof *crtc_state);
4978cc93 12063
83a57153 12064 crtc_state->base = tmp_state;
663a3640 12065 crtc_state->scaler_state = scaler_state;
4978cc93
ACO		 12066 crtc_state->shared_dpll = shared_dpll;
12067 crtc_state->dpll_hw_state = dpll_hw_state;
8504c74c 12068 crtc_state->ddi_pll_sel = ddi_pll_sel;
c4e2d043 12069 crtc_state->pch_pfit.force_thru = force_thru;
83a57153
ACO		 12070}
12071
548ee15b 12072static int
b8cecdf5 12073intel_modeset_pipe_config(struct drm_crtc *crtc,
b359283a 12074 struct intel_crtc_state *pipe_config)
ee7b9f93 12075{
b359283a 12076 struct drm_atomic_state *state = pipe_config->base.state;
7758a113 12077 struct intel_encoder *encoder;
da3ced29 12078 struct drm_connector *connector;
0b901879 12079 struct drm_connector_state *connector_state;
d328c9d7 12080 int base_bpp, ret = -EINVAL;
0b901879 12081 int i;
e29c22c0 12082 bool retry = true;
ee7b9f93 12083
83a57153 12084 clear_intel_crtc_state(pipe_config);
7758a113 12085
e143a21c
DV		 12086 pipe_config->cpu_transcoder =
12087 (enum transcoder) to_intel_crtc(crtc)->pipe;
b8cecdf5 12088
2960bc9c
ID		 12089 /*
12090 * Sanitize sync polarity flags based on requested ones. If neither
12091 * positive or negative polarity is requested, treat this as meaning
12092 * negative polarity.
12093 */
2d112de7 12094 if (!(pipe_config->base.adjusted_mode.flags &
2960bc9c 12095 (DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NHSYNC)))
2d112de7 12096 pipe_config->base.adjusted_mode.flags |= DRM_MODE_FLAG_NHSYNC;
2960bc9c 12097
2d112de7 12098 if (!(pipe_config->base.adjusted_mode.flags &
2960bc9c 12099 (DRM_MODE_FLAG_PVSYNC | DRM_MODE_FLAG_NVSYNC)))
2d112de7 12100 pipe_config->base.adjusted_mode.flags |= DRM_MODE_FLAG_NVSYNC;
2960bc9c 12101
d328c9d7
DV		 12102 base_bpp = compute_baseline_pipe_bpp(to_intel_crtc(crtc),
12103 pipe_config);
12104 if (base_bpp < 0)
4e53c2e0
DV		 12105 goto fail;
12106
e41a56be
VS		 12107 /*
12108 * Determine the real pipe dimensions. Note that stereo modes can
12109 * increase the actual pipe size due to the frame doubling and
12110 * insertion of additional space for blanks between the frame. This
12111 * is stored in the crtc timings. We use the requested mode to do this
12112 * computation to clearly distinguish it from the adjusted mode, which
12113 * can be changed by the connectors in the below retry loop.
12114 */
2d112de7 12115 drm_crtc_get_hv_timing(&pipe_config->base.mode,
ecb7e16b
GP		 12116 &pipe_config->pipe_src_w,
12117 &pipe_config->pipe_src_h);
e41a56be 12118
e29c22c0 12119encoder_retry:
ef1b460d 12120 /* Ensure the port clock defaults are reset when retrying. */
ff9a6750 12121 pipe_config->port_clock = 0;
ef1b460d 12122 pipe_config->pixel_multiplier = 1;
ff9a6750 12123
135c81b8 12124 /* Fill in default crtc timings, allow encoders to overwrite them. */
2d112de7
ACO		 12125 drm_mode_set_crtcinfo(&pipe_config->base.adjusted_mode,
12126 CRTC_STEREO_DOUBLE);
135c81b8 12127
7758a113
DV		 12128 /* Pass our mode to the connectors and the CRTC to give them a chance to
12129 * adjust it according to limitations or connector properties, and also
12130 * a chance to reject the mode entirely.
47f1c6c9 12131 */
da3ced29 12132 for_each_connector_in_state(state, connector, connector_state, i) {
0b901879 12133 if (connector_state->crtc != crtc)
7758a113 12134 continue;
7ae89233 12135
0b901879
ACO		 12136 encoder = to_intel_encoder(connector_state->best_encoder);
12137
efea6e8e
DV		 12138 if (!(encoder->compute_config(encoder, pipe_config))) {
12139 DRM_DEBUG_KMS("Encoder config failure\n");
7758a113
DV		 12140 goto fail;
12141 }
ee7b9f93 12142 }
47f1c6c9 12143
ff9a6750
DV		 12144 /* Set default port clock if not overwritten by the encoder. Needs to be
12145 * done afterwards in case the encoder adjusts the mode. */
12146 if (!pipe_config->port_clock)
2d112de7 12147 pipe_config->port_clock = pipe_config->base.adjusted_mode.crtc_clock
241bfc38 12148 * pipe_config->pixel_multiplier;
ff9a6750 12149
a43f6e0f 12150 ret = intel_crtc_compute_config(to_intel_crtc(crtc), pipe_config);
e29c22c0 12151 if (ret < 0) {
7758a113
DV		 12152 DRM_DEBUG_KMS("CRTC fixup failed\n");
12153 goto fail;
ee7b9f93 12154 }
e29c22c0
DV		 12155
12156 if (ret == RETRY) {
12157 if (WARN(!retry, "loop in pipe configuration computation\n")) {
12158 ret = -EINVAL;
12159 goto fail;
12160 }
12161
12162 DRM_DEBUG_KMS("CRTC bw constrained, retrying\n");
12163 retry = false;
12164 goto encoder_retry;
12165 }
12166
e8fa4270
DV		 12167 /* Dithering seems to not pass-through bits correctly when it should, so
12168 * only enable it on 6bpc panels. */
12169 pipe_config->dither = pipe_config->pipe_bpp == 6*3;
62f0ace5 12170 DRM_DEBUG_KMS("hw max bpp: %i, pipe bpp: %i, dithering: %i\n",
d328c9d7 12171 base_bpp, pipe_config->pipe_bpp, pipe_config->dither);
4e53c2e0 12172
7758a113 12173fail:
548ee15b 12174 return ret;
ee7b9f93 12175}
47f1c6c9 12176
ea9d758d 12177static void
4740b0f2 12178intel_modeset_update_crtc_state(struct drm_atomic_state *state)
ea9d758d 12179{
0a9ab303
ACO		 12180 struct drm_crtc *crtc;
12181 struct drm_crtc_state *crtc_state;
8a75d157 12182 int i;
ea9d758d 12183
7668851f 12184 /* Double check state. */
8a75d157 12185 for_each_crtc_in_state(state, crtc, crtc_state, i) {
3cb480bc 12186 to_intel_crtc(crtc)->config = to_intel_crtc_state(crtc->state);
fc467a22
ML		 12187
12188 /* Update hwmode for vblank functions */
12189 if (crtc->state->active)
12190 crtc->hwmode = crtc->state->adjusted_mode;
12191 else
12192 crtc->hwmode.crtc_clock = 0;
ea9d758d 12193 }
ea9d758d
DV		 12194}
12195
3bd26263 12196static bool intel_fuzzy_clock_check(int clock1, int clock2)
f1f644dc 12197{
3bd26263 12198 int diff;
f1f644dc
JB		 12199
12200 if (clock1 == clock2)
12201 return true;
12202
12203 if (!clock1 || !clock2)
12204 return false;
12205
12206 diff = abs(clock1 - clock2);
12207
12208 if (((((diff + clock1 + clock2) * 100)) / (clock1 + clock2)) < 105)
12209 return true;
12210
12211 return false;
12212}
12213
25c5b266
DV		 12214#define for_each_intel_crtc_masked(dev, mask, intel_crtc) \
12215 list_for_each_entry((intel_crtc), \
12216 &(dev)->mode_config.crtc_list, \
12217 base.head) \
0973f18f 12218 if (mask & (1 <<(intel_crtc)->pipe))
25c5b266 12219
cfb23ed6
ML		 12220
12221static bool
12222intel_compare_m_n(unsigned int m, unsigned int n,
12223 unsigned int m2, unsigned int n2,
12224 bool exact)
12225{
12226 if (m == m2 && n == n2)
12227 return true;
12228
12229 if (exact || !m || !n || !m2 || !n2)
12230 return false;
12231
12232 BUILD_BUG_ON(DATA_LINK_M_N_MASK > INT_MAX);
12233
12234 if (m > m2) {
12235 while (m > m2) {
12236 m2 <<= 1;
12237 n2 <<= 1;
12238 }
12239 } else if (m < m2) {
12240 while (m < m2) {
12241 m <<= 1;
12242 n <<= 1;
12243 }
12244 }
12245
12246 return m == m2 && n == n2;
12247}
12248
12249static bool
12250intel_compare_link_m_n(const struct intel_link_m_n *m_n,
12251 struct intel_link_m_n *m2_n2,
12252 bool adjust)
12253{
12254 if (m_n->tu == m2_n2->tu &&
12255 intel_compare_m_n(m_n->gmch_m, m_n->gmch_n,
12256 m2_n2->gmch_m, m2_n2->gmch_n, !adjust) &&
12257 intel_compare_m_n(m_n->link_m, m_n->link_n,
12258 m2_n2->link_m, m2_n2->link_n, !adjust)) {
12259 if (adjust)
12260 *m2_n2 = *m_n;
12261
12262 return true;
12263 }
12264
12265 return false;
12266}
12267
0e8ffe1b 12268static bool
2fa2fe9a 12269intel_pipe_config_compare(struct drm_device *dev,
5cec258b 12270 struct intel_crtc_state *current_config,
cfb23ed6
ML		 12271 struct intel_crtc_state *pipe_config,
12272 bool adjust)
0e8ffe1b 12273{
cfb23ed6
ML		 12274 bool ret = true;
12275
12276#define INTEL_ERR_OR_DBG_KMS(fmt, ...) \
12277 do { \
12278 if (!adjust) \
12279 DRM_ERROR(fmt, ##__VA_ARGS__); \
12280 else \
12281 DRM_DEBUG_KMS(fmt, ##__VA_ARGS__); \
12282 } while (0)
12283
66e985c0
DV		 12284#define PIPE_CONF_CHECK_X(name) \
12285 if (current_config->name != pipe_config->name) { \
cfb23ed6 12286 INTEL_ERR_OR_DBG_KMS("mismatch in " #name " " \
66e985c0
DV		 12287 "(expected 0x%08x, found 0x%08x)\n", \
12288 current_config->name, \
12289 pipe_config->name); \
cfb23ed6 12290 ret = false; \
66e985c0
DV		 12291 }
12292
08a24034
DV		 12293#define PIPE_CONF_CHECK_I(name) \
12294 if (current_config->name != pipe_config->name) { \
cfb23ed6 12295 INTEL_ERR_OR_DBG_KMS("mismatch in " #name " " \
08a24034
DV		 12296 "(expected %i, found %i)\n", \
12297 current_config->name, \
12298 pipe_config->name); \
cfb23ed6
ML		 12299 ret = false; \
12300 }
12301
12302#define PIPE_CONF_CHECK_M_N(name) \
12303 if (!intel_compare_link_m_n(&current_config->name, \
12304 &pipe_config->name,\
12305 adjust)) { \
12306 INTEL_ERR_OR_DBG_KMS("mismatch in " #name " " \
12307 "(expected tu %i gmch %i/%i link %i/%i, " \
12308 "found tu %i, gmch %i/%i link %i/%i)\n", \
12309 current_config->name.tu, \
12310 current_config->name.gmch_m, \
12311 current_config->name.gmch_n, \
12312 current_config->name.link_m, \
12313 current_config->name.link_n, \
12314 pipe_config->name.tu, \
12315 pipe_config->name.gmch_m, \
12316 pipe_config->name.gmch_n, \
12317 pipe_config->name.link_m, \
12318 pipe_config->name.link_n); \
12319 ret = false; \
12320 }
12321
12322#define PIPE_CONF_CHECK_M_N_ALT(name, alt_name) \
12323 if (!intel_compare_link_m_n(&current_config->name, \
12324 &pipe_config->name, adjust) && \
12325 !intel_compare_link_m_n(&current_config->alt_name, \
12326 &pipe_config->name, adjust)) { \
12327 INTEL_ERR_OR_DBG_KMS("mismatch in " #name " " \
12328 "(expected tu %i gmch %i/%i link %i/%i, " \
12329 "or tu %i gmch %i/%i link %i/%i, " \
12330 "found tu %i, gmch %i/%i link %i/%i)\n", \
12331 current_config->name.tu, \
12332 current_config->name.gmch_m, \
12333 current_config->name.gmch_n, \
12334 current_config->name.link_m, \
12335 current_config->name.link_n, \
12336 current_config->alt_name.tu, \
12337 current_config->alt_name.gmch_m, \
12338 current_config->alt_name.gmch_n, \
12339 current_config->alt_name.link_m, \
12340 current_config->alt_name.link_n, \
12341 pipe_config->name.tu, \
12342 pipe_config->name.gmch_m, \
12343 pipe_config->name.gmch_n, \
12344 pipe_config->name.link_m, \
12345 pipe_config->name.link_n); \
12346 ret = false; \
88adfff1
DV		 12347 }
12348
b95af8be
VK		 12349/* This is required for BDW+ where there is only one set of registers for
12350 * switching between high and low RR.
12351 * This macro can be used whenever a comparison has to be made between one
12352 * hw state and multiple sw state variables.
12353 */
12354#define PIPE_CONF_CHECK_I_ALT(name, alt_name) \
12355 if ((current_config->name != pipe_config->name) && \
12356 (current_config->alt_name != pipe_config->name)) { \
cfb23ed6 12357 INTEL_ERR_OR_DBG_KMS("mismatch in " #name " " \
b95af8be
VK		 12358 "(expected %i or %i, found %i)\n", \
12359 current_config->name, \
12360 current_config->alt_name, \
12361 pipe_config->name); \
cfb23ed6 12362 ret = false; \
b95af8be
VK		 12363 }
12364
1bd1bd80
DV		 12365#define PIPE_CONF_CHECK_FLAGS(name, mask) \
12366 if ((current_config->name ^ pipe_config->name) & (mask)) { \
cfb23ed6 12367 INTEL_ERR_OR_DBG_KMS("mismatch in " #name "(" #mask ") " \
1bd1bd80
DV		 12368 "(expected %i, found %i)\n", \
12369 current_config->name & (mask), \
12370 pipe_config->name & (mask)); \
cfb23ed6 12371 ret = false; \
1bd1bd80
DV		 12372 }
12373
5e550656
VS		 12374#define PIPE_CONF_CHECK_CLOCK_FUZZY(name) \
12375 if (!intel_fuzzy_clock_check(current_config->name, pipe_config->name)) { \
cfb23ed6 12376 INTEL_ERR_OR_DBG_KMS("mismatch in " #name " " \
5e550656
VS		 12377 "(expected %i, found %i)\n", \
12378 current_config->name, \
12379 pipe_config->name); \
cfb23ed6 12380 ret = false; \
5e550656
VS		 12381 }
12382
bb760063
DV		 12383#define PIPE_CONF_QUIRK(quirk) \
12384 ((current_config->quirks | pipe_config->quirks) & (quirk))
12385
eccb140b
DV		 12386 PIPE_CONF_CHECK_I(cpu_transcoder);
12387
08a24034
DV		 12388 PIPE_CONF_CHECK_I(has_pch_encoder);
12389 PIPE_CONF_CHECK_I(fdi_lanes);
cfb23ed6 12390 PIPE_CONF_CHECK_M_N(fdi_m_n);
08a24034 12391
eb14cb74 12392 PIPE_CONF_CHECK_I(has_dp_encoder);
90a6b7b0 12393 PIPE_CONF_CHECK_I(lane_count);
b95af8be
VK		 12394
12395 if (INTEL_INFO(dev)->gen < 8) {
cfb23ed6
ML		 12396 PIPE_CONF_CHECK_M_N(dp_m_n);
12397
12398 PIPE_CONF_CHECK_I(has_drrs);
12399 if (current_config->has_drrs)
12400 PIPE_CONF_CHECK_M_N(dp_m2_n2);
12401 } else
12402 PIPE_CONF_CHECK_M_N_ALT(dp_m_n, dp_m2_n2);
eb14cb74 12403
2d112de7
ACO		 12404 PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_hdisplay);
12405 PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_htotal);
12406 PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_hblank_start);
12407 PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_hblank_end);
12408 PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_hsync_start);
12409 PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_hsync_end);
1bd1bd80 12410
2d112de7
ACO		 12411 PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_vdisplay);
12412 PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_vtotal);
12413 PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_vblank_start);
12414 PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_vblank_end);
12415 PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_vsync_start);
12416 PIPE_CONF_CHECK_I(base.adjusted_mode.crtc_vsync_end);
1bd1bd80 12417
c93f54cf 12418 PIPE_CONF_CHECK_I(pixel_multiplier);
6897b4b5 12419 PIPE_CONF_CHECK_I(has_hdmi_sink);
b5a9fa09
DV		 12420 if ((INTEL_INFO(dev)->gen < 8 && !IS_HASWELL(dev)) ||
12421 IS_VALLEYVIEW(dev))
12422 PIPE_CONF_CHECK_I(limited_color_range);
e43823ec 12423 PIPE_CONF_CHECK_I(has_infoframe);
6c49f241 12424
9ed109a7
DV		 12425 PIPE_CONF_CHECK_I(has_audio);
12426
2d112de7 12427 PIPE_CONF_CHECK_FLAGS(base.adjusted_mode.flags,
1bd1bd80
DV		 12428 DRM_MODE_FLAG_INTERLACE);
12429
bb760063 12430 if (!PIPE_CONF_QUIRK(PIPE_CONFIG_QUIRK_MODE_SYNC_FLAGS)) {
2d112de7 12431 PIPE_CONF_CHECK_FLAGS(base.adjusted_mode.flags,
bb760063 12432 DRM_MODE_FLAG_PHSYNC);
2d112de7 12433 PIPE_CONF_CHECK_FLAGS(base.adjusted_mode.flags,
bb760063 12434 DRM_MODE_FLAG_NHSYNC);
2d112de7 12435 PIPE_CONF_CHECK_FLAGS(base.adjusted_mode.flags,
bb760063 12436 DRM_MODE_FLAG_PVSYNC);
2d112de7 12437 PIPE_CONF_CHECK_FLAGS(base.adjusted_mode.flags,
bb760063
DV		 12438 DRM_MODE_FLAG_NVSYNC);
12439 }
045ac3b5 12440
37327abd
VS		 12441 PIPE_CONF_CHECK_I(pipe_src_w);
12442 PIPE_CONF_CHECK_I(pipe_src_h);
1bd1bd80 12443
e2ff2d4a
DV		 12444 PIPE_CONF_CHECK_I(gmch_pfit.control);
12445 /* pfit ratios are autocomputed by the hw on gen4+ */
12446 if (INTEL_INFO(dev)->gen < 4)
12447 PIPE_CONF_CHECK_I(gmch_pfit.pgm_ratios);
12448 PIPE_CONF_CHECK_I(gmch_pfit.lvds_border_bits);
9953599b 12449
fd4daa9c
CW		 12450 PIPE_CONF_CHECK_I(pch_pfit.enabled);
12451 if (current_config->pch_pfit.enabled) {
12452 PIPE_CONF_CHECK_I(pch_pfit.pos);
12453 PIPE_CONF_CHECK_I(pch_pfit.size);
12454 }
2fa2fe9a 12455
a1b2278e
CK		 12456 PIPE_CONF_CHECK_I(scaler_state.scaler_id);
12457
e59150dc
JB		 12458 /* BDW+ don't expose a synchronous way to read the state */
12459 if (IS_HASWELL(dev))
12460 PIPE_CONF_CHECK_I(ips_enabled);
42db64ef 12461
282740f7
VS		 12462 PIPE_CONF_CHECK_I(double_wide);
12463
26804afd
DV		 12464 PIPE_CONF_CHECK_X(ddi_pll_sel);
12465
c0d43d62 12466 PIPE_CONF_CHECK_I(shared_dpll);
66e985c0 12467 PIPE_CONF_CHECK_X(dpll_hw_state.dpll);
8bcc2795 12468 PIPE_CONF_CHECK_X(dpll_hw_state.dpll_md);
66e985c0
DV		 12469 PIPE_CONF_CHECK_X(dpll_hw_state.fp0);
12470 PIPE_CONF_CHECK_X(dpll_hw_state.fp1);
d452c5b6 12471 PIPE_CONF_CHECK_X(dpll_hw_state.wrpll);
3f4cd19f
DL		 12472 PIPE_CONF_CHECK_X(dpll_hw_state.ctrl1);
12473 PIPE_CONF_CHECK_X(dpll_hw_state.cfgcr1);
12474 PIPE_CONF_CHECK_X(dpll_hw_state.cfgcr2);
c0d43d62 12475
42571aef
VS		 12476 if (IS_G4X(dev) || INTEL_INFO(dev)->gen >= 5)
12477 PIPE_CONF_CHECK_I(pipe_bpp);
12478
2d112de7 12479 PIPE_CONF_CHECK_CLOCK_FUZZY(base.adjusted_mode.crtc_clock);
a9a7e98a 12480 PIPE_CONF_CHECK_CLOCK_FUZZY(port_clock);
5e550656 12481
66e985c0 12482#undef PIPE_CONF_CHECK_X
08a24034 12483#undef PIPE_CONF_CHECK_I
b95af8be 12484#undef PIPE_CONF_CHECK_I_ALT
1bd1bd80 12485#undef PIPE_CONF_CHECK_FLAGS
5e550656 12486#undef PIPE_CONF_CHECK_CLOCK_FUZZY
bb760063 12487#undef PIPE_CONF_QUIRK
cfb23ed6 12488#undef INTEL_ERR_OR_DBG_KMS
88adfff1 12489
cfb23ed6 12490 return ret;
0e8ffe1b
DV		 12491}
12492
08db6652
DL		 12493static void check_wm_state(struct drm_device *dev)
12494{
12495 struct drm_i915_private *dev_priv = dev->dev_private;
12496 struct skl_ddb_allocation hw_ddb, *sw_ddb;
12497 struct intel_crtc *intel_crtc;
12498 int plane;
12499
12500 if (INTEL_INFO(dev)->gen < 9)
12501 return;
12502
12503 skl_ddb_get_hw_state(dev_priv, &hw_ddb);
12504 sw_ddb = &dev_priv->wm.skl_hw.ddb;
12505
12506 for_each_intel_crtc(dev, intel_crtc) {
12507 struct skl_ddb_entry *hw_entry, *sw_entry;
12508 const enum pipe pipe = intel_crtc->pipe;
12509
12510 if (!intel_crtc->active)
12511 continue;
12512
12513 /* planes */
dd740780 12514 for_each_plane(dev_priv, pipe, plane) {
08db6652
DL		 12515 hw_entry = &hw_ddb.plane[pipe][plane];
12516 sw_entry = &sw_ddb->plane[pipe][plane];
12517
12518 if (skl_ddb_entry_equal(hw_entry, sw_entry))
12519 continue;
12520
12521 DRM_ERROR("mismatch in DDB state pipe %c plane %d "
12522 "(expected (%u,%u), found (%u,%u))\n",
12523 pipe_name(pipe), plane + 1,
12524 sw_entry->start, sw_entry->end,
12525 hw_entry->start, hw_entry->end);
12526 }
12527
12528 /* cursor */
12529 hw_entry = &hw_ddb.cursor[pipe];
12530 sw_entry = &sw_ddb->cursor[pipe];
12531
12532 if (skl_ddb_entry_equal(hw_entry, sw_entry))
12533 continue;
12534
12535 DRM_ERROR("mismatch in DDB state pipe %c cursor "
12536 "(expected (%u,%u), found (%u,%u))\n",
12537 pipe_name(pipe),
12538 sw_entry->start, sw_entry->end,
12539 hw_entry->start, hw_entry->end);
12540 }
12541}
12542
91d1b4bd 12543static void
35dd3c64
ML		 12544check_connector_state(struct drm_device *dev,
12545 struct drm_atomic_state *old_state)
8af6cf88 12546{
35dd3c64
ML		 12547 struct drm_connector_state *old_conn_state;
12548 struct drm_connector *connector;
12549 int i;
8af6cf88 12550
35dd3c64
ML		 12551 for_each_connector_in_state(old_state, connector, old_conn_state, i) {
12552 struct drm_encoder *encoder = connector->encoder;
12553 struct drm_connector_state *state = connector->state;
ad3c558f 12554
8af6cf88
DV		 12555 /* This also checks the encoder/connector hw state with the
12556 * ->get_hw_state callbacks. */
35dd3c64 12557 intel_connector_check_state(to_intel_connector(connector));
8af6cf88 12558
ad3c558f 12559 I915_STATE_WARN(state->best_encoder != encoder,
35dd3c64 12560 "connector's atomic encoder doesn't match legacy encoder\n");
8af6cf88 12561 }
91d1b4bd
DV		 12562}
12563
12564static void
12565check_encoder_state(struct drm_device *dev)
12566{
12567 struct intel_encoder *encoder;
12568 struct intel_connector *connector;
8af6cf88 12569
b2784e15 12570 for_each_intel_encoder(dev, encoder) {
8af6cf88 12571 bool enabled = false;
4d20cd86 12572 enum pipe pipe;
8af6cf88
DV		 12573
12574 DRM_DEBUG_KMS("[ENCODER:%d:%s]\n",
12575 encoder->base.base.id,
8e329a03 12576 encoder->base.name);
8af6cf88 12577
3a3371ff 12578 for_each_intel_connector(dev, connector) {
4d20cd86 12579 if (connector->base.state->best_encoder != &encoder->base)
8af6cf88
DV		 12580 continue;
12581 enabled = true;
ad3c558f
ML		 12582
12583 I915_STATE_WARN(connector->base.state->crtc !=
12584 encoder->base.crtc,
12585 "connector's crtc doesn't match encoder crtc\n");
8af6cf88 12586 }
0e32b39c 12587
e2c719b7 12588 I915_STATE_WARN(!!encoder->base.crtc != enabled,
8af6cf88
DV		 12589 "encoder's enabled state mismatch "
12590 "(expected %i, found %i)\n",
12591 !!encoder->base.crtc, enabled);
7c60d198
ML		 12592
12593 if (!encoder->base.crtc) {
4d20cd86 12594 bool active;
7c60d198 12595
4d20cd86
ML		 12596 active = encoder->get_hw_state(encoder, &pipe);
12597 I915_STATE_WARN(active,
12598 "encoder detached but still enabled on pipe %c.\n",
12599 pipe_name(pipe));
7c60d198 12600 }
8af6cf88 12601 }
91d1b4bd
DV		 12602}
12603
12604static void
4d20cd86 12605check_crtc_state(struct drm_device *dev, struct drm_atomic_state *old_state)
91d1b4bd 12606{
fbee40df 12607 struct drm_i915_private *dev_priv = dev->dev_private;
91d1b4bd 12608 struct intel_encoder *encoder;
4d20cd86
ML		 12609 struct drm_crtc_state *old_crtc_state;
12610 struct drm_crtc *crtc;
12611 int i;
8af6cf88 12612
4d20cd86
ML		 12613 for_each_crtc_in_state(old_state, crtc, old_crtc_state, i) {
12614 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
12615 struct intel_crtc_state *pipe_config, *sw_config;
7b89b8de 12616 bool active;
8af6cf88 12617
4d20cd86
ML		 12618 if (!needs_modeset(crtc->state))
12619 continue;
045ac3b5 12620
4d20cd86
ML		 12621 __drm_atomic_helper_crtc_destroy_state(crtc, old_crtc_state);
12622 pipe_config = to_intel_crtc_state(old_crtc_state);
12623 memset(pipe_config, 0, sizeof(*pipe_config));
12624 pipe_config->base.crtc = crtc;
12625 pipe_config->base.state = old_state;
8af6cf88 12626
4d20cd86
ML		 12627 DRM_DEBUG_KMS("[CRTC:%d]\n",
12628 crtc->base.id);
8af6cf88 12629
4d20cd86
ML		 12630 active = dev_priv->display.get_pipe_config(intel_crtc,
12631 pipe_config);
d62cf62a 12632
b6b5d049 12633 /* hw state is inconsistent with the pipe quirk */
4d20cd86
ML		 12634 if ((intel_crtc->pipe == PIPE_A && dev_priv->quirks & QUIRK_PIPEA_FORCE) ||
12635 (intel_crtc->pipe == PIPE_B && dev_priv->quirks & QUIRK_PIPEB_FORCE))
12636 active = crtc->state->active;
6c49f241 12637
4d20cd86 12638 I915_STATE_WARN(crtc->state->active != active,
0e8ffe1b 12639 "crtc active state doesn't match with hw state "
4d20cd86 12640 "(expected %i, found %i)\n", crtc->state->active, active);
0e8ffe1b 12641
4d20cd86 12642 I915_STATE_WARN(intel_crtc->active != crtc->state->active,
53d9f4e9 12643 "transitional active state does not match atomic hw state "
4d20cd86
ML		 12644 "(expected %i, found %i)\n", crtc->state->active, intel_crtc->active);
12645
12646 for_each_encoder_on_crtc(dev, crtc, encoder) {
12647 enum pipe pipe;
12648
12649 active = encoder->get_hw_state(encoder, &pipe);
12650 I915_STATE_WARN(active != crtc->state->active,
12651 "[ENCODER:%i] active %i with crtc active %i\n",
12652 encoder->base.base.id, active, crtc->state->active);
12653
12654 I915_STATE_WARN(active && intel_crtc->pipe != pipe,
12655 "Encoder connected to wrong pipe %c\n",
12656 pipe_name(pipe));
12657
12658 if (active)
12659 encoder->get_config(encoder, pipe_config);
12660 }
53d9f4e9 12661
4d20cd86 12662 if (!crtc->state->active)
cfb23ed6
ML		 12663 continue;
12664
4d20cd86
ML		 12665 sw_config = to_intel_crtc_state(crtc->state);
12666 if (!intel_pipe_config_compare(dev, sw_config,
12667 pipe_config, false)) {
e2c719b7 12668 I915_STATE_WARN(1, "pipe state doesn't match!\n");
4d20cd86 12669 intel_dump_pipe_config(intel_crtc, pipe_config,
c0b03411 12670 "[hw state]");
4d20cd86 12671 intel_dump_pipe_config(intel_crtc, sw_config,
c0b03411
DV		 12672 "[sw state]");
12673 }
8af6cf88
DV		 12674 }
12675}
12676
91d1b4bd
DV		 12677static void
12678check_shared_dpll_state(struct drm_device *dev)
12679{
fbee40df 12680 struct drm_i915_private *dev_priv = dev->dev_private;
91d1b4bd
DV		 12681 struct intel_crtc *crtc;
12682 struct intel_dpll_hw_state dpll_hw_state;
12683 int i;
5358901f
DV		 12684
12685 for (i = 0; i < dev_priv->num_shared_dpll; i++) {
12686 struct intel_shared_dpll *pll = &dev_priv->shared_dplls[i];
12687 int enabled_crtcs = 0, active_crtcs = 0;
12688 bool active;
12689
12690 memset(&dpll_hw_state, 0, sizeof(dpll_hw_state));
12691
12692 DRM_DEBUG_KMS("%s\n", pll->name);
12693
12694 active = pll->get_hw_state(dev_priv, pll, &dpll_hw_state);
12695
e2c719b7 12696 I915_STATE_WARN(pll->active > hweight32(pll->config.crtc_mask),
5358901f 12697 "more active pll users than references: %i vs %i\n",
3e369b76 12698 pll->active, hweight32(pll->config.crtc_mask));
e2c719b7 12699 I915_STATE_WARN(pll->active && !pll->on,
5358901f 12700 "pll in active use but not on in sw tracking\n");
e2c719b7 12701 I915_STATE_WARN(pll->on && !pll->active,
35c95375 12702 "pll in on but not on in use in sw tracking\n");
e2c719b7 12703 I915_STATE_WARN(pll->on != active,
5358901f
DV		 12704 "pll on state mismatch (expected %i, found %i)\n",
12705 pll->on, active);
12706
d3fcc808 12707 for_each_intel_crtc(dev, crtc) {
83d65738 12708 if (crtc->base.state->enable && intel_crtc_to_shared_dpll(crtc) == pll)
5358901f
DV		 12709 enabled_crtcs++;
12710 if (crtc->active && intel_crtc_to_shared_dpll(crtc) == pll)
12711 active_crtcs++;
12712 }
e2c719b7 12713 I915_STATE_WARN(pll->active != active_crtcs,
5358901f
DV		 12714 "pll active crtcs mismatch (expected %i, found %i)\n",
12715 pll->active, active_crtcs);
e2c719b7 12716 I915_STATE_WARN(hweight32(pll->config.crtc_mask) != enabled_crtcs,
5358901f 12717 "pll enabled crtcs mismatch (expected %i, found %i)\n",
3e369b76 12718 hweight32(pll->config.crtc_mask), enabled_crtcs);
66e985c0 12719
e2c719b7 12720 I915_STATE_WARN(pll->on && memcmp(&pll->config.hw_state, &dpll_hw_state,
66e985c0
DV		 12721 sizeof(dpll_hw_state)),
12722 "pll hw state mismatch\n");
5358901f 12723 }
8af6cf88
DV		 12724}
12725
ee165b1a
ML		 12726static void
12727intel_modeset_check_state(struct drm_device *dev,
12728 struct drm_atomic_state *old_state)
91d1b4bd 12729{
08db6652 12730 check_wm_state(dev);
35dd3c64 12731 check_connector_state(dev, old_state);
91d1b4bd 12732 check_encoder_state(dev);
4d20cd86 12733 check_crtc_state(dev, old_state);
91d1b4bd
DV		 12734 check_shared_dpll_state(dev);
12735}
12736
5cec258b 12737void ironlake_check_encoder_dotclock(const struct intel_crtc_state *pipe_config,
18442d08
VS		 12738 int dotclock)
12739{
12740 /*
12741 * FDI already provided one idea for the dotclock.
12742 * Yell if the encoder disagrees.
12743 */
2d112de7 12744 WARN(!intel_fuzzy_clock_check(pipe_config->base.adjusted_mode.crtc_clock, dotclock),
18442d08 12745 "FDI dotclock and encoder dotclock mismatch, fdi: %i, encoder: %i\n",
2d112de7 12746 pipe_config->base.adjusted_mode.crtc_clock, dotclock);
18442d08
VS		 12747}
12748
80715b2f
VS		 12749static void update_scanline_offset(struct intel_crtc *crtc)
12750{
12751 struct drm_device *dev = crtc->base.dev;
12752
12753 /*
12754 * The scanline counter increments at the leading edge of hsync.
12755 *
12756 * On most platforms it starts counting from vtotal-1 on the
12757 * first active line. That means the scanline counter value is
12758 * always one less than what we would expect. Ie. just after
12759 * start of vblank, which also occurs at start of hsync (on the
12760 * last active line), the scanline counter will read vblank_start-1.
12761 *
12762 * On gen2 the scanline counter starts counting from 1 instead
12763 * of vtotal-1, so we have to subtract one (or rather add vtotal-1
12764 * to keep the value positive), instead of adding one.
12765 *
12766 * On HSW+ the behaviour of the scanline counter depends on the output
12767 * type. For DP ports it behaves like most other platforms, but on HDMI
12768 * there's an extra 1 line difference. So we need to add two instead of
12769 * one to the value.
12770 */
12771 if (IS_GEN2(dev)) {
6e3c9717 12772 const struct drm_display_mode *mode = &crtc->config->base.adjusted_mode;
80715b2f
VS		 12773 int vtotal;
12774
12775 vtotal = mode->crtc_vtotal;
12776 if (mode->flags & DRM_MODE_FLAG_INTERLACE)
12777 vtotal /= 2;
12778
12779 crtc->scanline_offset = vtotal - 1;
12780 } else if (HAS_DDI(dev) &&
409ee761 12781 intel_pipe_has_type(crtc, INTEL_OUTPUT_HDMI)) {
80715b2f
VS		 12782 crtc->scanline_offset = 2;
12783 } else
12784 crtc->scanline_offset = 1;
12785}
12786
ad421372 12787static void intel_modeset_clear_plls(struct drm_atomic_state *state)
ed6739ef 12788{
225da59b 12789 struct drm_device *dev = state->dev;
ed6739ef 12790 struct drm_i915_private *dev_priv = to_i915(dev);
ad421372 12791 struct intel_shared_dpll_config *shared_dpll = NULL;
ed6739ef 12792 struct intel_crtc *intel_crtc;
0a9ab303
ACO		 12793 struct intel_crtc_state *intel_crtc_state;
12794 struct drm_crtc *crtc;
12795 struct drm_crtc_state *crtc_state;
0a9ab303 12796 int i;
ed6739ef
ACO		 12797
12798 if (!dev_priv->display.crtc_compute_clock)
ad421372 12799 return;
ed6739ef 12800
0a9ab303 12801 for_each_crtc_in_state(state, crtc, crtc_state, i) {
ad421372
ML		 12802 int dpll;
12803
0a9ab303 12804 intel_crtc = to_intel_crtc(crtc);
4978cc93 12805 intel_crtc_state = to_intel_crtc_state(crtc_state);
ad421372 12806 dpll = intel_crtc_state->shared_dpll;
0a9ab303 12807
ad421372 12808 if (!needs_modeset(crtc_state) || dpll == DPLL_ID_PRIVATE)
225da59b
ACO		 12809 continue;
12810
ad421372 12811 intel_crtc_state->shared_dpll = DPLL_ID_PRIVATE;
0a9ab303 12812
ad421372
ML		 12813 if (!shared_dpll)
12814 shared_dpll = intel_atomic_get_shared_dpll_state(state);
ed6739ef 12815
ad421372
ML		 12816 shared_dpll[dpll].crtc_mask &= ~(1 << intel_crtc->pipe);
12817 }
ed6739ef
ACO		 12818}
12819
99d736a2
ML		 12820/*
12821 * This implements the workaround described in the "notes" section of the mode
12822 * set sequence documentation. When going from no pipes or single pipe to
12823 * multiple pipes, and planes are enabled after the pipe, we need to wait at
12824 * least 2 vblanks on the first pipe before enabling planes on the second pipe.
12825 */
12826static int haswell_mode_set_planes_workaround(struct drm_atomic_state *state)
12827{
12828 struct drm_crtc_state *crtc_state;
12829 struct intel_crtc *intel_crtc;
12830 struct drm_crtc *crtc;
12831 struct intel_crtc_state *first_crtc_state = NULL;
12832 struct intel_crtc_state *other_crtc_state = NULL;
12833 enum pipe first_pipe = INVALID_PIPE, enabled_pipe = INVALID_PIPE;
12834 int i;
12835
12836 /* look at all crtc's that are going to be enabled in during modeset */
12837 for_each_crtc_in_state(state, crtc, crtc_state, i) {
12838 intel_crtc = to_intel_crtc(crtc);
12839
12840 if (!crtc_state->active || !needs_modeset(crtc_state))
12841 continue;
12842
12843 if (first_crtc_state) {
12844 other_crtc_state = to_intel_crtc_state(crtc_state);
12845 break;
12846 } else {
12847 first_crtc_state = to_intel_crtc_state(crtc_state);
12848 first_pipe = intel_crtc->pipe;
12849 }
12850 }
12851
12852 /* No workaround needed? */
12853 if (!first_crtc_state)
12854 return 0;
12855
12856 /* w/a possibly needed, check how many crtc's are already enabled. */
12857 for_each_intel_crtc(state->dev, intel_crtc) {
12858 struct intel_crtc_state *pipe_config;
12859
12860 pipe_config = intel_atomic_get_crtc_state(state, intel_crtc);
12861 if (IS_ERR(pipe_config))
12862 return PTR_ERR(pipe_config);
12863
12864 pipe_config->hsw_workaround_pipe = INVALID_PIPE;
12865
12866 if (!pipe_config->base.active ||
12867 needs_modeset(&pipe_config->base))
12868 continue;
12869
12870 /* 2 or more enabled crtcs means no need for w/a */
12871 if (enabled_pipe != INVALID_PIPE)
12872 return 0;
12873
12874 enabled_pipe = intel_crtc->pipe;
12875 }
12876
12877 if (enabled_pipe != INVALID_PIPE)
12878 first_crtc_state->hsw_workaround_pipe = enabled_pipe;
12879 else if (other_crtc_state)
12880 other_crtc_state->hsw_workaround_pipe = first_pipe;
12881
12882 return 0;
12883}
12884
27c329ed
ML		 12885static int intel_modeset_all_pipes(struct drm_atomic_state *state)
12886{
12887 struct drm_crtc *crtc;
12888 struct drm_crtc_state *crtc_state;
12889 int ret = 0;
12890
12891 /* add all active pipes to the state */
12892 for_each_crtc(state->dev, crtc) {
12893 crtc_state = drm_atomic_get_crtc_state(state, crtc);
12894 if (IS_ERR(crtc_state))
12895 return PTR_ERR(crtc_state);
12896
12897 if (!crtc_state->active || needs_modeset(crtc_state))
12898 continue;
12899
12900 crtc_state->mode_changed = true;
12901
12902 ret = drm_atomic_add_affected_connectors(state, crtc);
12903 if (ret)
12904 break;
12905
12906 ret = drm_atomic_add_affected_planes(state, crtc);
12907 if (ret)
12908 break;
12909 }
12910
12911 return ret;
12912}
12913
12914
c347a676 12915static int intel_modeset_checks(struct drm_atomic_state *state)
054518dd
ACO		 12916{
12917 struct drm_device *dev = state->dev;
27c329ed 12918 struct drm_i915_private *dev_priv = dev->dev_private;
054518dd
ACO		 12919 int ret;
12920
b359283a
ML		 12921 if (!check_digital_port_conflicts(state)) {
12922 DRM_DEBUG_KMS("rejecting conflicting digital port configuration\n");
12923 return -EINVAL;
12924 }
12925
054518dd
ACO		 12926 /*
12927 * See if the config requires any additional preparation, e.g.
12928 * to adjust global state with pipes off. We need to do this
12929 * here so we can get the modeset_pipe updated config for the new
12930 * mode set on this crtc. For other crtcs we need to use the
12931 * adjusted_mode bits in the crtc directly.
12932 */
27c329ed
ML		 12933 if (dev_priv->display.modeset_calc_cdclk) {
12934 unsigned int cdclk;
b432e5cf 12935
27c329ed
ML		 12936 ret = dev_priv->display.modeset_calc_cdclk(state);
12937
12938 cdclk = to_intel_atomic_state(state)->cdclk;
12939 if (!ret && cdclk != dev_priv->cdclk_freq)
12940 ret = intel_modeset_all_pipes(state);
12941
12942 if (ret < 0)
054518dd 12943 return ret;
27c329ed
ML		 12944 } else
12945 to_intel_atomic_state(state)->cdclk = dev_priv->cdclk_freq;
054518dd 12946
ad421372 12947 intel_modeset_clear_plls(state);
054518dd 12948
99d736a2 12949 if (IS_HASWELL(dev))
ad421372 12950 return haswell_mode_set_planes_workaround(state);
99d736a2 12951
ad421372 12952 return 0;
c347a676
ACO		 12953}
12954
74c090b1
ML		 12955/**
12956 * intel_atomic_check - validate state object
12957 * @dev: drm device
12958 * @state: state to validate
12959 */
12960static int intel_atomic_check(struct drm_device *dev,
12961 struct drm_atomic_state *state)
c347a676
ACO		 12962{
12963 struct drm_crtc *crtc;
12964 struct drm_crtc_state *crtc_state;
12965 int ret, i;
61333b60 12966 bool any_ms = false;
c347a676 12967
74c090b1 12968 ret = drm_atomic_helper_check_modeset(dev, state);
054518dd
ACO		 12969 if (ret)
12970 return ret;
12971
c347a676 12972 for_each_crtc_in_state(state, crtc, crtc_state, i) {
cfb23ed6
ML		 12973 struct intel_crtc_state *pipe_config =
12974 to_intel_crtc_state(crtc_state);
1ed51de9
DV		 12975
12976 /* Catch I915_MODE_FLAG_INHERITED */
12977 if (crtc_state->mode.private_flags != crtc->state->mode.private_flags)
12978 crtc_state->mode_changed = true;
cfb23ed6 12979
61333b60
ML		 12980 if (!crtc_state->enable) {
12981 if (needs_modeset(crtc_state))
12982 any_ms = true;
c347a676 12983 continue;
61333b60 12984 }
c347a676 12985
26495481 12986 if (!needs_modeset(crtc_state))
cfb23ed6
ML		 12987 continue;
12988
26495481
DV		 12989 /* FIXME: For only active_changed we shouldn't need to do any
12990 * state recomputation at all. */
12991
1ed51de9
DV		 12992 ret = drm_atomic_add_affected_connectors(state, crtc);
12993 if (ret)
12994 return ret;
b359283a 12995
cfb23ed6 12996 ret = intel_modeset_pipe_config(crtc, pipe_config);
c347a676
ACO		 12997 if (ret)
12998 return ret;
12999
26495481
DV		 13000 if (i915.fastboot &&
13001 intel_pipe_config_compare(state->dev,
cfb23ed6 13002 to_intel_crtc_state(crtc->state),
1ed51de9 13003 pipe_config, true)) {
26495481
DV		 13004 crtc_state->mode_changed = false;
13005 }
13006
13007 if (needs_modeset(crtc_state)) {
13008 any_ms = true;
cfb23ed6
ML		 13009
13010 ret = drm_atomic_add_affected_planes(state, crtc);
13011 if (ret)
13012 return ret;
13013 }
61333b60 13014
26495481
DV		 13015 intel_dump_pipe_config(to_intel_crtc(crtc), pipe_config,
13016 needs_modeset(crtc_state) ?
13017 "[modeset]" : "[fastset]");
c347a676
ACO		 13018 }
13019
61333b60
ML		 13020 if (any_ms) {
13021 ret = intel_modeset_checks(state);
13022
13023 if (ret)
13024 return ret;
27c329ed
ML		 13025 } else
13026 to_intel_atomic_state(state)->cdclk =
13027 to_i915(state->dev)->cdclk_freq;
c347a676
ACO		 13028
13029 return drm_atomic_helper_check_planes(state->dev, state);
054518dd
ACO		 13030}
13031
74c090b1
ML		 13032/**
13033 * intel_atomic_commit - commit validated state object
13034 * @dev: DRM device
13035 * @state: the top-level driver state object
13036 * @async: asynchronous commit
13037 *
13038 * This function commits a top-level state object that has been validated
13039 * with drm_atomic_helper_check().
13040 *
13041 * FIXME: Atomic modeset support for i915 is not yet complete. At the moment
13042 * we can only handle plane-related operations and do not yet support
13043 * asynchronous commit.
13044 *
13045 * RETURNS
13046 * Zero for success or -errno.
13047 */
13048static int intel_atomic_commit(struct drm_device *dev,
13049 struct drm_atomic_state *state,
13050 bool async)
a6778b3c 13051{
fbee40df 13052 struct drm_i915_private *dev_priv = dev->dev_private;
0a9ab303
ACO		 13053 struct drm_crtc *crtc;
13054 struct drm_crtc_state *crtc_state;
c0c36b94 13055 int ret = 0;
0a9ab303 13056 int i;
61333b60 13057 bool any_ms = false;
a6778b3c 13058
74c090b1
ML		 13059 if (async) {
13060 DRM_DEBUG_KMS("i915 does not yet support async commit\n");
13061 return -EINVAL;
13062 }
13063
d4afb8cc
ACO		 13064 ret = drm_atomic_helper_prepare_planes(dev, state);
13065 if (ret)
13066 return ret;
13067
1c5e19f8
ML		 13068 drm_atomic_helper_swap_state(dev, state);
13069
0a9ab303 13070 for_each_crtc_in_state(state, crtc, crtc_state, i) {
a539205a
ML		 13071 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
13072
61333b60
ML		 13073 if (!needs_modeset(crtc->state))
13074 continue;
13075
13076 any_ms = true;
a539205a 13077 intel_pre_plane_update(intel_crtc);
460da916 13078
a539205a
ML		 13079 if (crtc_state->active) {
13080 intel_crtc_disable_planes(crtc, crtc_state->plane_mask);
13081 dev_priv->display.crtc_disable(crtc);
eddfcbcd
ML		 13082 intel_crtc->active = false;
13083 intel_disable_shared_dpll(intel_crtc);
a539205a 13084 }
b8cecdf5 13085 }
7758a113 13086
ea9d758d
DV		 13087 /* Only after disabling all output pipelines that will be changed can we
13088 * update the the output configuration. */
4740b0f2 13089 intel_modeset_update_crtc_state(state);
f6e5b160 13090
4740b0f2
ML		 13091 if (any_ms) {
13092 intel_shared_dpll_commit(state);
13093
13094 drm_atomic_helper_update_legacy_modeset_state(state->dev, state);
61333b60 13095 modeset_update_crtc_power_domains(state);
4740b0f2 13096 }
47fab737 13097
a6778b3c 13098 /* Now enable the clocks, plane, pipe, and connectors that we set up. */
0a9ab303 13099 for_each_crtc_in_state(state, crtc, crtc_state, i) {
f6ac4b2a
ML		 13100 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
13101 bool modeset = needs_modeset(crtc->state);
13102
13103 if (modeset && crtc->state->active) {
a539205a
ML		 13104 update_scanline_offset(to_intel_crtc(crtc));
13105 dev_priv->display.crtc_enable(crtc);
13106 }
80715b2f 13107
f6ac4b2a
ML		 13108 if (!modeset)
13109 intel_pre_plane_update(intel_crtc);
13110
a539205a 13111 drm_atomic_helper_commit_planes_on_crtc(crtc_state);
f6ac4b2a 13112 intel_post_plane_update(intel_crtc);
80715b2f 13113 }
a6778b3c 13114
a6778b3c 13115 /* FIXME: add subpixel order */
83a57153 13116
74c090b1 13117 drm_atomic_helper_wait_for_vblanks(dev, state);
d4afb8cc 13118 drm_atomic_helper_cleanup_planes(dev, state);
2bfb4627 13119
74c090b1 13120 if (any_ms)
ee165b1a
ML		 13121 intel_modeset_check_state(dev, state);
13122
13123 drm_atomic_state_free(state);
f30da187 13124
74c090b1 13125 return 0;
7f27126e
JB		 13126}
13127
c0c36b94
CW		 13128void intel_crtc_restore_mode(struct drm_crtc *crtc)
13129{
83a57153
ACO		 13130 struct drm_device *dev = crtc->dev;
13131 struct drm_atomic_state *state;
e694eb02 13132 struct drm_crtc_state *crtc_state;
2bfb4627 13133 int ret;
83a57153
ACO		 13134
13135 state = drm_atomic_state_alloc(dev);
13136 if (!state) {
e694eb02 13137 DRM_DEBUG_KMS("[CRTC:%d] crtc restore failed, out of memory",
83a57153
ACO		 13138 crtc->base.id);
13139 return;
13140 }
13141
e694eb02 13142 state->acquire_ctx = drm_modeset_legacy_acquire_ctx(crtc);
83a57153 13143
e694eb02
ML		 13144retry:
13145 crtc_state = drm_atomic_get_crtc_state(state, crtc);
13146 ret = PTR_ERR_OR_ZERO(crtc_state);
13147 if (!ret) {
13148 if (!crtc_state->active)
13149 goto out;
83a57153 13150
e694eb02 13151 crtc_state->mode_changed = true;
74c090b1 13152 ret = drm_atomic_commit(state);
83a57153
ACO		 13153 }
13154
e694eb02
ML		 13155 if (ret == -EDEADLK) {
13156 drm_atomic_state_clear(state);
13157 drm_modeset_backoff(state->acquire_ctx);
13158 goto retry;
4ed9fb37 13159 }
4be07317 13160
2bfb4627 13161 if (ret)
e694eb02 13162out:
2bfb4627 13163 drm_atomic_state_free(state);
c0c36b94
CW		 13164}
13165
25c5b266
DV		 13166#undef for_each_intel_crtc_masked
13167
f6e5b160 13168static const struct drm_crtc_funcs intel_crtc_funcs = {
f6e5b160 13169 .gamma_set = intel_crtc_gamma_set,
74c090b1 13170 .set_config = drm_atomic_helper_set_config,
f6e5b160
CW		 13171 .destroy = intel_crtc_destroy,
13172 .page_flip = intel_crtc_page_flip,
1356837e
MR		 13173 .atomic_duplicate_state = intel_crtc_duplicate_state,
13174 .atomic_destroy_state = intel_crtc_destroy_state,
f6e5b160
CW		 13175};
13176
5358901f
DV		 13177static bool ibx_pch_dpll_get_hw_state(struct drm_i915_private *dev_priv,
13178 struct intel_shared_dpll *pll,
13179 struct intel_dpll_hw_state *hw_state)
ee7b9f93 13180{
5358901f 13181 uint32_t val;
ee7b9f93 13182
f458ebbc 13183 if (!intel_display_power_is_enabled(dev_priv, POWER_DOMAIN_PLLS))
bd2bb1b9
PZ		 13184 return false;
13185
5358901f 13186 val = I915_READ(PCH_DPLL(pll->id));
66e985c0
DV		 13187 hw_state->dpll = val;
13188 hw_state->fp0 = I915_READ(PCH_FP0(pll->id));
13189 hw_state->fp1 = I915_READ(PCH_FP1(pll->id));
5358901f
DV		 13190
13191 return val & DPLL_VCO_ENABLE;
13192}
13193
15bdd4cf
DV		 13194static void ibx_pch_dpll_mode_set(struct drm_i915_private *dev_priv,
13195 struct intel_shared_dpll *pll)
13196{
3e369b76
ACO		 13197 I915_WRITE(PCH_FP0(pll->id), pll->config.hw_state.fp0);
13198 I915_WRITE(PCH_FP1(pll->id), pll->config.hw_state.fp1);
15bdd4cf
DV		 13199}
13200
e7b903d2
DV		 13201static void ibx_pch_dpll_enable(struct drm_i915_private *dev_priv,
13202 struct intel_shared_dpll *pll)
13203{
e7b903d2 13204 /* PCH refclock must be enabled first */
89eff4be 13205 ibx_assert_pch_refclk_enabled(dev_priv);
e7b903d2 13206
3e369b76 13207 I915_WRITE(PCH_DPLL(pll->id), pll->config.hw_state.dpll);
15bdd4cf
DV		 13208
13209 /* Wait for the clocks to stabilize. */
13210 POSTING_READ(PCH_DPLL(pll->id));
13211 udelay(150);
13212
13213 /* The pixel multiplier can only be updated once the
13214 * DPLL is enabled and the clocks are stable.
13215 *
13216 * So write it again.
13217 */
3e369b76 13218 I915_WRITE(PCH_DPLL(pll->id), pll->config.hw_state.dpll);
15bdd4cf 13219 POSTING_READ(PCH_DPLL(pll->id));
e7b903d2
DV		 13220 udelay(200);
13221}
13222
13223static void ibx_pch_dpll_disable(struct drm_i915_private *dev_priv,
13224 struct intel_shared_dpll *pll)
13225{
13226 struct drm_device *dev = dev_priv->dev;
13227 struct intel_crtc *crtc;
e7b903d2
DV		 13228
13229 /* Make sure no transcoder isn't still depending on us. */
d3fcc808 13230 for_each_intel_crtc(dev, crtc) {
e7b903d2
DV		 13231 if (intel_crtc_to_shared_dpll(crtc) == pll)
13232 assert_pch_transcoder_disabled(dev_priv, crtc->pipe);
ee7b9f93
JB		 13233 }
13234
15bdd4cf
DV		 13235 I915_WRITE(PCH_DPLL(pll->id), 0);
13236 POSTING_READ(PCH_DPLL(pll->id));
e7b903d2
DV		 13237 udelay(200);
13238}
13239
46edb027
DV		 13240static char *ibx_pch_dpll_names[] = {
13241 "PCH DPLL A",
13242 "PCH DPLL B",
13243};
13244
7c74ade1 13245static void ibx_pch_dpll_init(struct drm_device *dev)
ee7b9f93 13246{
e7b903d2 13247 struct drm_i915_private *dev_priv = dev->dev_private;
ee7b9f93
JB		 13248 int i;
13249
7c74ade1 13250 dev_priv->num_shared_dpll = 2;
ee7b9f93 13251
e72f9fbf 13252 for (i = 0; i < dev_priv->num_shared_dpll; i++) {
46edb027
DV		 13253 dev_priv->shared_dplls[i].id = i;
13254 dev_priv->shared_dplls[i].name = ibx_pch_dpll_names[i];
15bdd4cf 13255 dev_priv->shared_dplls[i].mode_set = ibx_pch_dpll_mode_set;
e7b903d2
DV		 13256 dev_priv->shared_dplls[i].enable = ibx_pch_dpll_enable;
13257 dev_priv->shared_dplls[i].disable = ibx_pch_dpll_disable;
5358901f
DV		 13258 dev_priv->shared_dplls[i].get_hw_state =
13259 ibx_pch_dpll_get_hw_state;
ee7b9f93
JB		 13260 }
13261}
13262
7c74ade1
DV		 13263static void intel_shared_dpll_init(struct drm_device *dev)
13264{
e7b903d2 13265 struct drm_i915_private *dev_priv = dev->dev_private;
7c74ade1 13266
b6283055
VS		 13267 intel_update_cdclk(dev);
13268
9cd86933
DV		 13269 if (HAS_DDI(dev))
13270 intel_ddi_pll_init(dev);
13271 else if (HAS_PCH_IBX(dev) || HAS_PCH_CPT(dev))
7c74ade1
DV		 13272 ibx_pch_dpll_init(dev);
13273 else
13274 dev_priv->num_shared_dpll = 0;
13275
13276 BUG_ON(dev_priv->num_shared_dpll > I915_NUM_PLLS);
7c74ade1
DV		 13277}
13278
6beb8c23
MR		 13279/**
13280 * intel_prepare_plane_fb - Prepare fb for usage on plane
13281 * @plane: drm plane to prepare for
13282 * @fb: framebuffer to prepare for presentation
13283 *
13284 * Prepares a framebuffer for usage on a display plane. Generally this
13285 * involves pinning the underlying object and updating the frontbuffer tracking
13286 * bits. Some older platforms need special physical address handling for
13287 * cursor planes.
13288 *
13289 * Returns 0 on success, negative error code on failure.
13290 */
13291int
13292intel_prepare_plane_fb(struct drm_plane *plane,
d136dfee
TU		 13293 struct drm_framebuffer *fb,
13294 const struct drm_plane_state *new_state)
465c120c
MR		 13295{
13296 struct drm_device *dev = plane->dev;
6beb8c23 13297 struct intel_plane *intel_plane = to_intel_plane(plane);
6beb8c23
MR		 13298 struct drm_i915_gem_object *obj = intel_fb_obj(fb);
13299 struct drm_i915_gem_object *old_obj = intel_fb_obj(plane->fb);
6beb8c23 13300 int ret = 0;
465c120c 13301
ea2c67bb 13302 if (!obj)
465c120c
MR		 13303 return 0;
13304
6beb8c23 13305 mutex_lock(&dev->struct_mutex);
465c120c 13306
6beb8c23
MR		 13307 if (plane->type == DRM_PLANE_TYPE_CURSOR &&
13308 INTEL_INFO(dev)->cursor_needs_physical) {
13309 int align = IS_I830(dev) ? 16 * 1024 : 256;
13310 ret = i915_gem_object_attach_phys(obj, align);
13311 if (ret)
13312 DRM_DEBUG_KMS("failed to attach phys object\n");
13313 } else {
91af127f 13314 ret = intel_pin_and_fence_fb_obj(plane, fb, new_state, NULL, NULL);
6beb8c23 13315 }
465c120c 13316
6beb8c23 13317 if (ret == 0)
a9ff8714 13318 i915_gem_track_fb(old_obj, obj, intel_plane->frontbuffer_bit);
fdd508a6 13319
4c34574f 13320 mutex_unlock(&dev->struct_mutex);
465c120c 13321
6beb8c23
MR		 13322 return ret;
13323}
13324
38f3ce3a
MR		 13325/**
13326 * intel_cleanup_plane_fb - Cleans up an fb after plane use
13327 * @plane: drm plane to clean up for
13328 * @fb: old framebuffer that was on plane
13329 *
13330 * Cleans up a framebuffer that has just been removed from a plane.
13331 */
13332void
13333intel_cleanup_plane_fb(struct drm_plane *plane,
d136dfee
TU		 13334 struct drm_framebuffer *fb,
13335 const struct drm_plane_state *old_state)
38f3ce3a
MR		 13336{
13337 struct drm_device *dev = plane->dev;
13338 struct drm_i915_gem_object *obj = intel_fb_obj(fb);
13339
13340 if (WARN_ON(!obj))
13341 return;
13342
13343 if (plane->type != DRM_PLANE_TYPE_CURSOR ||
13344 !INTEL_INFO(dev)->cursor_needs_physical) {
13345 mutex_lock(&dev->struct_mutex);
82bc3b2d 13346 intel_unpin_fb_obj(fb, old_state);
38f3ce3a
MR		 13347 mutex_unlock(&dev->struct_mutex);
13348 }
465c120c
MR		 13349}
13350
6156a456
CK		 13351int
13352skl_max_scale(struct intel_crtc *intel_crtc, struct intel_crtc_state *crtc_state)
13353{
13354 int max_scale;
13355 struct drm_device *dev;
13356 struct drm_i915_private *dev_priv;
13357 int crtc_clock, cdclk;
13358
13359 if (!intel_crtc || !crtc_state)
13360 return DRM_PLANE_HELPER_NO_SCALING;
13361
13362 dev = intel_crtc->base.dev;
13363 dev_priv = dev->dev_private;
13364 crtc_clock = crtc_state->base.adjusted_mode.crtc_clock;
27c329ed 13365 cdclk = to_intel_atomic_state(crtc_state->base.state)->cdclk;
6156a456
CK		 13366
13367 if (!crtc_clock || !cdclk)
13368 return DRM_PLANE_HELPER_NO_SCALING;
13369
13370 /*
13371 * skl max scale is lower of:
13372 * close to 3 but not 3, -1 is for that purpose
13373 * or
13374 * cdclk/crtc_clock
13375 */
13376 max_scale = min((1 << 16) * 3 - 1, (1 << 8) * ((cdclk << 8) / crtc_clock));
13377
13378 return max_scale;
13379}
13380
465c120c 13381static int
3c692a41 13382intel_check_primary_plane(struct drm_plane *plane,
061e4b8d 13383 struct intel_crtc_state *crtc_state,
3c692a41
GP		 13384 struct intel_plane_state *state)
13385{
2b875c22
MR		 13386 struct drm_crtc *crtc = state->base.crtc;
13387 struct drm_framebuffer *fb = state->base.fb;
6156a456 13388 int min_scale = DRM_PLANE_HELPER_NO_SCALING;
061e4b8d
ML		 13389 int max_scale = DRM_PLANE_HELPER_NO_SCALING;
13390 bool can_position = false;
465c120c 13391
061e4b8d
ML		 13392 /* use scaler when colorkey is not required */
13393 if (INTEL_INFO(plane->dev)->gen >= 9 &&
818ed961 13394 state->ckey.flags == I915_SET_COLORKEY_NONE) {
061e4b8d
ML		 13395 min_scale = 1;
13396 max_scale = skl_max_scale(to_intel_crtc(crtc), crtc_state);
d8106366 13397 can_position = true;
6156a456 13398 }
d8106366 13399
061e4b8d
ML		 13400 return drm_plane_helper_check_update(plane, crtc, fb, &state->src,
13401 &state->dst, &state->clip,
da20eabd
ML		 13402 min_scale, max_scale,
13403 can_position, true,
13404 &state->visible);
14af293f
GP		 13405}
13406
13407static void
13408intel_commit_primary_plane(struct drm_plane *plane,
13409 struct intel_plane_state *state)
13410{
2b875c22
MR		 13411 struct drm_crtc *crtc = state->base.crtc;
13412 struct drm_framebuffer *fb = state->base.fb;
13413 struct drm_device *dev = plane->dev;
14af293f 13414 struct drm_i915_private *dev_priv = dev->dev_private;
ea2c67bb 13415 struct intel_crtc *intel_crtc;
14af293f
GP		 13416 struct drm_rect *src = &state->src;
13417
ea2c67bb
MR		 13418 crtc = crtc ? crtc : plane->crtc;
13419 intel_crtc = to_intel_crtc(crtc);
cf4c7c12
MR		 13420
13421 plane->fb = fb;
9dc806fc
MR		 13422 crtc->x = src->x1 >> 16;
13423 crtc->y = src->y1 >> 16;
ccc759dc 13424
a539205a 13425 if (!crtc->state->active)
302d19ac 13426 return;
465c120c 13427
302d19ac
ML		 13428 if (state->visible)
13429 /* FIXME: kill this fastboot hack */
13430 intel_update_pipe_size(intel_crtc);
13431
13432 dev_priv->display.update_primary_plane(crtc, fb, crtc->x, crtc->y);
465c120c
MR		 13433}
13434
a8ad0d8e
ML		 13435static void
13436intel_disable_primary_plane(struct drm_plane *plane,
7fabf5ef 13437 struct drm_crtc *crtc)
a8ad0d8e
ML		 13438{
13439 struct drm_device *dev = plane->dev;
13440 struct drm_i915_private *dev_priv = dev->dev_private;
13441
a8ad0d8e
ML		 13442 dev_priv->display.update_primary_plane(crtc, NULL, 0, 0);
13443}
13444
613d2b27
ML		 13445static void intel_begin_crtc_commit(struct drm_crtc *crtc,
13446 struct drm_crtc_state *old_crtc_state)
3c692a41 13447{
32b7eeec 13448 struct drm_device *dev = crtc->dev;
3c692a41 13449 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3c692a41 13450
f015c551 13451 if (intel_crtc->atomic.update_wm_pre)
32b7eeec 13452 intel_update_watermarks(crtc);
3c692a41 13453
c34c9ee4 13454 /* Perform vblank evasion around commit operation */
a539205a 13455 if (crtc->state->active)
34e0adbb 13456 intel_pipe_update_start(intel_crtc);
0583236e
ML		 13457
13458 if (!needs_modeset(crtc->state) && INTEL_INFO(dev)->gen >= 9)
13459 skl_detach_scalers(intel_crtc);
32b7eeec
MR		 13460}
13461
613d2b27
ML		 13462static void intel_finish_crtc_commit(struct drm_crtc *crtc,
13463 struct drm_crtc_state *old_crtc_state)
32b7eeec 13464{
32b7eeec 13465 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
32b7eeec 13466
8f539a83 13467 if (crtc->state->active)
34e0adbb 13468 intel_pipe_update_end(intel_crtc);
3c692a41
GP		 13469}
13470
cf4c7c12 13471/**
4a3b8769
MR		 13472 * intel_plane_destroy - destroy a plane
13473 * @plane: plane to destroy
cf4c7c12 13474 *
4a3b8769
MR		 13475 * Common destruction function for all types of planes (primary, cursor,
13476 * sprite).
cf4c7c12 13477 */
4a3b8769 13478void intel_plane_destroy(struct drm_plane *plane)
465c120c
MR		 13479{
13480 struct intel_plane *intel_plane = to_intel_plane(plane);
13481 drm_plane_cleanup(plane);
13482 kfree(intel_plane);
13483}
13484
65a3fea0 13485const struct drm_plane_funcs intel_plane_funcs = {
70a101f8
MR		 13486 .update_plane = drm_atomic_helper_update_plane,
13487 .disable_plane = drm_atomic_helper_disable_plane,
3d7d6510 13488 .destroy = intel_plane_destroy,
c196e1d6 13489 .set_property = drm_atomic_helper_plane_set_property,
a98b3431
MR		 13490 .atomic_get_property = intel_plane_atomic_get_property,
13491 .atomic_set_property = intel_plane_atomic_set_property,
ea2c67bb
MR		 13492 .atomic_duplicate_state = intel_plane_duplicate_state,
13493 .atomic_destroy_state = intel_plane_destroy_state,
13494
465c120c
MR		 13495};
13496
13497static struct drm_plane *intel_primary_plane_create(struct drm_device *dev,
13498 int pipe)
13499{
13500 struct intel_plane *primary;
8e7d688b 13501 struct intel_plane_state *state;
465c120c 13502 const uint32_t *intel_primary_formats;
45e3743a 13503 unsigned int num_formats;
465c120c
MR		 13504
13505 primary = kzalloc(sizeof(*primary), GFP_KERNEL);
13506 if (primary == NULL)
13507 return NULL;
13508
8e7d688b
MR		 13509 state = intel_create_plane_state(&primary->base);
13510 if (!state) {
ea2c67bb
MR		 13511 kfree(primary);
13512 return NULL;
13513 }
8e7d688b 13514 primary->base.state = &state->base;
ea2c67bb 13515
465c120c
MR		 13516 primary->can_scale = false;
13517 primary->max_downscale = 1;
6156a456
CK		 13518 if (INTEL_INFO(dev)->gen >= 9) {
13519 primary->can_scale = true;
af99ceda 13520 state->scaler_id = -1;
6156a456 13521 }
465c120c
MR		 13522 primary->pipe = pipe;
13523 primary->plane = pipe;
a9ff8714 13524 primary->frontbuffer_bit = INTEL_FRONTBUFFER_PRIMARY(pipe);
c59cb179
MR		 13525 primary->check_plane = intel_check_primary_plane;
13526 primary->commit_plane = intel_commit_primary_plane;
a8ad0d8e 13527 primary->disable_plane = intel_disable_primary_plane;
465c120c
MR		 13528 if (HAS_FBC(dev) && INTEL_INFO(dev)->gen < 4)
13529 primary->plane = !pipe;
13530
6c0fd451
DL		 13531 if (INTEL_INFO(dev)->gen >= 9) {
13532 intel_primary_formats = skl_primary_formats;
13533 num_formats = ARRAY_SIZE(skl_primary_formats);
13534 } else if (INTEL_INFO(dev)->gen >= 4) {
568db4f2
DL		 13535 intel_primary_formats = i965_primary_formats;
13536 num_formats = ARRAY_SIZE(i965_primary_formats);
6c0fd451
DL		 13537 } else {
13538 intel_primary_formats = i8xx_primary_formats;
13539 num_formats = ARRAY_SIZE(i8xx_primary_formats);
465c120c
MR		 13540 }
13541
13542 drm_universal_plane_init(dev, &primary->base, 0,
65a3fea0 13543 &intel_plane_funcs,
465c120c
MR		 13544 intel_primary_formats, num_formats,
13545 DRM_PLANE_TYPE_PRIMARY);
48404c1e 13546
3b7a5119
SJ		 13547 if (INTEL_INFO(dev)->gen >= 4)
13548 intel_create_rotation_property(dev, primary);
48404c1e 13549
ea2c67bb
MR		 13550 drm_plane_helper_add(&primary->base, &intel_plane_helper_funcs);
13551
465c120c
MR		 13552 return &primary->base;
13553}
13554
3b7a5119
SJ		 13555void intel_create_rotation_property(struct drm_device *dev, struct intel_plane *plane)
13556{
13557 if (!dev->mode_config.rotation_property) {
13558 unsigned long flags = BIT(DRM_ROTATE_0) |
13559 BIT(DRM_ROTATE_180);
13560
13561 if (INTEL_INFO(dev)->gen >= 9)
13562 flags |= BIT(DRM_ROTATE_90) | BIT(DRM_ROTATE_270);
13563
13564 dev->mode_config.rotation_property =
13565 drm_mode_create_rotation_property(dev, flags);
13566 }
13567 if (dev->mode_config.rotation_property)
13568 drm_object_attach_property(&plane->base.base,
13569 dev->mode_config.rotation_property,
13570 plane->base.state->rotation);
13571}
13572
3d7d6510 13573static int
852e787c 13574intel_check_cursor_plane(struct drm_plane *plane,
061e4b8d 13575 struct intel_crtc_state *crtc_state,
852e787c 13576 struct intel_plane_state *state)
3d7d6510 13577{
061e4b8d 13578 struct drm_crtc *crtc = crtc_state->base.crtc;
2b875c22 13579 struct drm_framebuffer *fb = state->base.fb;
757f9a3e 13580 struct drm_i915_gem_object *obj = intel_fb_obj(fb);
757f9a3e
GP		 13581 unsigned stride;
13582 int ret;
3d7d6510 13583
061e4b8d
ML		 13584 ret = drm_plane_helper_check_update(plane, crtc, fb, &state->src,
13585 &state->dst, &state->clip,
3d7d6510
MR		 13586 DRM_PLANE_HELPER_NO_SCALING,
13587 DRM_PLANE_HELPER_NO_SCALING,
852e787c 13588 true, true, &state->visible);
757f9a3e
GP		 13589 if (ret)
13590 return ret;
13591
757f9a3e
GP		 13592 /* if we want to turn off the cursor ignore width and height */
13593 if (!obj)
da20eabd 13594 return 0;
757f9a3e 13595
757f9a3e 13596 /* Check for which cursor types we support */
061e4b8d 13597 if (!cursor_size_ok(plane->dev, state->base.crtc_w, state->base.crtc_h)) {
ea2c67bb
MR		 13598 DRM_DEBUG("Cursor dimension %dx%d not supported\n",
13599 state->base.crtc_w, state->base.crtc_h);
757f9a3e
GP		 13600 return -EINVAL;
13601 }
13602
ea2c67bb
MR		 13603 stride = roundup_pow_of_two(state->base.crtc_w) * 4;
13604 if (obj->base.size < stride * state->base.crtc_h) {
757f9a3e
GP		 13605 DRM_DEBUG_KMS("buffer is too small\n");
13606 return -ENOMEM;
13607 }
13608
3a656b54 13609 if (fb->modifier[0] != DRM_FORMAT_MOD_NONE) {
757f9a3e 13610 DRM_DEBUG_KMS("cursor cannot be tiled\n");
da20eabd 13611 return -EINVAL;
32b7eeec
MR		 13612 }
13613
da20eabd 13614 return 0;
852e787c 13615}
3d7d6510 13616
a8ad0d8e
ML		 13617static void
13618intel_disable_cursor_plane(struct drm_plane *plane,
7fabf5ef 13619 struct drm_crtc *crtc)
a8ad0d8e 13620{
a8ad0d8e
ML		 13621 intel_crtc_update_cursor(crtc, false);
13622}
13623
f4a2cf29 13624static void
852e787c
GP		 13625intel_commit_cursor_plane(struct drm_plane *plane,
13626 struct intel_plane_state *state)
13627{
2b875c22 13628 struct drm_crtc *crtc = state->base.crtc;
ea2c67bb
MR		 13629 struct drm_device *dev = plane->dev;
13630 struct intel_crtc *intel_crtc;
2b875c22 13631 struct drm_i915_gem_object *obj = intel_fb_obj(state->base.fb);
a912f12f 13632 uint32_t addr;
852e787c 13633
ea2c67bb
MR		 13634 crtc = crtc ? crtc : plane->crtc;
13635 intel_crtc = to_intel_crtc(crtc);
13636
2b875c22 13637 plane->fb = state->base.fb;
ea2c67bb
MR		 13638 crtc->cursor_x = state->base.crtc_x;
13639 crtc->cursor_y = state->base.crtc_y;
13640
a912f12f
GP		 13641 if (intel_crtc->cursor_bo == obj)
13642 goto update;
4ed91096 13643
f4a2cf29 13644 if (!obj)
a912f12f 13645 addr = 0;
f4a2cf29 13646 else if (!INTEL_INFO(dev)->cursor_needs_physical)
a912f12f 13647 addr = i915_gem_obj_ggtt_offset(obj);
f4a2cf29 13648 else
a912f12f 13649 addr = obj->phys_handle->busaddr;
852e787c 13650
a912f12f
GP		 13651 intel_crtc->cursor_addr = addr;
13652 intel_crtc->cursor_bo = obj;
852e787c 13653
302d19ac 13654update:
a539205a 13655 if (crtc->state->active)
a912f12f 13656 intel_crtc_update_cursor(crtc, state->visible);
852e787c
GP		 13657}
13658
3d7d6510
MR		 13659static struct drm_plane *intel_cursor_plane_create(struct drm_device *dev,
13660 int pipe)
13661{
13662 struct intel_plane *cursor;
8e7d688b 13663 struct intel_plane_state *state;
3d7d6510
MR		 13664
13665 cursor = kzalloc(sizeof(*cursor), GFP_KERNEL);
13666 if (cursor == NULL)
13667 return NULL;
13668
8e7d688b
MR		 13669 state = intel_create_plane_state(&cursor->base);
13670 if (!state) {
ea2c67bb
MR		 13671 kfree(cursor);
13672 return NULL;
13673 }
8e7d688b 13674 cursor->base.state = &state->base;
ea2c67bb 13675
3d7d6510
MR		 13676 cursor->can_scale = false;
13677 cursor->max_downscale = 1;
13678 cursor->pipe = pipe;
13679 cursor->plane = pipe;
a9ff8714 13680 cursor->frontbuffer_bit = INTEL_FRONTBUFFER_CURSOR(pipe);
c59cb179
MR		 13681 cursor->check_plane = intel_check_cursor_plane;
13682 cursor->commit_plane = intel_commit_cursor_plane;
a8ad0d8e 13683 cursor->disable_plane = intel_disable_cursor_plane;
3d7d6510
MR		 13684
13685 drm_universal_plane_init(dev, &cursor->base, 0,
65a3fea0 13686 &intel_plane_funcs,
3d7d6510
MR		 13687 intel_cursor_formats,
13688 ARRAY_SIZE(intel_cursor_formats),
13689 DRM_PLANE_TYPE_CURSOR);
4398ad45
VS		 13690
13691 if (INTEL_INFO(dev)->gen >= 4) {
13692 if (!dev->mode_config.rotation_property)
13693 dev->mode_config.rotation_property =
13694 drm_mode_create_rotation_property(dev,
13695 BIT(DRM_ROTATE_0) |
13696 BIT(DRM_ROTATE_180));
13697 if (dev->mode_config.rotation_property)
13698 drm_object_attach_property(&cursor->base.base,
13699 dev->mode_config.rotation_property,
8e7d688b 13700 state->base.rotation);
4398ad45
VS		 13701 }
13702
af99ceda
CK		 13703 if (INTEL_INFO(dev)->gen >=9)
13704 state->scaler_id = -1;
13705
ea2c67bb
MR		 13706 drm_plane_helper_add(&cursor->base, &intel_plane_helper_funcs);
13707
3d7d6510
MR		 13708 return &cursor->base;
13709}
13710
549e2bfb
CK		 13711static void skl_init_scalers(struct drm_device *dev, struct intel_crtc *intel_crtc,
13712 struct intel_crtc_state *crtc_state)
13713{
13714 int i;
13715 struct intel_scaler *intel_scaler;
13716 struct intel_crtc_scaler_state *scaler_state = &crtc_state->scaler_state;
13717
13718 for (i = 0; i < intel_crtc->num_scalers; i++) {
13719 intel_scaler = &scaler_state->scalers[i];
13720 intel_scaler->in_use = 0;
549e2bfb
CK		 13721 intel_scaler->mode = PS_SCALER_MODE_DYN;
13722 }
13723
13724 scaler_state->scaler_id = -1;
13725}
13726
b358d0a6 13727static void intel_crtc_init(struct drm_device *dev, int pipe)
79e53945 13728{
fbee40df 13729 struct drm_i915_private *dev_priv = dev->dev_private;
79e53945 13730 struct intel_crtc *intel_crtc;
f5de6e07 13731 struct intel_crtc_state *crtc_state = NULL;
3d7d6510
MR		 13732 struct drm_plane *primary = NULL;
13733 struct drm_plane *cursor = NULL;
465c120c 13734 int i, ret;
79e53945 13735
955382f3 13736 intel_crtc = kzalloc(sizeof(*intel_crtc), GFP_KERNEL);
79e53945
JB		 13737 if (intel_crtc == NULL)
13738 return;
13739
f5de6e07
ACO		 13740 crtc_state = kzalloc(sizeof(*crtc_state), GFP_KERNEL);
13741 if (!crtc_state)
13742 goto fail;
550acefd
ACO		 13743 intel_crtc->config = crtc_state;
13744 intel_crtc->base.state = &crtc_state->base;
07878248 13745 crtc_state->base.crtc = &intel_crtc->base;
f5de6e07 13746
549e2bfb
CK		 13747 /* initialize shared scalers */
13748 if (INTEL_INFO(dev)->gen >= 9) {
13749 if (pipe == PIPE_C)
13750 intel_crtc->num_scalers = 1;
13751 else
13752 intel_crtc->num_scalers = SKL_NUM_SCALERS;
13753
13754 skl_init_scalers(dev, intel_crtc, crtc_state);
13755 }
13756
465c120c 13757 primary = intel_primary_plane_create(dev, pipe);
3d7d6510
MR		 13758 if (!primary)
13759 goto fail;
13760
13761 cursor = intel_cursor_plane_create(dev, pipe);
13762 if (!cursor)
13763 goto fail;
13764
465c120c 13765 ret = drm_crtc_init_with_planes(dev, &intel_crtc->base, primary,
3d7d6510
MR		 13766 cursor, &intel_crtc_funcs);
13767 if (ret)
13768 goto fail;
79e53945
JB		 13769
13770 drm_mode_crtc_set_gamma_size(&intel_crtc->base, 256);
79e53945
JB		 13771 for (i = 0; i < 256; i++) {
13772 intel_crtc->lut_r[i] = i;
13773 intel_crtc->lut_g[i] = i;
13774 intel_crtc->lut_b[i] = i;
13775 }
13776
1f1c2e24
VS		 13777 /*
13778 * On gen2/3 only plane A can do fbc, but the panel fitter and lvds port
8c0f92e1 13779 * is hooked to pipe B. Hence we want plane A feeding pipe B.
1f1c2e24 13780 */
80824003
JB		 13781 intel_crtc->pipe = pipe;
13782 intel_crtc->plane = pipe;
3a77c4c4 13783 if (HAS_FBC(dev) && INTEL_INFO(dev)->gen < 4) {
28c97730 13784 DRM_DEBUG_KMS("swapping pipes & planes for FBC\n");
e2e767ab 13785 intel_crtc->plane = !pipe;
80824003
JB		 13786 }
13787
4b0e333e
CW		 13788 intel_crtc->cursor_base = ~0;
13789 intel_crtc->cursor_cntl = ~0;
dc41c154 13790 intel_crtc->cursor_size = ~0;
8d7849db 13791
852eb00d
VS		 13792 intel_crtc->wm.cxsr_allowed = true;
13793
22fd0fab
JB		 13794 BUG_ON(pipe >= ARRAY_SIZE(dev_priv->plane_to_crtc_mapping) ||
13795 dev_priv->plane_to_crtc_mapping[intel_crtc->plane] != NULL);
13796 dev_priv->plane_to_crtc_mapping[intel_crtc->plane] = &intel_crtc->base;
13797 dev_priv->pipe_to_crtc_mapping[intel_crtc->pipe] = &intel_crtc->base;
13798
79e53945 13799 drm_crtc_helper_add(&intel_crtc->base, &intel_helper_funcs);
87b6b101
DV		 13800
13801 WARN_ON(drm_crtc_index(&intel_crtc->base) != intel_crtc->pipe);
3d7d6510
MR		 13802 return;
13803
13804fail:
13805 if (primary)
13806 drm_plane_cleanup(primary);
13807 if (cursor)
13808 drm_plane_cleanup(cursor);
f5de6e07 13809 kfree(crtc_state);
3d7d6510 13810 kfree(intel_crtc);
79e53945
JB		 13811}
13812
752aa88a
JB		 13813enum pipe intel_get_pipe_from_connector(struct intel_connector *connector)
13814{
13815 struct drm_encoder *encoder = connector->base.encoder;
6e9f798d 13816 struct drm_device *dev = connector->base.dev;
752aa88a 13817
51fd371b 13818 WARN_ON(!drm_modeset_is_locked(&dev->mode_config.connection_mutex));
752aa88a 13819
d3babd3f 13820 if (!encoder || WARN_ON(!encoder->crtc))
752aa88a
JB		 13821 return INVALID_PIPE;
13822
13823 return to_intel_crtc(encoder->crtc)->pipe;
13824}
13825
08d7b3d1 13826int intel_get_pipe_from_crtc_id(struct drm_device *dev, void *data,
05394f39 13827 struct drm_file *file)
08d7b3d1 13828{
08d7b3d1 13829 struct drm_i915_get_pipe_from_crtc_id *pipe_from_crtc_id = data;
7707e653 13830 struct drm_crtc *drmmode_crtc;
c05422d5 13831 struct intel_crtc *crtc;
08d7b3d1 13832
7707e653 13833 drmmode_crtc = drm_crtc_find(dev, pipe_from_crtc_id->crtc_id);
08d7b3d1 13834
7707e653 13835 if (!drmmode_crtc) {
08d7b3d1 13836 DRM_ERROR("no such CRTC id\n");
3f2c2057 13837 return -ENOENT;
08d7b3d1
CW		 13838 }
13839
7707e653 13840 crtc = to_intel_crtc(drmmode_crtc);
c05422d5 13841 pipe_from_crtc_id->pipe = crtc->pipe;
08d7b3d1 13842
c05422d5 13843 return 0;
08d7b3d1
CW		 13844}
13845
66a9278e 13846static int intel_encoder_clones(struct intel_encoder *encoder)
79e53945 13847{
66a9278e
DV		 13848 struct drm_device *dev = encoder->base.dev;
13849 struct intel_encoder *source_encoder;
79e53945 13850 int index_mask = 0;
79e53945
JB		 13851 int entry = 0;
13852
b2784e15 13853 for_each_intel_encoder(dev, source_encoder) {
bc079e8b 13854 if (encoders_cloneable(encoder, source_encoder))
66a9278e
DV		 13855 index_mask |= (1 << entry);
13856
79e53945
JB		 13857 entry++;
13858 }
4ef69c7a 13859
79e53945
JB		 13860 return index_mask;
13861}
13862
4d302442
CW		 13863static bool has_edp_a(struct drm_device *dev)
13864{
13865 struct drm_i915_private *dev_priv = dev->dev_private;
13866
13867 if (!IS_MOBILE(dev))
13868 return false;
13869
13870 if ((I915_READ(DP_A) & DP_DETECTED) == 0)
13871 return false;
13872
e3589908 13873 if (IS_GEN5(dev) && (I915_READ(FUSE_STRAP) & ILK_eDP_A_DISABLE))
4d302442
CW		 13874 return false;
13875
13876 return true;
13877}
13878
84b4e042
JB		 13879static bool intel_crt_present(struct drm_device *dev)
13880{
13881 struct drm_i915_private *dev_priv = dev->dev_private;
13882
884497ed
DL		 13883 if (INTEL_INFO(dev)->gen >= 9)
13884 return false;
13885
cf404ce4 13886 if (IS_HSW_ULT(dev) || IS_BDW_ULT(dev))
84b4e042
JB		 13887 return false;
13888
13889 if (IS_CHERRYVIEW(dev))
13890 return false;
13891
13892 if (IS_VALLEYVIEW(dev) && !dev_priv->vbt.int_crt_support)
13893 return false;
13894
13895 return true;
13896}
13897
79e53945
JB		 13898static void intel_setup_outputs(struct drm_device *dev)
13899{
725e30ad 13900 struct drm_i915_private *dev_priv = dev->dev_private;
4ef69c7a 13901 struct intel_encoder *encoder;
cb0953d7 13902 bool dpd_is_edp = false;
79e53945 13903
c9093354 13904 intel_lvds_init(dev);
79e53945 13905
84b4e042 13906 if (intel_crt_present(dev))
79935fca 13907 intel_crt_init(dev);
cb0953d7 13908
c776eb2e
VK		 13909 if (IS_BROXTON(dev)) {
13910 /*
13911 * FIXME: Broxton doesn't support port detection via the
13912 * DDI_BUF_CTL_A or SFUSE_STRAP registers, find another way to
13913 * detect the ports.
13914 */
13915 intel_ddi_init(dev, PORT_A);
13916 intel_ddi_init(dev, PORT_B);
13917 intel_ddi_init(dev, PORT_C);
13918 } else if (HAS_DDI(dev)) {
0e72a5b5
ED		 13919 int found;
13920
de31facd
JB		 13921 /*
13922 * Haswell uses DDI functions to detect digital outputs.
13923 * On SKL pre-D0 the strap isn't connected, so we assume
13924 * it's there.
13925 */
0e72a5b5 13926 found = I915_READ(DDI_BUF_CTL_A) & DDI_INIT_DISPLAY_DETECTED;
de31facd 13927 /* WaIgnoreDDIAStrap: skl */
5a2376d1 13928 if (found || IS_SKYLAKE(dev))
0e72a5b5
ED		 13929 intel_ddi_init(dev, PORT_A);
13930
13931 /* DDI B, C and D detection is indicated by the SFUSE_STRAP
13932 * register */
13933 found = I915_READ(SFUSE_STRAP);
13934
13935 if (found & SFUSE_STRAP_DDIB_DETECTED)
13936 intel_ddi_init(dev, PORT_B);
13937 if (found & SFUSE_STRAP_DDIC_DETECTED)
13938 intel_ddi_init(dev, PORT_C);
13939 if (found & SFUSE_STRAP_DDID_DETECTED)
13940 intel_ddi_init(dev, PORT_D);
2800e4c2
RV		 13941 /*
13942 * On SKL we don't have a way to detect DDI-E so we rely on VBT.
13943 */
13944 if (IS_SKYLAKE(dev) &&
13945 (dev_priv->vbt.ddi_port_info[PORT_E].supports_dp ||
13946 dev_priv->vbt.ddi_port_info[PORT_E].supports_dvi ||
13947 dev_priv->vbt.ddi_port_info[PORT_E].supports_hdmi))
13948 intel_ddi_init(dev, PORT_E);
13949
0e72a5b5 13950 } else if (HAS_PCH_SPLIT(dev)) {
cb0953d7 13951 int found;
5d8a7752 13952 dpd_is_edp = intel_dp_is_edp(dev, PORT_D);
270b3042
DV		 13953
13954 if (has_edp_a(dev))
13955 intel_dp_init(dev, DP_A, PORT_A);
cb0953d7 13956
dc0fa718 13957 if (I915_READ(PCH_HDMIB) & SDVO_DETECTED) {
461ed3ca 13958 /* PCH SDVOB multiplex with HDMIB */
eef4eacb 13959 found = intel_sdvo_init(dev, PCH_SDVOB, true);
30ad48b7 13960 if (!found)
e2debe91 13961 intel_hdmi_init(dev, PCH_HDMIB, PORT_B);
5eb08b69 13962 if (!found && (I915_READ(PCH_DP_B) & DP_DETECTED))
ab9d7c30 13963 intel_dp_init(dev, PCH_DP_B, PORT_B);
30ad48b7
ZW		 13964 }
13965
dc0fa718 13966 if (I915_READ(PCH_HDMIC) & SDVO_DETECTED)
e2debe91 13967 intel_hdmi_init(dev, PCH_HDMIC, PORT_C);
30ad48b7 13968
dc0fa718 13969 if (!dpd_is_edp && I915_READ(PCH_HDMID) & SDVO_DETECTED)
e2debe91 13970 intel_hdmi_init(dev, PCH_HDMID, PORT_D);
30ad48b7 13971
5eb08b69 13972 if (I915_READ(PCH_DP_C) & DP_DETECTED)
ab9d7c30 13973 intel_dp_init(dev, PCH_DP_C, PORT_C);
5eb08b69 13974
270b3042 13975 if (I915_READ(PCH_DP_D) & DP_DETECTED)
ab9d7c30 13976 intel_dp_init(dev, PCH_DP_D, PORT_D);
4a87d65d 13977 } else if (IS_VALLEYVIEW(dev)) {
e17ac6db
VS		 13978 /*
13979 * The DP_DETECTED bit is the latched state of the DDC
13980 * SDA pin at boot. However since eDP doesn't require DDC
13981 * (no way to plug in a DP->HDMI dongle) the DDC pins for
13982 * eDP ports may have been muxed to an alternate function.
13983 * Thus we can't rely on the DP_DETECTED bit alone to detect
13984 * eDP ports. Consult the VBT as well as DP_DETECTED to
13985 * detect eDP ports.
13986 */
d2182a66
VS		 13987 if (I915_READ(VLV_DISPLAY_BASE + GEN4_HDMIB) & SDVO_DETECTED &&
13988 !intel_dp_is_edp(dev, PORT_B))
585a94b8
AB		 13989 intel_hdmi_init(dev, VLV_DISPLAY_BASE + GEN4_HDMIB,
13990 PORT_B);
e17ac6db
VS		 13991 if (I915_READ(VLV_DISPLAY_BASE + DP_B) & DP_DETECTED ||
13992 intel_dp_is_edp(dev, PORT_B))
13993 intel_dp_init(dev, VLV_DISPLAY_BASE + DP_B, PORT_B);
585a94b8 13994
d2182a66
VS		 13995 if (I915_READ(VLV_DISPLAY_BASE + GEN4_HDMIC) & SDVO_DETECTED &&
13996 !intel_dp_is_edp(dev, PORT_C))
6f6005a5
JB		 13997 intel_hdmi_init(dev, VLV_DISPLAY_BASE + GEN4_HDMIC,
13998 PORT_C);
e17ac6db
VS		 13999 if (I915_READ(VLV_DISPLAY_BASE + DP_C) & DP_DETECTED ||
14000 intel_dp_is_edp(dev, PORT_C))
14001 intel_dp_init(dev, VLV_DISPLAY_BASE + DP_C, PORT_C);
19c03924 14002
9418c1f1 14003 if (IS_CHERRYVIEW(dev)) {
e17ac6db 14004 if (I915_READ(VLV_DISPLAY_BASE + CHV_HDMID) & SDVO_DETECTED)
9418c1f1
VS		 14005 intel_hdmi_init(dev, VLV_DISPLAY_BASE + CHV_HDMID,
14006 PORT_D);
e17ac6db
VS		 14007 /* eDP not supported on port D, so don't check VBT */
14008 if (I915_READ(VLV_DISPLAY_BASE + DP_D) & DP_DETECTED)
14009 intel_dp_init(dev, VLV_DISPLAY_BASE + DP_D, PORT_D);
9418c1f1
VS		 14010 }
14011
3cfca973 14012 intel_dsi_init(dev);
09da55dc 14013 } else if (!IS_GEN2(dev) && !IS_PINEVIEW(dev)) {
27185ae1 14014 bool found = false;
7d57382e 14015
e2debe91 14016 if (I915_READ(GEN3_SDVOB) & SDVO_DETECTED) {
b01f2c3a 14017 DRM_DEBUG_KMS("probing SDVOB\n");
e2debe91 14018 found = intel_sdvo_init(dev, GEN3_SDVOB, true);
3fec3d2f 14019 if (!found && IS_G4X(dev)) {
b01f2c3a 14020 DRM_DEBUG_KMS("probing HDMI on SDVOB\n");
e2debe91 14021 intel_hdmi_init(dev, GEN4_HDMIB, PORT_B);
b01f2c3a 14022 }
27185ae1 14023
3fec3d2f 14024 if (!found && IS_G4X(dev))
ab9d7c30 14025 intel_dp_init(dev, DP_B, PORT_B);
725e30ad 14026 }
13520b05
KH		 14027
14028 /* Before G4X SDVOC doesn't have its own detect register */
13520b05 14029
e2debe91 14030 if (I915_READ(GEN3_SDVOB) & SDVO_DETECTED) {
b01f2c3a 14031 DRM_DEBUG_KMS("probing SDVOC\n");
e2debe91 14032 found = intel_sdvo_init(dev, GEN3_SDVOC, false);
b01f2c3a 14033 }
27185ae1 14034
e2debe91 14035 if (!found && (I915_READ(GEN3_SDVOC) & SDVO_DETECTED)) {
27185ae1 14036
3fec3d2f 14037 if (IS_G4X(dev)) {
b01f2c3a 14038 DRM_DEBUG_KMS("probing HDMI on SDVOC\n");
e2debe91 14039 intel_hdmi_init(dev, GEN4_HDMIC, PORT_C);
b01f2c3a 14040 }
3fec3d2f 14041 if (IS_G4X(dev))
ab9d7c30 14042 intel_dp_init(dev, DP_C, PORT_C);
725e30ad 14043 }
27185ae1 14044
3fec3d2f 14045 if (IS_G4X(dev) &&
e7281eab 14046 (I915_READ(DP_D) & DP_DETECTED))
ab9d7c30 14047 intel_dp_init(dev, DP_D, PORT_D);
bad720ff 14048 } else if (IS_GEN2(dev))
79e53945
JB		 14049 intel_dvo_init(dev);
14050
103a196f 14051 if (SUPPORTS_TV(dev))
79e53945
JB		 14052 intel_tv_init(dev);
14053
0bc12bcb 14054 intel_psr_init(dev);
7c8f8a70 14055
b2784e15 14056 for_each_intel_encoder(dev, encoder) {
4ef69c7a
CW		 14057 encoder->base.possible_crtcs = encoder->crtc_mask;
14058 encoder->base.possible_clones =
66a9278e 14059 intel_encoder_clones(encoder);
79e53945 14060 }
47356eb6 14061
dde86e2d 14062 intel_init_pch_refclk(dev);
270b3042
DV		 14063
14064 drm_helper_move_panel_connectors_to_head(dev);
79e53945
JB		 14065}
14066
14067static void intel_user_framebuffer_destroy(struct drm_framebuffer *fb)
14068{
60a5ca01 14069 struct drm_device *dev = fb->dev;
79e53945 14070 struct intel_framebuffer *intel_fb = to_intel_framebuffer(fb);
79e53945 14071
ef2d633e 14072 drm_framebuffer_cleanup(fb);
60a5ca01 14073 mutex_lock(&dev->struct_mutex);
ef2d633e 14074 WARN_ON(!intel_fb->obj->framebuffer_references--);
60a5ca01
VS		 14075 drm_gem_object_unreference(&intel_fb->obj->base);
14076 mutex_unlock(&dev->struct_mutex);
79e53945
JB		 14077 kfree(intel_fb);
14078}
14079
14080static int intel_user_framebuffer_create_handle(struct drm_framebuffer *fb,
05394f39 14081 struct drm_file *file,
79e53945
JB		 14082 unsigned int *handle)
14083{
14084 struct intel_framebuffer *intel_fb = to_intel_framebuffer(fb);
05394f39 14085 struct drm_i915_gem_object *obj = intel_fb->obj;
79e53945 14086
05394f39 14087 return drm_gem_handle_create(file, &obj->base, handle);
79e53945
JB		 14088}
14089
86c98588
RV		 14090static int intel_user_framebuffer_dirty(struct drm_framebuffer *fb,
14091 struct drm_file *file,
14092 unsigned flags, unsigned color,
14093 struct drm_clip_rect *clips,
14094 unsigned num_clips)
14095{
14096 struct drm_device *dev = fb->dev;
14097 struct intel_framebuffer *intel_fb = to_intel_framebuffer(fb);
14098 struct drm_i915_gem_object *obj = intel_fb->obj;
14099
14100 mutex_lock(&dev->struct_mutex);
74b4ea1e 14101 intel_fb_obj_flush(obj, false, ORIGIN_DIRTYFB);
86c98588
RV		 14102 mutex_unlock(&dev->struct_mutex);
14103
14104 return 0;
14105}
14106
79e53945
JB		 14107static const struct drm_framebuffer_funcs intel_fb_funcs = {
14108 .destroy = intel_user_framebuffer_destroy,
14109 .create_handle = intel_user_framebuffer_create_handle,
86c98588 14110 .dirty = intel_user_framebuffer_dirty,
79e53945
JB		 14111};
14112
b321803d
DL		 14113static
14114u32 intel_fb_pitch_limit(struct drm_device *dev, uint64_t fb_modifier,
14115 uint32_t pixel_format)
14116{
14117 u32 gen = INTEL_INFO(dev)->gen;
14118
14119 if (gen >= 9) {
14120 /* "The stride in bytes must not exceed the of the size of 8K
14121 * pixels and 32K bytes."
14122 */
14123 return min(8192*drm_format_plane_cpp(pixel_format, 0), 32768);
14124 } else if (gen >= 5 && !IS_VALLEYVIEW(dev)) {
14125 return 32*1024;
14126 } else if (gen >= 4) {
14127 if (fb_modifier == I915_FORMAT_MOD_X_TILED)
14128 return 16*1024;
14129 else
14130 return 32*1024;
14131 } else if (gen >= 3) {
14132 if (fb_modifier == I915_FORMAT_MOD_X_TILED)
14133 return 8*1024;
14134 else
14135 return 16*1024;
14136 } else {
14137 /* XXX DSPC is limited to 4k tiled */
14138 return 8*1024;
14139 }
14140}
14141
b5ea642a
DV		 14142static int intel_framebuffer_init(struct drm_device *dev,
14143 struct intel_framebuffer *intel_fb,
14144 struct drm_mode_fb_cmd2 *mode_cmd,
14145 struct drm_i915_gem_object *obj)
79e53945 14146{
6761dd31 14147 unsigned int aligned_height;
79e53945 14148 int ret;
b321803d 14149 u32 pitch_limit, stride_alignment;
79e53945 14150
dd4916c5
DV		 14151 WARN_ON(!mutex_is_locked(&dev->struct_mutex));
14152
2a80eada
DV		 14153 if (mode_cmd->flags & DRM_MODE_FB_MODIFIERS) {
14154 /* Enforce that fb modifier and tiling mode match, but only for
14155 * X-tiled. This is needed for FBC. */
14156 if (!!(obj->tiling_mode == I915_TILING_X) !=
14157 !!(mode_cmd->modifier[0] == I915_FORMAT_MOD_X_TILED)) {
14158 DRM_DEBUG("tiling_mode doesn't match fb modifier\n");
14159 return -EINVAL;
14160 }
14161 } else {
14162 if (obj->tiling_mode == I915_TILING_X)
14163 mode_cmd->modifier[0] = I915_FORMAT_MOD_X_TILED;
14164 else if (obj->tiling_mode == I915_TILING_Y) {
14165 DRM_DEBUG("No Y tiling for legacy addfb\n");
14166 return -EINVAL;
14167 }
14168 }
14169
9a8f0a12
TU		 14170 /* Passed in modifier sanity checking. */
14171 switch (mode_cmd->modifier[0]) {
14172 case I915_FORMAT_MOD_Y_TILED:
14173 case I915_FORMAT_MOD_Yf_TILED:
14174 if (INTEL_INFO(dev)->gen < 9) {
14175 DRM_DEBUG("Unsupported tiling 0x%llx!\n",
14176 mode_cmd->modifier[0]);
14177 return -EINVAL;
14178 }
14179 case DRM_FORMAT_MOD_NONE:
14180 case I915_FORMAT_MOD_X_TILED:
14181 break;
14182 default:
c0f40428
JB		 14183 DRM_DEBUG("Unsupported fb modifier 0x%llx!\n",
14184 mode_cmd->modifier[0]);
57cd6508 14185 return -EINVAL;
c16ed4be 14186 }
57cd6508 14187
b321803d
DL		 14188 stride_alignment = intel_fb_stride_alignment(dev, mode_cmd->modifier[0],
14189 mode_cmd->pixel_format);
14190 if (mode_cmd->pitches[0] & (stride_alignment - 1)) {
14191 DRM_DEBUG("pitch (%d) must be at least %u byte aligned\n",
14192 mode_cmd->pitches[0], stride_alignment);
57cd6508 14193 return -EINVAL;
c16ed4be 14194 }
57cd6508 14195
b321803d
DL		 14196 pitch_limit = intel_fb_pitch_limit(dev, mode_cmd->modifier[0],
14197 mode_cmd->pixel_format);
a35cdaa0 14198 if (mode_cmd->pitches[0] > pitch_limit) {
b321803d
DL		 14199 DRM_DEBUG("%s pitch (%u) must be at less than %d\n",
14200 mode_cmd->modifier[0] != DRM_FORMAT_MOD_NONE ?
2a80eada 14201 "tiled" : "linear",
a35cdaa0 14202 mode_cmd->pitches[0], pitch_limit);
5d7bd705 14203 return -EINVAL;
c16ed4be 14204 }
5d7bd705 14205
2a80eada 14206 if (mode_cmd->modifier[0] == I915_FORMAT_MOD_X_TILED &&
c16ed4be
CW		 14207 mode_cmd->pitches[0] != obj->stride) {
14208 DRM_DEBUG("pitch (%d) must match tiling stride (%d)\n",
14209 mode_cmd->pitches[0], obj->stride);
5d7bd705 14210 return -EINVAL;
c16ed4be 14211 }
5d7bd705 14212
57779d06 14213 /* Reject formats not supported by any plane early. */
308e5bcb 14214 switch (mode_cmd->pixel_format) {
57779d06 14215 case DRM_FORMAT_C8:
04b3924d
VS		 14216 case DRM_FORMAT_RGB565:
14217 case DRM_FORMAT_XRGB8888:
14218 case DRM_FORMAT_ARGB8888:
57779d06
VS		 14219 break;
14220 case DRM_FORMAT_XRGB1555:
c16ed4be 14221 if (INTEL_INFO(dev)->gen > 3) {
4ee62c76
VS		 14222 DRM_DEBUG("unsupported pixel format: %s\n",
14223 drm_get_format_name(mode_cmd->pixel_format));
57779d06 14224 return -EINVAL;
c16ed4be 14225 }
57779d06 14226 break;
57779d06 14227 case DRM_FORMAT_ABGR8888:
6c0fd451
DL		 14228 if (!IS_VALLEYVIEW(dev) && INTEL_INFO(dev)->gen < 9) {
14229 DRM_DEBUG("unsupported pixel format: %s\n",
14230 drm_get_format_name(mode_cmd->pixel_format));
14231 return -EINVAL;
14232 }
14233 break;
14234 case DRM_FORMAT_XBGR8888:
04b3924d 14235 case DRM_FORMAT_XRGB2101010:
57779d06 14236 case DRM_FORMAT_XBGR2101010:
c16ed4be 14237 if (INTEL_INFO(dev)->gen < 4) {
4ee62c76
VS		 14238 DRM_DEBUG("unsupported pixel format: %s\n",
14239 drm_get_format_name(mode_cmd->pixel_format));
57779d06 14240 return -EINVAL;
c16ed4be 14241 }
b5626747 14242 break;
7531208b
DL		 14243 case DRM_FORMAT_ABGR2101010:
14244 if (!IS_VALLEYVIEW(dev)) {
14245 DRM_DEBUG("unsupported pixel format: %s\n",
14246 drm_get_format_name(mode_cmd->pixel_format));
14247 return -EINVAL;
14248 }
14249 break;
04b3924d
VS		 14250 case DRM_FORMAT_YUYV:
14251 case DRM_FORMAT_UYVY:
14252 case DRM_FORMAT_YVYU:
14253 case DRM_FORMAT_VYUY:
c16ed4be 14254 if (INTEL_INFO(dev)->gen < 5) {
4ee62c76
VS		 14255 DRM_DEBUG("unsupported pixel format: %s\n",
14256 drm_get_format_name(mode_cmd->pixel_format));
57779d06 14257 return -EINVAL;
c16ed4be 14258 }
57cd6508
CW		 14259 break;
14260 default:
4ee62c76
VS		 14261 DRM_DEBUG("unsupported pixel format: %s\n",
14262 drm_get_format_name(mode_cmd->pixel_format));
57cd6508
CW		 14263 return -EINVAL;
14264 }
14265
90f9a336
VS		 14266 /* FIXME need to adjust LINOFF/TILEOFF accordingly. */
14267 if (mode_cmd->offsets[0] != 0)
14268 return -EINVAL;
14269
ec2c981e 14270 aligned_height = intel_fb_align_height(dev, mode_cmd->height,
091df6cb
DV		 14271 mode_cmd->pixel_format,
14272 mode_cmd->modifier[0]);
53155c0a
DV		 14273 /* FIXME drm helper for size checks (especially planar formats)? */
14274 if (obj->base.size < aligned_height * mode_cmd->pitches[0])
14275 return -EINVAL;
14276
c7d73f6a
DV		 14277 drm_helper_mode_fill_fb_struct(&intel_fb->base, mode_cmd);
14278 intel_fb->obj = obj;
80075d49 14279 intel_fb->obj->framebuffer_references++;
c7d73f6a 14280
79e53945
JB		 14281 ret = drm_framebuffer_init(dev, &intel_fb->base, &intel_fb_funcs);
14282 if (ret) {
14283 DRM_ERROR("framebuffer init failed %d\n", ret);
14284 return ret;
14285 }
14286
79e53945
JB		 14287 return 0;
14288}
14289
79e53945
JB		 14290static struct drm_framebuffer *
14291intel_user_framebuffer_create(struct drm_device *dev,
14292 struct drm_file *filp,
308e5bcb 14293 struct drm_mode_fb_cmd2 *mode_cmd)
79e53945 14294{
05394f39 14295 struct drm_i915_gem_object *obj;
79e53945 14296
308e5bcb
JB		 14297 obj = to_intel_bo(drm_gem_object_lookup(dev, filp,
14298 mode_cmd->handles[0]));
c8725226 14299 if (&obj->base == NULL)
cce13ff7 14300 return ERR_PTR(-ENOENT);
79e53945 14301
d2dff872 14302 return intel_framebuffer_create(dev, mode_cmd, obj);
79e53945
JB		 14303}
14304
0695726e 14305#ifndef CONFIG_DRM_FBDEV_EMULATION
0632fef6 14306static inline void intel_fbdev_output_poll_changed(struct drm_device *dev)
4520f53a
DV		 14307{
14308}
14309#endif
14310
79e53945 14311static const struct drm_mode_config_funcs intel_mode_funcs = {
79e53945 14312 .fb_create = intel_user_framebuffer_create,
0632fef6 14313 .output_poll_changed = intel_fbdev_output_poll_changed,
5ee67f1c
MR		 14314 .atomic_check = intel_atomic_check,
14315 .atomic_commit = intel_atomic_commit,
de419ab6
ML		 14316 .atomic_state_alloc = intel_atomic_state_alloc,
14317 .atomic_state_clear = intel_atomic_state_clear,
79e53945
JB		 14318};
14319
e70236a8
JB		 14320/* Set up chip specific display functions */
14321static void intel_init_display(struct drm_device *dev)
14322{
14323 struct drm_i915_private *dev_priv = dev->dev_private;
14324
ee9300bb
DV		 14325 if (HAS_PCH_SPLIT(dev) || IS_G4X(dev))
14326 dev_priv->display.find_dpll = g4x_find_best_dpll;
ef9348c8
CML		 14327 else if (IS_CHERRYVIEW(dev))
14328 dev_priv->display.find_dpll = chv_find_best_dpll;
ee9300bb
DV		 14329 else if (IS_VALLEYVIEW(dev))
14330 dev_priv->display.find_dpll = vlv_find_best_dpll;
14331 else if (IS_PINEVIEW(dev))
14332 dev_priv->display.find_dpll = pnv_find_best_dpll;
14333 else
14334 dev_priv->display.find_dpll = i9xx_find_best_dpll;
14335
bc8d7dff
DL		 14336 if (INTEL_INFO(dev)->gen >= 9) {
14337 dev_priv->display.get_pipe_config = haswell_get_pipe_config;
5724dbd1
DL		 14338 dev_priv->display.get_initial_plane_config =
14339 skylake_get_initial_plane_config;
bc8d7dff
DL		 14340 dev_priv->display.crtc_compute_clock =
14341 haswell_crtc_compute_clock;
14342 dev_priv->display.crtc_enable = haswell_crtc_enable;
14343 dev_priv->display.crtc_disable = haswell_crtc_disable;
bc8d7dff
DL		 14344 dev_priv->display.update_primary_plane =
14345 skylake_update_primary_plane;
14346 } else if (HAS_DDI(dev)) {
0e8ffe1b 14347 dev_priv->display.get_pipe_config = haswell_get_pipe_config;
5724dbd1
DL		 14348 dev_priv->display.get_initial_plane_config =
14349 ironlake_get_initial_plane_config;
797d0259
ACO		 14350 dev_priv->display.crtc_compute_clock =
14351 haswell_crtc_compute_clock;
4f771f10
PZ		 14352 dev_priv->display.crtc_enable = haswell_crtc_enable;
14353 dev_priv->display.crtc_disable = haswell_crtc_disable;
bc8d7dff
DL		 14354 dev_priv->display.update_primary_plane =
14355 ironlake_update_primary_plane;
09b4ddf9 14356 } else if (HAS_PCH_SPLIT(dev)) {
0e8ffe1b 14357 dev_priv->display.get_pipe_config = ironlake_get_pipe_config;
5724dbd1
DL		 14358 dev_priv->display.get_initial_plane_config =
14359 ironlake_get_initial_plane_config;
3fb37703
ACO		 14360 dev_priv->display.crtc_compute_clock =
14361 ironlake_crtc_compute_clock;
76e5a89c
DV		 14362 dev_priv->display.crtc_enable = ironlake_crtc_enable;
14363 dev_priv->display.crtc_disable = ironlake_crtc_disable;
262ca2b0
MR		 14364 dev_priv->display.update_primary_plane =
14365 ironlake_update_primary_plane;
89b667f8
JB		 14366 } else if (IS_VALLEYVIEW(dev)) {
14367 dev_priv->display.get_pipe_config = i9xx_get_pipe_config;
5724dbd1
DL		 14368 dev_priv->display.get_initial_plane_config =
14369 i9xx_get_initial_plane_config;
d6dfee7a 14370 dev_priv->display.crtc_compute_clock = i9xx_crtc_compute_clock;
89b667f8
JB		 14371 dev_priv->display.crtc_enable = valleyview_crtc_enable;
14372 dev_priv->display.crtc_disable = i9xx_crtc_disable;
262ca2b0
MR		 14373 dev_priv->display.update_primary_plane =
14374 i9xx_update_primary_plane;
f564048e 14375 } else {
0e8ffe1b 14376 dev_priv->display.get_pipe_config = i9xx_get_pipe_config;
5724dbd1
DL		 14377 dev_priv->display.get_initial_plane_config =
14378 i9xx_get_initial_plane_config;
d6dfee7a 14379 dev_priv->display.crtc_compute_clock = i9xx_crtc_compute_clock;
76e5a89c
DV		 14380 dev_priv->display.crtc_enable = i9xx_crtc_enable;
14381 dev_priv->display.crtc_disable = i9xx_crtc_disable;
262ca2b0
MR		 14382 dev_priv->display.update_primary_plane =
14383 i9xx_update_primary_plane;
f564048e 14384 }
e70236a8 14385
e70236a8 14386 /* Returns the core display clock speed */
1652d19e
VS		 14387 if (IS_SKYLAKE(dev))
14388 dev_priv->display.get_display_clock_speed =
14389 skylake_get_display_clock_speed;
acd3f3d3
BP		 14390 else if (IS_BROXTON(dev))
14391 dev_priv->display.get_display_clock_speed =
14392 broxton_get_display_clock_speed;
1652d19e
VS		 14393 else if (IS_BROADWELL(dev))
14394 dev_priv->display.get_display_clock_speed =
14395 broadwell_get_display_clock_speed;
14396 else if (IS_HASWELL(dev))
14397 dev_priv->display.get_display_clock_speed =
14398 haswell_get_display_clock_speed;
14399 else if (IS_VALLEYVIEW(dev))
25eb05fc
JB		 14400 dev_priv->display.get_display_clock_speed =
14401 valleyview_get_display_clock_speed;
b37a6434
VS		 14402 else if (IS_GEN5(dev))
14403 dev_priv->display.get_display_clock_speed =
14404 ilk_get_display_clock_speed;
a7c66cd8 14405 else if (IS_I945G(dev) || IS_BROADWATER(dev) ||
34edce2f 14406 IS_GEN6(dev) || IS_IVYBRIDGE(dev))
e70236a8
JB		 14407 dev_priv->display.get_display_clock_speed =
14408 i945_get_display_clock_speed;
34edce2f
VS		 14409 else if (IS_GM45(dev))
14410 dev_priv->display.get_display_clock_speed =
14411 gm45_get_display_clock_speed;
14412 else if (IS_CRESTLINE(dev))
14413 dev_priv->display.get_display_clock_speed =
14414 i965gm_get_display_clock_speed;
14415 else if (IS_PINEVIEW(dev))
14416 dev_priv->display.get_display_clock_speed =
14417 pnv_get_display_clock_speed;
14418 else if (IS_G33(dev) || IS_G4X(dev))
14419 dev_priv->display.get_display_clock_speed =
14420 g33_get_display_clock_speed;
e70236a8
JB		 14421 else if (IS_I915G(dev))
14422 dev_priv->display.get_display_clock_speed =
14423 i915_get_display_clock_speed;
257a7ffc 14424 else if (IS_I945GM(dev) || IS_845G(dev))
e70236a8
JB		 14425 dev_priv->display.get_display_clock_speed =
14426 i9xx_misc_get_display_clock_speed;
257a7ffc
DV		 14427 else if (IS_PINEVIEW(dev))
14428 dev_priv->display.get_display_clock_speed =
14429 pnv_get_display_clock_speed;
e70236a8
JB		 14430 else if (IS_I915GM(dev))
14431 dev_priv->display.get_display_clock_speed =
14432 i915gm_get_display_clock_speed;
14433 else if (IS_I865G(dev))
14434 dev_priv->display.get_display_clock_speed =
14435 i865_get_display_clock_speed;
f0f8a9ce 14436 else if (IS_I85X(dev))
e70236a8 14437 dev_priv->display.get_display_clock_speed =
1b1d2716 14438 i85x_get_display_clock_speed;
623e01e5
VS		 14439 else { /* 830 */
14440 WARN(!IS_I830(dev), "Unknown platform. Assuming 133 MHz CDCLK\n");
e70236a8
JB		 14441 dev_priv->display.get_display_clock_speed =
14442 i830_get_display_clock_speed;
623e01e5 14443 }
e70236a8 14444
7c10a2b5 14445 if (IS_GEN5(dev)) {
3bb11b53 14446 dev_priv->display.fdi_link_train = ironlake_fdi_link_train;
3bb11b53
SJ		 14447 } else if (IS_GEN6(dev)) {
14448 dev_priv->display.fdi_link_train = gen6_fdi_link_train;
3bb11b53
SJ		 14449 } else if (IS_IVYBRIDGE(dev)) {
14450 /* FIXME: detect B0+ stepping and use auto training */
14451 dev_priv->display.fdi_link_train = ivb_manual_fdi_link_train;
059b2fe9 14452 } else if (IS_HASWELL(dev) || IS_BROADWELL(dev)) {
3bb11b53 14453 dev_priv->display.fdi_link_train = hsw_fdi_link_train;
27c329ed
ML		 14454 if (IS_BROADWELL(dev)) {
14455 dev_priv->display.modeset_commit_cdclk =
14456 broadwell_modeset_commit_cdclk;
14457 dev_priv->display.modeset_calc_cdclk =
14458 broadwell_modeset_calc_cdclk;
14459 }
30a970c6 14460 } else if (IS_VALLEYVIEW(dev)) {
27c329ed
ML		 14461 dev_priv->display.modeset_commit_cdclk =
14462 valleyview_modeset_commit_cdclk;
14463 dev_priv->display.modeset_calc_cdclk =
14464 valleyview_modeset_calc_cdclk;
f8437dd1 14465 } else if (IS_BROXTON(dev)) {
27c329ed
ML		 14466 dev_priv->display.modeset_commit_cdclk =
14467 broxton_modeset_commit_cdclk;
14468 dev_priv->display.modeset_calc_cdclk =
14469 broxton_modeset_calc_cdclk;
e70236a8 14470 }
8c9f3aaf 14471
8c9f3aaf
JB		 14472 switch (INTEL_INFO(dev)->gen) {
14473 case 2:
14474 dev_priv->display.queue_flip = intel_gen2_queue_flip;
14475 break;
14476
14477 case 3:
14478 dev_priv->display.queue_flip = intel_gen3_queue_flip;
14479 break;
14480
14481 case 4:
14482 case 5:
14483 dev_priv->display.queue_flip = intel_gen4_queue_flip;
14484 break;
14485
14486 case 6:
14487 dev_priv->display.queue_flip = intel_gen6_queue_flip;
14488 break;
7c9017e5 14489 case 7:
4e0bbc31 14490 case 8: /* FIXME(BDW): Check that the gen8 RCS flip works. */
7c9017e5
JB		 14491 dev_priv->display.queue_flip = intel_gen7_queue_flip;
14492 break;
830c81db 14493 case 9:
ba343e02
TU		 14494 /* Drop through - unsupported since execlist only. */
14495 default:
14496 /* Default just returns -ENODEV to indicate unsupported */
14497 dev_priv->display.queue_flip = intel_default_queue_flip;
8c9f3aaf 14498 }
7bd688cd
JN		 14499
14500 intel_panel_init_backlight_funcs(dev);
e39b999a
VS		 14501
14502 mutex_init(&dev_priv->pps_mutex);
e70236a8
JB		 14503}
14504
b690e96c
JB		 14505/*
14506 * Some BIOSes insist on assuming the GPU's pipe A is enabled at suspend,
14507 * resume, or other times. This quirk makes sure that's the case for
14508 * affected systems.
14509 */
0206e353 14510static void quirk_pipea_force(struct drm_device *dev)
b690e96c
JB		 14511{
14512 struct drm_i915_private *dev_priv = dev->dev_private;
14513
14514 dev_priv->quirks |= QUIRK_PIPEA_FORCE;
bc0daf48 14515 DRM_INFO("applying pipe a force quirk\n");
b690e96c
JB		 14516}
14517
b6b5d049
VS		 14518static void quirk_pipeb_force(struct drm_device *dev)
14519{
14520 struct drm_i915_private *dev_priv = dev->dev_private;
14521
14522 dev_priv->quirks |= QUIRK_PIPEB_FORCE;
14523 DRM_INFO("applying pipe b force quirk\n");
14524}
14525
435793df
KP		 14526/*
14527 * Some machines (Lenovo U160) do not work with SSC on LVDS for some reason
14528 */
14529static void quirk_ssc_force_disable(struct drm_device *dev)
14530{
14531 struct drm_i915_private *dev_priv = dev->dev_private;
14532 dev_priv->quirks |= QUIRK_LVDS_SSC_DISABLE;
bc0daf48 14533 DRM_INFO("applying lvds SSC disable quirk\n");
435793df
KP		 14534}
14535
4dca20ef 14536/*
5a15ab5b
CE		 14537 * A machine (e.g. Acer Aspire 5734Z) may need to invert the panel backlight
14538 * brightness value
4dca20ef
CE		 14539 */
14540static void quirk_invert_brightness(struct drm_device *dev)
14541{
14542 struct drm_i915_private *dev_priv = dev->dev_private;
14543 dev_priv->quirks |= QUIRK_INVERT_BRIGHTNESS;
bc0daf48 14544 DRM_INFO("applying inverted panel brightness quirk\n");
435793df
KP		 14545}
14546
9c72cc6f
SD		 14547/* Some VBT's incorrectly indicate no backlight is present */
14548static void quirk_backlight_present(struct drm_device *dev)
14549{
14550 struct drm_i915_private *dev_priv = dev->dev_private;
14551 dev_priv->quirks |= QUIRK_BACKLIGHT_PRESENT;
14552 DRM_INFO("applying backlight present quirk\n");
14553}
14554
b690e96c
JB		 14555struct intel_quirk {
14556 int device;
14557 int subsystem_vendor;
14558 int subsystem_device;
14559 void (*hook)(struct drm_device *dev);
14560};
14561
5f85f176
EE		 14562/* For systems that don't have a meaningful PCI subdevice/subvendor ID */
14563struct intel_dmi_quirk {
14564 void (*hook)(struct drm_device *dev);
14565 const struct dmi_system_id (*dmi_id_list)[];
14566};
14567
14568static int intel_dmi_reverse_brightness(const struct dmi_system_id *id)
14569{
14570 DRM_INFO("Backlight polarity reversed on %s\n", id->ident);
14571 return 1;
14572}
14573
14574static const struct intel_dmi_quirk intel_dmi_quirks[] = {
14575 {
14576 .dmi_id_list = &(const struct dmi_system_id[]) {
14577 {
14578 .callback = intel_dmi_reverse_brightness,
14579 .ident = "NCR Corporation",
14580 .matches = {DMI_MATCH(DMI_SYS_VENDOR, "NCR Corporation"),
14581 DMI_MATCH(DMI_PRODUCT_NAME, ""),
14582 },
14583 },
14584 { } /* terminating entry */
14585 },
14586 .hook = quirk_invert_brightness,
14587 },
14588};
14589
c43b5634 14590static struct intel_quirk intel_quirks[] = {
b690e96c
JB		 14591 /* Toshiba Protege R-205, S-209 needs pipe A force quirk */
14592 { 0x2592, 0x1179, 0x0001, quirk_pipea_force },
14593
b690e96c
JB		 14594 /* ThinkPad T60 needs pipe A force quirk (bug #16494) */
14595 { 0x2782, 0x17aa, 0x201a, quirk_pipea_force },
14596
5f080c0f
VS		 14597 /* 830 needs to leave pipe A & dpll A up */
14598 { 0x3577, PCI_ANY_ID, PCI_ANY_ID, quirk_pipea_force },
14599
b6b5d049
VS		 14600 /* 830 needs to leave pipe B & dpll B up */
14601 { 0x3577, PCI_ANY_ID, PCI_ANY_ID, quirk_pipeb_force },
14602
435793df
KP		 14603 /* Lenovo U160 cannot use SSC on LVDS */
14604 { 0x0046, 0x17aa, 0x3920, quirk_ssc_force_disable },
070d329a
MAS		 14605
14606 /* Sony Vaio Y cannot use SSC on LVDS */
14607 { 0x0046, 0x104d, 0x9076, quirk_ssc_force_disable },
5a15ab5b 14608
be505f64
AH		 14609 /* Acer Aspire 5734Z must invert backlight brightness */
14610 { 0x2a42, 0x1025, 0x0459, quirk_invert_brightness },
14611
14612 /* Acer/eMachines G725 */
14613 { 0x2a42, 0x1025, 0x0210, quirk_invert_brightness },
14614
14615 /* Acer/eMachines e725 */
14616 { 0x2a42, 0x1025, 0x0212, quirk_invert_brightness },
14617
14618 /* Acer/Packard Bell NCL20 */
14619 { 0x2a42, 0x1025, 0x034b, quirk_invert_brightness },
14620
14621 /* Acer Aspire 4736Z */
14622 { 0x2a42, 0x1025, 0x0260, quirk_invert_brightness },
0f540c3a
JN		 14623
14624 /* Acer Aspire 5336 */
14625 { 0x2a42, 0x1025, 0x048a, quirk_invert_brightness },
2e93a1aa
SD		 14626
14627 /* Acer C720 and C720P Chromebooks (Celeron 2955U) have backlights */
14628 { 0x0a06, 0x1025, 0x0a11, quirk_backlight_present },
d4967d8c 14629
dfb3d47b
SD		 14630 /* Acer C720 Chromebook (Core i3 4005U) */
14631 { 0x0a16, 0x1025, 0x0a11, quirk_backlight_present },
14632
b2a9601c 14633 /* Apple Macbook 2,1 (Core 2 T7400) */
14634 { 0x27a2, 0x8086, 0x7270, quirk_backlight_present },
14635
d4967d8c
SD		 14636 /* Toshiba CB35 Chromebook (Celeron 2955U) */
14637 { 0x0a06, 0x1179, 0x0a88, quirk_backlight_present },
724cb06f
SD		 14638
14639 /* HP Chromebook 14 (Celeron 2955U) */
14640 { 0x0a06, 0x103c, 0x21ed, quirk_backlight_present },
cf6f0af9
JN		 14641
14642 /* Dell Chromebook 11 */
14643 { 0x0a06, 0x1028, 0x0a35, quirk_backlight_present },
b690e96c
JB		 14644};
14645
14646static void intel_init_quirks(struct drm_device *dev)
14647{
14648 struct pci_dev *d = dev->pdev;
14649 int i;
14650
14651 for (i = 0; i < ARRAY_SIZE(intel_quirks); i++) {
14652 struct intel_quirk *q = &intel_quirks[i];
14653
14654 if (d->device == q->device &&
14655 (d->subsystem_vendor == q->subsystem_vendor ||
14656 q->subsystem_vendor == PCI_ANY_ID) &&
14657 (d->subsystem_device == q->subsystem_device ||
14658 q->subsystem_device == PCI_ANY_ID))
14659 q->hook(dev);
14660 }
5f85f176
EE		 14661 for (i = 0; i < ARRAY_SIZE(intel_dmi_quirks); i++) {
14662 if (dmi_check_system(*intel_dmi_quirks[i].dmi_id_list) != 0)
14663 intel_dmi_quirks[i].hook(dev);
14664 }
b690e96c
JB		 14665}
14666
9cce37f4
JB		 14667/* Disable the VGA plane that we never use */
14668static void i915_disable_vga(struct drm_device *dev)
14669{
14670 struct drm_i915_private *dev_priv = dev->dev_private;
14671 u8 sr1;
766aa1c4 14672 u32 vga_reg = i915_vgacntrl_reg(dev);
9cce37f4 14673
2b37c616 14674 /* WaEnableVGAAccessThroughIOPort:ctg,elk,ilk,snb,ivb,vlv,hsw */
9cce37f4 14675 vga_get_uninterruptible(dev->pdev, VGA_RSRC_LEGACY_IO);
3fdcf431 14676 outb(SR01, VGA_SR_INDEX);
9cce37f4
JB		 14677 sr1 = inb(VGA_SR_DATA);
14678 outb(sr1 | 1<<5, VGA_SR_DATA);
14679 vga_put(dev->pdev, VGA_RSRC_LEGACY_IO);
14680 udelay(300);
14681
01f5a626 14682 I915_WRITE(vga_reg, VGA_DISP_DISABLE);
9cce37f4
JB		 14683 POSTING_READ(vga_reg);
14684}
14685
f817586c
DV		 14686void intel_modeset_init_hw(struct drm_device *dev)
14687{
b6283055 14688 intel_update_cdclk(dev);
a8f78b58 14689 intel_prepare_ddi(dev);
f817586c 14690 intel_init_clock_gating(dev);
8090c6b9 14691 intel_enable_gt_powersave(dev);
f817586c
DV		 14692}
14693
79e53945
JB		 14694void intel_modeset_init(struct drm_device *dev)
14695{
652c393a 14696 struct drm_i915_private *dev_priv = dev->dev_private;
1fe47785 14697 int sprite, ret;
8cc87b75 14698 enum pipe pipe;
46f297fb 14699 struct intel_crtc *crtc;
79e53945
JB		 14700
14701 drm_mode_config_init(dev);
14702
14703 dev->mode_config.min_width = 0;
14704 dev->mode_config.min_height = 0;
14705
019d96cb
DA		 14706 dev->mode_config.preferred_depth = 24;
14707 dev->mode_config.prefer_shadow = 1;
14708
25bab385
TU		 14709 dev->mode_config.allow_fb_modifiers = true;
14710
e6ecefaa 14711 dev->mode_config.funcs = &intel_mode_funcs;
79e53945 14712
b690e96c
JB		 14713 intel_init_quirks(dev);
14714
1fa61106
ED		 14715 intel_init_pm(dev);
14716
e3c74757
BW		 14717 if (INTEL_INFO(dev)->num_pipes == 0)
14718 return;
14719
69f92f67
LW		 14720 /*
14721 * There may be no VBT; and if the BIOS enabled SSC we can
14722 * just keep using it to avoid unnecessary flicker. Whereas if the
14723 * BIOS isn't using it, don't assume it will work even if the VBT
14724 * indicates as much.
14725 */
14726 if (HAS_PCH_IBX(dev) || HAS_PCH_CPT(dev)) {
14727 bool bios_lvds_use_ssc = !!(I915_READ(PCH_DREF_CONTROL) &
14728 DREF_SSC1_ENABLE);
14729
14730 if (dev_priv->vbt.lvds_use_ssc != bios_lvds_use_ssc) {
14731 DRM_DEBUG_KMS("SSC %sabled by BIOS, overriding VBT which says %sabled\n",
14732 bios_lvds_use_ssc ? "en" : "dis",
14733 dev_priv->vbt.lvds_use_ssc ? "en" : "dis");
14734 dev_priv->vbt.lvds_use_ssc = bios_lvds_use_ssc;
14735 }
14736 }
14737
e70236a8 14738 intel_init_display(dev);
7c10a2b5 14739 intel_init_audio(dev);
e70236a8 14740
a6c45cf0
CW		 14741 if (IS_GEN2(dev)) {
14742 dev->mode_config.max_width = 2048;
14743 dev->mode_config.max_height = 2048;
14744 } else if (IS_GEN3(dev)) {
5e4d6fa7
KP		 14745 dev->mode_config.max_width = 4096;
14746 dev->mode_config.max_height = 4096;
79e53945 14747 } else {
a6c45cf0
CW		 14748 dev->mode_config.max_width = 8192;
14749 dev->mode_config.max_height = 8192;
79e53945 14750 }
068be561 14751
dc41c154
VS		 14752 if (IS_845G(dev) || IS_I865G(dev)) {
14753 dev->mode_config.cursor_width = IS_845G(dev) ? 64 : 512;
14754 dev->mode_config.cursor_height = 1023;
14755 } else if (IS_GEN2(dev)) {
068be561
DL		 14756 dev->mode_config.cursor_width = GEN2_CURSOR_WIDTH;
14757 dev->mode_config.cursor_height = GEN2_CURSOR_HEIGHT;
14758 } else {
14759 dev->mode_config.cursor_width = MAX_CURSOR_WIDTH;
14760 dev->mode_config.cursor_height = MAX_CURSOR_HEIGHT;
14761 }
14762
5d4545ae 14763 dev->mode_config.fb_base = dev_priv->gtt.mappable_base;
79e53945 14764
28c97730 14765 DRM_DEBUG_KMS("%d display pipe%s available.\n",
7eb552ae
BW		 14766 INTEL_INFO(dev)->num_pipes,
14767 INTEL_INFO(dev)->num_pipes > 1 ? "s" : "");
79e53945 14768
055e393f 14769 for_each_pipe(dev_priv, pipe) {
8cc87b75 14770 intel_crtc_init(dev, pipe);
3bdcfc0c 14771 for_each_sprite(dev_priv, pipe, sprite) {
1fe47785 14772 ret = intel_plane_init(dev, pipe, sprite);
7f1f3851 14773 if (ret)
06da8da2 14774 DRM_DEBUG_KMS("pipe %c sprite %c init failed: %d\n",
1fe47785 14775 pipe_name(pipe), sprite_name(pipe, sprite), ret);
7f1f3851 14776 }
79e53945
JB		 14777 }
14778
e72f9fbf 14779 intel_shared_dpll_init(dev);
ee7b9f93 14780
9cce37f4
JB		 14781 /* Just disable it once at startup */
14782 i915_disable_vga(dev);
79e53945 14783 intel_setup_outputs(dev);
11be49eb
CW		 14784
14785 /* Just in case the BIOS is doing something questionable. */
7733b49b 14786 intel_fbc_disable(dev_priv);
fa9fa083 14787
6e9f798d 14788 drm_modeset_lock_all(dev);
043e9bda 14789 intel_modeset_setup_hw_state(dev);
6e9f798d 14790 drm_modeset_unlock_all(dev);
46f297fb 14791
d3fcc808 14792 for_each_intel_crtc(dev, crtc) {
eeebeac5
ML		 14793 struct intel_initial_plane_config plane_config = {};
14794
46f297fb
JB		 14795 if (!crtc->active)
14796 continue;
14797
46f297fb 14798 /*
46f297fb
JB		 14799 * Note that reserving the BIOS fb up front prevents us
14800 * from stuffing other stolen allocations like the ring
14801 * on top. This prevents some ugliness at boot time, and
14802 * can even allow for smooth boot transitions if the BIOS
14803 * fb is large enough for the active pipe configuration.
14804 */
eeebeac5
ML		 14805 dev_priv->display.get_initial_plane_config(crtc,
14806 &plane_config);
14807
14808 /*
14809 * If the fb is shared between multiple heads, we'll
14810 * just get the first one.
14811 */
14812 intel_find_initial_plane_obj(crtc, &plane_config);
46f297fb 14813 }
2c7111db
CW		 14814}
14815
7fad798e
DV		 14816static void intel_enable_pipe_a(struct drm_device *dev)
14817{
14818 struct intel_connector *connector;
14819 struct drm_connector *crt = NULL;
14820 struct intel_load_detect_pipe load_detect_temp;
208bf9fd 14821 struct drm_modeset_acquire_ctx *ctx = dev->mode_config.acquire_ctx;
7fad798e
DV		 14822
14823 /* We can't just switch on the pipe A, we need to set things up with a
14824 * proper mode and output configuration. As a gross hack, enable pipe A
14825 * by enabling the load detect pipe once. */
3a3371ff 14826 for_each_intel_connector(dev, connector) {
7fad798e
DV		 14827 if (connector->encoder->type == INTEL_OUTPUT_ANALOG) {
14828 crt = &connector->base;
14829 break;
14830 }
14831 }
14832
14833 if (!crt)
14834 return;
14835
208bf9fd 14836 if (intel_get_load_detect_pipe(crt, NULL, &load_detect_temp, ctx))
49172fee 14837 intel_release_load_detect_pipe(crt, &load_detect_temp, ctx);
7fad798e
DV		 14838}
14839
fa555837
DV		 14840static bool
14841intel_check_plane_mapping(struct intel_crtc *crtc)
14842{
7eb552ae
BW		 14843 struct drm_device *dev = crtc->base.dev;
14844 struct drm_i915_private *dev_priv = dev->dev_private;
fa555837
DV		 14845 u32 reg, val;
14846
7eb552ae 14847 if (INTEL_INFO(dev)->num_pipes == 1)
fa555837
DV		 14848 return true;
14849
14850 reg = DSPCNTR(!crtc->plane);
14851 val = I915_READ(reg);
14852
14853 if ((val & DISPLAY_PLANE_ENABLE) &&
14854 (!!(val & DISPPLANE_SEL_PIPE_MASK) == crtc->pipe))
14855 return false;
14856
14857 return true;
14858}
14859
02e93c35
VS		 14860static bool intel_crtc_has_encoders(struct intel_crtc *crtc)
14861{
14862 struct drm_device *dev = crtc->base.dev;
14863 struct intel_encoder *encoder;
14864
14865 for_each_encoder_on_crtc(dev, &crtc->base, encoder)
14866 return true;
14867
14868 return false;
14869}
14870
24929352
DV		 14871static void intel_sanitize_crtc(struct intel_crtc *crtc)
14872{
14873 struct drm_device *dev = crtc->base.dev;
14874 struct drm_i915_private *dev_priv = dev->dev_private;
fa555837 14875 u32 reg;
24929352 14876
24929352 14877 /* Clear any frame start delays used for debugging left by the BIOS */
6e3c9717 14878 reg = PIPECONF(crtc->config->cpu_transcoder);
24929352
DV		 14879 I915_WRITE(reg, I915_READ(reg) & ~PIPECONF_FRAME_START_DELAY_MASK);
14880
d3eaf884 14881 /* restore vblank interrupts to correct state */
9625604c 14882 drm_crtc_vblank_reset(&crtc->base);
d297e103 14883 if (crtc->active) {
3a03dfb0 14884 drm_calc_timestamping_constants(&crtc->base, &crtc->base.hwmode);
d297e103 14885 update_scanline_offset(crtc);
9625604c
DV		 14886 drm_crtc_vblank_on(&crtc->base);
14887 }
d3eaf884 14888
24929352 14889 /* We need to sanitize the plane -> pipe mapping first because this will
fa555837
DV		 14890 * disable the crtc (and hence change the state) if it is wrong. Note
14891 * that gen4+ has a fixed plane -> pipe mapping. */
14892 if (INTEL_INFO(dev)->gen < 4 && !intel_check_plane_mapping(crtc)) {
24929352
DV		 14893 bool plane;
14894
24929352
DV		 14895 DRM_DEBUG_KMS("[CRTC:%d] wrong plane connection detected!\n",
14896 crtc->base.base.id);
14897
14898 /* Pipe has the wrong plane attached and the plane is active.
14899 * Temporarily change the plane mapping and disable everything
14900 * ... */
14901 plane = crtc->plane;
b70709a6 14902 to_intel_plane_state(crtc->base.primary->state)->visible = true;
24929352 14903 crtc->plane = !plane;
b17d48e2 14904 intel_crtc_disable_noatomic(&crtc->base);
24929352 14905 crtc->plane = plane;
24929352 14906 }
24929352 14907
7fad798e
DV		 14908 if (dev_priv->quirks & QUIRK_PIPEA_FORCE &&
14909 crtc->pipe == PIPE_A && !crtc->active) {
14910 /* BIOS forgot to enable pipe A, this mostly happens after
14911 * resume. Force-enable the pipe to fix this, the update_dpms
14912 * call below we restore the pipe to the right state, but leave
14913 * the required bits on. */
14914 intel_enable_pipe_a(dev);
14915 }
14916
24929352
DV		 14917 /* Adjust the state of the output pipe according to whether we
14918 * have active connectors/encoders. */
02e93c35 14919 if (!intel_crtc_has_encoders(crtc))
b17d48e2 14920 intel_crtc_disable_noatomic(&crtc->base);
24929352 14921
53d9f4e9 14922 if (crtc->active != crtc->base.state->active) {
02e93c35 14923 struct intel_encoder *encoder;
24929352
DV		 14924
14925 /* This can happen either due to bugs in the get_hw_state
b17d48e2
ML		 14926 * functions or because of calls to intel_crtc_disable_noatomic,
14927 * or because the pipe is force-enabled due to the
24929352
DV		 14928 * pipe A quirk. */
14929 DRM_DEBUG_KMS("[CRTC:%d] hw state adjusted, was %s, now %s\n",
14930 crtc->base.base.id,
83d65738 14931 crtc->base.state->enable ? "enabled" : "disabled",
24929352
DV		 14932 crtc->active ? "enabled" : "disabled");
14933
4be40c98 14934 WARN_ON(drm_atomic_set_mode_for_crtc(crtc->base.state, NULL) < 0);
49d6fa21 14935 crtc->base.state->active = crtc->active;
24929352
DV		 14936 crtc->base.enabled = crtc->active;
14937
14938 /* Because we only establish the connector -> encoder ->
14939 * crtc links if something is active, this means the
14940 * crtc is now deactivated. Break the links. connector
14941 * -> encoder links are only establish when things are
14942 * actually up, hence no need to break them. */
14943 WARN_ON(crtc->active);
14944
2d406bb0 14945 for_each_encoder_on_crtc(dev, &crtc->base, encoder)
24929352 14946 encoder->base.crtc = NULL;
24929352 14947 }
c5ab3bc0 14948
a3ed6aad 14949 if (crtc->active || HAS_GMCH_DISPLAY(dev)) {
4cc31489
DV		 14950 /*
14951 * We start out with underrun reporting disabled to avoid races.
14952 * For correct bookkeeping mark this on active crtcs.
14953 *
c5ab3bc0
DV		 14954 * Also on gmch platforms we dont have any hardware bits to
14955 * disable the underrun reporting. Which means we need to start
14956 * out with underrun reporting disabled also on inactive pipes,
14957 * since otherwise we'll complain about the garbage we read when
14958 * e.g. coming up after runtime pm.
14959 *
4cc31489
DV		 14960 * No protection against concurrent access is required - at
14961 * worst a fifo underrun happens which also sets this to false.
14962 */
14963 crtc->cpu_fifo_underrun_disabled = true;
14964 crtc->pch_fifo_underrun_disabled = true;
14965 }
24929352
DV		 14966}
14967
14968static void intel_sanitize_encoder(struct intel_encoder *encoder)
14969{
14970 struct intel_connector *connector;
14971 struct drm_device *dev = encoder->base.dev;
873ffe69 14972 bool active = false;
24929352
DV		 14973
14974 /* We need to check both for a crtc link (meaning that the
14975 * encoder is active and trying to read from a pipe) and the
14976 * pipe itself being active. */
14977 bool has_active_crtc = encoder->base.crtc &&
14978 to_intel_crtc(encoder->base.crtc)->active;
14979
873ffe69
ML		 14980 for_each_intel_connector(dev, connector) {
14981 if (connector->base.encoder != &encoder->base)
14982 continue;
14983
14984 active = true;
14985 break;
14986 }
14987
14988 if (active && !has_active_crtc) {
24929352
DV		 14989 DRM_DEBUG_KMS("[ENCODER:%d:%s] has active connectors but no active pipe!\n",
14990 encoder->base.base.id,
8e329a03 14991 encoder->base.name);
24929352
DV		 14992
14993 /* Connector is active, but has no active pipe. This is
14994 * fallout from our resume register restoring. Disable
14995 * the encoder manually again. */
14996 if (encoder->base.crtc) {
14997 DRM_DEBUG_KMS("[ENCODER:%d:%s] manually disabled\n",
14998 encoder->base.base.id,
8e329a03 14999 encoder->base.name);
24929352 15000 encoder->disable(encoder);
a62d1497
VS		 15001 if (encoder->post_disable)
15002 encoder->post_disable(encoder);
24929352 15003 }
7f1950fb 15004 encoder->base.crtc = NULL;
24929352
DV		 15005
15006 /* Inconsistent output/port/pipe state happens presumably due to
15007 * a bug in one of the get_hw_state functions. Or someplace else
15008 * in our code, like the register restore mess on resume. Clamp
15009 * things to off as a safer default. */
3a3371ff 15010 for_each_intel_connector(dev, connector) {
24929352
DV		 15011 if (connector->encoder != encoder)
15012 continue;
7f1950fb
EE		 15013 connector->base.dpms = DRM_MODE_DPMS_OFF;
15014 connector->base.encoder = NULL;
24929352
DV		 15015 }
15016 }
15017 /* Enabled encoders without active connectors will be fixed in
15018 * the crtc fixup. */
15019}
15020
04098753 15021void i915_redisable_vga_power_on(struct drm_device *dev)
0fde901f
KM		 15022{
15023 struct drm_i915_private *dev_priv = dev->dev_private;
766aa1c4 15024 u32 vga_reg = i915_vgacntrl_reg(dev);
0fde901f 15025
04098753
ID		 15026 if (!(I915_READ(vga_reg) & VGA_DISP_DISABLE)) {
15027 DRM_DEBUG_KMS("Something enabled VGA plane, disabling it\n");
15028 i915_disable_vga(dev);
15029 }
15030}
15031
15032void i915_redisable_vga(struct drm_device *dev)
15033{
15034 struct drm_i915_private *dev_priv = dev->dev_private;
15035
8dc8a27c
PZ		 15036 /* This function can be called both from intel_modeset_setup_hw_state or
15037 * at a very early point in our resume sequence, where the power well
15038 * structures are not yet restored. Since this function is at a very
15039 * paranoid "someone might have enabled VGA while we were not looking"
15040 * level, just check if the power well is enabled instead of trying to
15041 * follow the "don't touch the power well if we don't need it" policy
15042 * the rest of the driver uses. */
f458ebbc 15043 if (!intel_display_power_is_enabled(dev_priv, POWER_DOMAIN_VGA))
8dc8a27c
PZ		 15044 return;
15045
04098753 15046 i915_redisable_vga_power_on(dev);
0fde901f
KM		 15047}
15048
98ec7739
VS		 15049static bool primary_get_hw_state(struct intel_crtc *crtc)
15050{
15051 struct drm_i915_private *dev_priv = crtc->base.dev->dev_private;
15052
d032ffa0
ML		 15053 return !!(I915_READ(DSPCNTR(crtc->plane)) & DISPLAY_PLANE_ENABLE);
15054}
15055
15056static void readout_plane_state(struct intel_crtc *crtc,
15057 struct intel_crtc_state *crtc_state)
15058{
15059 struct intel_plane *p;
4cf0ebbd 15060 struct intel_plane_state *plane_state;
d032ffa0
ML		 15061 bool active = crtc_state->base.active;
15062
d032ffa0 15063 for_each_intel_plane(crtc->base.dev, p) {
d032ffa0
ML		 15064 if (crtc->pipe != p->pipe)
15065 continue;
15066
4cf0ebbd 15067 plane_state = to_intel_plane_state(p->base.state);
e435d6e5 15068
4cf0ebbd
ML		 15069 if (p->base.type == DRM_PLANE_TYPE_PRIMARY)
15070 plane_state->visible = primary_get_hw_state(crtc);
15071 else {
15072 if (active)
15073 p->disable_plane(&p->base, &crtc->base);
d032ffa0 15074
4cf0ebbd 15075 plane_state->visible = false;
d032ffa0
ML		 15076 }
15077 }
98ec7739
VS		 15078}
15079
30e984df 15080static void intel_modeset_readout_hw_state(struct drm_device *dev)
24929352
DV		 15081{
15082 struct drm_i915_private *dev_priv = dev->dev_private;
15083 enum pipe pipe;
24929352
DV		 15084 struct intel_crtc *crtc;
15085 struct intel_encoder *encoder;
15086 struct intel_connector *connector;
5358901f 15087 int i;
24929352 15088
d3fcc808 15089 for_each_intel_crtc(dev, crtc) {
b06f8b0d 15090 __drm_atomic_helper_crtc_destroy_state(&crtc->base, crtc->base.state);
6e3c9717 15091 memset(crtc->config, 0, sizeof(*crtc->config));
f7217905 15092 crtc->config->base.crtc = &crtc->base;
3b117c8f 15093
0e8ffe1b 15094 crtc->active = dev_priv->display.get_pipe_config(crtc,
6e3c9717 15095 crtc->config);
24929352 15096
49d6fa21 15097 crtc->base.state->active = crtc->active;
24929352 15098 crtc->base.enabled = crtc->active;
b70709a6 15099
5c1e3426
ML		 15100 memset(&crtc->base.mode, 0, sizeof(crtc->base.mode));
15101 if (crtc->base.state->active) {
15102 intel_mode_from_pipe_config(&crtc->base.mode, crtc->config);
15103 intel_mode_from_pipe_config(&crtc->base.state->adjusted_mode, crtc->config);
15104 WARN_ON(drm_atomic_set_mode_for_crtc(crtc->base.state, &crtc->base.mode));
15105
15106 /*
15107 * The initial mode needs to be set in order to keep
15108 * the atomic core happy. It wants a valid mode if the
15109 * crtc's enabled, so we do the above call.
15110 *
15111 * At this point some state updated by the connectors
15112 * in their ->detect() callback has not run yet, so
15113 * no recalculation can be done yet.
15114 *
15115 * Even if we could do a recalculation and modeset
15116 * right now it would cause a double modeset if
15117 * fbdev or userspace chooses a different initial mode.
15118 *
5c1e3426
ML		 15119 * If that happens, someone indicated they wanted a
15120 * mode change, which means it's safe to do a full
15121 * recalculation.
15122 */
1ed51de9 15123 crtc->base.state->mode.private_flags = I915_MODE_FLAG_INHERITED;
5c1e3426
ML		 15124 }
15125
15126 crtc->base.hwmode = crtc->config->base.adjusted_mode;
d032ffa0 15127 readout_plane_state(crtc, to_intel_crtc_state(crtc->base.state));
24929352
DV		 15128
15129 DRM_DEBUG_KMS("[CRTC:%d] hw state readout: %s\n",
15130 crtc->base.base.id,
15131 crtc->active ? "enabled" : "disabled");
15132 }
15133
5358901f
DV		 15134 for (i = 0; i < dev_priv->num_shared_dpll; i++) {
15135 struct intel_shared_dpll *pll = &dev_priv->shared_dplls[i];
15136
3e369b76
ACO		 15137 pll->on = pll->get_hw_state(dev_priv, pll,
15138 &pll->config.hw_state);
5358901f 15139 pll->active = 0;
3e369b76 15140 pll->config.crtc_mask = 0;
d3fcc808 15141 for_each_intel_crtc(dev, crtc) {
1e6f2ddc 15142 if (crtc->active && intel_crtc_to_shared_dpll(crtc) == pll) {
5358901f 15143 pll->active++;
3e369b76 15144 pll->config.crtc_mask |= 1 << crtc->pipe;
1e6f2ddc 15145 }
5358901f 15146 }
5358901f 15147
1e6f2ddc 15148 DRM_DEBUG_KMS("%s hw state readout: crtc_mask 0x%08x, on %i\n",
3e369b76 15149 pll->name, pll->config.crtc_mask, pll->on);
bd2bb1b9 15150
3e369b76 15151 if (pll->config.crtc_mask)
bd2bb1b9 15152 intel_display_power_get(dev_priv, POWER_DOMAIN_PLLS);
5358901f
DV		 15153 }
15154
b2784e15 15155 for_each_intel_encoder(dev, encoder) {
24929352
DV		 15156 pipe = 0;
15157
15158 if (encoder->get_hw_state(encoder, &pipe)) {
045ac3b5
JB		 15159 crtc = to_intel_crtc(dev_priv->pipe_to_crtc_mapping[pipe]);
15160 encoder->base.crtc = &crtc->base;
6e3c9717 15161 encoder->get_config(encoder, crtc->config);
24929352
DV		 15162 } else {
15163 encoder->base.crtc = NULL;
15164 }
15165
6f2bcceb 15166 DRM_DEBUG_KMS("[ENCODER:%d:%s] hw state readout: %s, pipe %c\n",
24929352 15167 encoder->base.base.id,
8e329a03 15168 encoder->base.name,
24929352 15169 encoder->base.crtc ? "enabled" : "disabled",
6f2bcceb 15170 pipe_name(pipe));
24929352
DV		 15171 }
15172
3a3371ff 15173 for_each_intel_connector(dev, connector) {
24929352
DV		 15174 if (connector->get_hw_state(connector)) {
15175 connector->base.dpms = DRM_MODE_DPMS_ON;
24929352
DV		 15176 connector->base.encoder = &connector->encoder->base;
15177 } else {
15178 connector->base.dpms = DRM_MODE_DPMS_OFF;
15179 connector->base.encoder = NULL;
15180 }
15181 DRM_DEBUG_KMS("[CONNECTOR:%d:%s] hw state readout: %s\n",
15182 connector->base.base.id,
c23cc417 15183 connector->base.name,
24929352
DV		 15184 connector->base.encoder ? "enabled" : "disabled");
15185 }
30e984df
DV		 15186}
15187
043e9bda
ML		 15188/* Scan out the current hw modeset state,
15189 * and sanitizes it to the current state
15190 */
15191static void
15192intel_modeset_setup_hw_state(struct drm_device *dev)
30e984df
DV		 15193{
15194 struct drm_i915_private *dev_priv = dev->dev_private;
15195 enum pipe pipe;
30e984df
DV		 15196 struct intel_crtc *crtc;
15197 struct intel_encoder *encoder;
35c95375 15198 int i;
30e984df
DV		 15199
15200 intel_modeset_readout_hw_state(dev);
24929352
DV		 15201
15202 /* HW state is read out, now we need to sanitize this mess. */
b2784e15 15203 for_each_intel_encoder(dev, encoder) {
24929352
DV		 15204 intel_sanitize_encoder(encoder);
15205 }
15206
055e393f 15207 for_each_pipe(dev_priv, pipe) {
24929352
DV		 15208 crtc = to_intel_crtc(dev_priv->pipe_to_crtc_mapping[pipe]);
15209 intel_sanitize_crtc(crtc);
6e3c9717
ACO		 15210 intel_dump_pipe_config(crtc, crtc->config,
15211 "[setup_hw_state]");
24929352 15212 }
9a935856 15213
d29b2f9d
ACO		 15214 intel_modeset_update_connector_atomic_state(dev);
15215
35c95375
DV		 15216 for (i = 0; i < dev_priv->num_shared_dpll; i++) {
15217 struct intel_shared_dpll *pll = &dev_priv->shared_dplls[i];
15218
15219 if (!pll->on || pll->active)
15220 continue;
15221
15222 DRM_DEBUG_KMS("%s enabled but not in use, disabling\n", pll->name);
15223
15224 pll->disable(dev_priv, pll);
15225 pll->on = false;
15226 }
15227
26e1fe4f 15228 if (IS_VALLEYVIEW(dev))
6eb1a681
VS		 15229 vlv_wm_get_hw_state(dev);
15230 else if (IS_GEN9(dev))
3078999f
PB		 15231 skl_wm_get_hw_state(dev);
15232 else if (HAS_PCH_SPLIT(dev))
243e6a44 15233 ilk_wm_get_hw_state(dev);
292b990e
ML		 15234
15235 for_each_intel_crtc(dev, crtc) {
15236 unsigned long put_domains;
15237
15238 put_domains = modeset_get_crtc_power_domains(&crtc->base);
15239 if (WARN_ON(put_domains))
15240 modeset_put_power_domains(dev_priv, put_domains);
15241 }
15242 intel_display_set_init_power(dev_priv, false);
043e9bda 15243}
7d0bc1ea 15244
043e9bda
ML		 15245void intel_display_resume(struct drm_device *dev)
15246{
15247 struct drm_atomic_state *state = drm_atomic_state_alloc(dev);
15248 struct intel_connector *conn;
15249 struct intel_plane *plane;
15250 struct drm_crtc *crtc;
15251 int ret;
f30da187 15252
043e9bda
ML		 15253 if (!state)
15254 return;
15255
15256 state->acquire_ctx = dev->mode_config.acquire_ctx;
15257
15258 /* preserve complete old state, including dpll */
15259 intel_atomic_get_shared_dpll_state(state);
15260
15261 for_each_crtc(dev, crtc) {
15262 struct drm_crtc_state *crtc_state =
15263 drm_atomic_get_crtc_state(state, crtc);
15264
15265 ret = PTR_ERR_OR_ZERO(crtc_state);
15266 if (ret)
15267 goto err;
15268
15269 /* force a restore */
15270 crtc_state->mode_changed = true;
45e2b5f6 15271 }
8af6cf88 15272
043e9bda
ML		 15273 for_each_intel_plane(dev, plane) {
15274 ret = PTR_ERR_OR_ZERO(drm_atomic_get_plane_state(state, &plane->base));
15275 if (ret)
15276 goto err;
15277 }
15278
15279 for_each_intel_connector(dev, conn) {
15280 ret = PTR_ERR_OR_ZERO(drm_atomic_get_connector_state(state, &conn->base));
15281 if (ret)
15282 goto err;
15283 }
15284
15285 intel_modeset_setup_hw_state(dev);
15286
15287 i915_redisable_vga(dev);
74c090b1 15288 ret = drm_atomic_commit(state);
043e9bda
ML		 15289 if (!ret)
15290 return;
15291
15292err:
15293 DRM_ERROR("Restoring old state failed with %i\n", ret);
15294 drm_atomic_state_free(state);
2c7111db
CW		 15295}
15296
15297void intel_modeset_gem_init(struct drm_device *dev)
15298{
484b41dd 15299 struct drm_crtc *c;
2ff8fde1 15300 struct drm_i915_gem_object *obj;
e0d6149b 15301 int ret;
484b41dd 15302
ae48434c
ID		 15303 mutex_lock(&dev->struct_mutex);
15304 intel_init_gt_powersave(dev);
15305 mutex_unlock(&dev->struct_mutex);
15306
1833b134 15307 intel_modeset_init_hw(dev);
02e792fb
DV		 15308
15309 intel_setup_overlay(dev);
484b41dd
JB		 15310
15311 /*
15312 * Make sure any fbs we allocated at startup are properly
15313 * pinned & fenced. When we do the allocation it's too early
15314 * for this.
15315 */
70e1e0ec 15316 for_each_crtc(dev, c) {
2ff8fde1
MR		 15317 obj = intel_fb_obj(c->primary->fb);
15318 if (obj == NULL)
484b41dd
JB		 15319 continue;
15320
e0d6149b
TU		 15321 mutex_lock(&dev->struct_mutex);
15322 ret = intel_pin_and_fence_fb_obj(c->primary,
15323 c->primary->fb,
15324 c->primary->state,
91af127f 15325 NULL, NULL);
e0d6149b
TU		 15326 mutex_unlock(&dev->struct_mutex);
15327 if (ret) {
484b41dd
JB		 15328 DRM_ERROR("failed to pin boot fb on pipe %d\n",
15329 to_intel_crtc(c)->pipe);
66e514c1
DA		 15330 drm_framebuffer_unreference(c->primary->fb);
15331 c->primary->fb = NULL;
36750f28 15332 c->primary->crtc = c->primary->state->crtc = NULL;
afd65eb4 15333 update_state_fb(c->primary);
36750f28 15334 c->state->plane_mask &= ~(1 << drm_plane_index(c->primary));
484b41dd
JB		 15335 }
15336 }
0962c3c9
VS		 15337
15338 intel_backlight_register(dev);
79e53945
JB		 15339}
15340
4932e2c3
ID		 15341void intel_connector_unregister(struct intel_connector *intel_connector)
15342{
15343 struct drm_connector *connector = &intel_connector->base;
15344
15345 intel_panel_destroy_backlight(connector);
34ea3d38 15346 drm_connector_unregister(connector);
4932e2c3
ID		 15347}
15348
79e53945
JB		 15349void intel_modeset_cleanup(struct drm_device *dev)
15350{
652c393a 15351 struct drm_i915_private *dev_priv = dev->dev_private;
d9255d57 15352 struct drm_connector *connector;
652c393a 15353
2eb5252e
ID		 15354 intel_disable_gt_powersave(dev);
15355
0962c3c9
VS		 15356 intel_backlight_unregister(dev);
15357
fd0c0642
DV		 15358 /*
15359 * Interrupts and polling as the first thing to avoid creating havoc.
2eb5252e 15360 * Too much stuff here (turning of connectors, ...) would
fd0c0642
DV		 15361 * experience fancy races otherwise.
15362 */
2aeb7d3a 15363 intel_irq_uninstall(dev_priv);
eb21b92b 15364
fd0c0642
DV		 15365 /*
15366 * Due to the hpd irq storm handling the hotplug work can re-arm the
15367 * poll handlers. Hence disable polling after hpd handling is shut down.
15368 */
f87ea761 15369 drm_kms_helper_poll_fini(dev);
fd0c0642 15370
723bfd70
JB		 15371 intel_unregister_dsm_handler();
15372
7733b49b 15373 intel_fbc_disable(dev_priv);
69341a5e 15374
1630fe75
CW		 15375 /* flush any delayed tasks or pending work */
15376 flush_scheduled_work();
15377
db31af1d
JN		 15378 /* destroy the backlight and sysfs files before encoders/connectors */
15379 list_for_each_entry(connector, &dev->mode_config.connector_list, head) {
4932e2c3
ID		 15380 struct intel_connector *intel_connector;
15381
15382 intel_connector = to_intel_connector(connector);
15383 intel_connector->unregister(intel_connector);
db31af1d 15384 }
d9255d57 15385
79e53945 15386 drm_mode_config_cleanup(dev);
4d7bb011
DV		 15387
15388 intel_cleanup_overlay(dev);
ae48434c
ID		 15389
15390 mutex_lock(&dev->struct_mutex);
15391 intel_cleanup_gt_powersave(dev);
15392 mutex_unlock(&dev->struct_mutex);
79e53945
JB		 15393}
15394
f1c79df3
ZW		 15395/*
15396 * Return which encoder is currently attached for connector.
15397 */
df0e9248 15398struct drm_encoder *intel_best_encoder(struct drm_connector *connector)
79e53945 15399{
df0e9248
CW		 15400 return &intel_attached_encoder(connector)->base;
15401}
f1c79df3 15402
df0e9248
CW		 15403void intel_connector_attach_encoder(struct intel_connector *connector,
15404 struct intel_encoder *encoder)
15405{
15406 connector->encoder = encoder;
15407 drm_mode_connector_attach_encoder(&connector->base,
15408 &encoder->base);
79e53945 15409}
28d52043
DA		 15410
15411/*
15412 * set vga decode state - true == enable VGA decode
15413 */
15414int intel_modeset_vga_set_state(struct drm_device *dev, bool state)
15415{
15416 struct drm_i915_private *dev_priv = dev->dev_private;
a885b3cc 15417 unsigned reg = INTEL_INFO(dev)->gen >= 6 ? SNB_GMCH_CTRL : INTEL_GMCH_CTRL;
28d52043
DA		 15418 u16 gmch_ctrl;
15419
75fa041d
CW		 15420 if (pci_read_config_word(dev_priv->bridge_dev, reg, &gmch_ctrl)) {
15421 DRM_ERROR("failed to read control word\n");
15422 return -EIO;
15423 }
15424
c0cc8a55
CW		 15425 if (!!(gmch_ctrl & INTEL_GMCH_VGA_DISABLE) == !state)
15426 return 0;
15427
28d52043
DA		 15428 if (state)
15429 gmch_ctrl &= ~INTEL_GMCH_VGA_DISABLE;
15430 else
15431 gmch_ctrl |= INTEL_GMCH_VGA_DISABLE;
75fa041d
CW		 15432
15433 if (pci_write_config_word(dev_priv->bridge_dev, reg, gmch_ctrl)) {
15434 DRM_ERROR("failed to write control word\n");
15435 return -EIO;
15436 }
15437
28d52043
DA		 15438 return 0;
15439}
c4a1d9e4 15440
c4a1d9e4 15441struct intel_display_error_state {
ff57f1b0
PZ		 15442
15443 u32 power_well_driver;
15444
63b66e5b
CW		 15445 int num_transcoders;
15446
c4a1d9e4
CW		 15447 struct intel_cursor_error_state {
15448 u32 control;
15449 u32 position;
15450 u32 base;
15451 u32 size;
52331309 15452 } cursor[I915_MAX_PIPES];
c4a1d9e4
CW		 15453
15454 struct intel_pipe_error_state {
ddf9c536 15455 bool power_domain_on;
c4a1d9e4 15456 u32 source;
f301b1e1 15457 u32 stat;
52331309 15458 } pipe[I915_MAX_PIPES];
c4a1d9e4
CW		 15459
15460 struct intel_plane_error_state {
15461 u32 control;
15462 u32 stride;
15463 u32 size;
15464 u32 pos;
15465 u32 addr;
15466 u32 surface;
15467 u32 tile_offset;
52331309 15468 } plane[I915_MAX_PIPES];
63b66e5b
CW		 15469
15470 struct intel_transcoder_error_state {
ddf9c536 15471 bool power_domain_on;
63b66e5b
CW		 15472 enum transcoder cpu_transcoder;
15473
15474 u32 conf;
15475
15476 u32 htotal;
15477 u32 hblank;
15478 u32 hsync;
15479 u32 vtotal;
15480 u32 vblank;
15481 u32 vsync;
15482 } transcoder[4];
c4a1d9e4
CW		 15483};
15484
15485struct intel_display_error_state *
15486intel_display_capture_error_state(struct drm_device *dev)
15487{
fbee40df 15488 struct drm_i915_private *dev_priv = dev->dev_private;
c4a1d9e4 15489 struct intel_display_error_state *error;
63b66e5b
CW		 15490 int transcoders[] = {
15491 TRANSCODER_A,
15492 TRANSCODER_B,
15493 TRANSCODER_C,
15494 TRANSCODER_EDP,
15495 };
c4a1d9e4
CW		 15496 int i;
15497
63b66e5b
CW		 15498 if (INTEL_INFO(dev)->num_pipes == 0)
15499 return NULL;
15500
9d1cb914 15501 error = kzalloc(sizeof(*error), GFP_ATOMIC);
c4a1d9e4
CW		 15502 if (error == NULL)
15503 return NULL;
15504
190be112 15505 if (IS_HASWELL(dev) || IS_BROADWELL(dev))
ff57f1b0
PZ		 15506 error->power_well_driver = I915_READ(HSW_PWR_WELL_DRIVER);
15507
055e393f 15508 for_each_pipe(dev_priv, i) {
ddf9c536 15509 error->pipe[i].power_domain_on =
f458ebbc
DV		 15510 __intel_display_power_is_enabled(dev_priv,
15511 POWER_DOMAIN_PIPE(i));
ddf9c536 15512 if (!error->pipe[i].power_domain_on)
9d1cb914
PZ		 15513 continue;
15514
5efb3e28
VS		 15515 error->cursor[i].control = I915_READ(CURCNTR(i));
15516 error->cursor[i].position = I915_READ(CURPOS(i));
15517 error->cursor[i].base = I915_READ(CURBASE(i));
c4a1d9e4
CW		 15518
15519 error->plane[i].control = I915_READ(DSPCNTR(i));
15520 error->plane[i].stride = I915_READ(DSPSTRIDE(i));
80ca378b 15521 if (INTEL_INFO(dev)->gen <= 3) {
51889b35 15522 error->plane[i].size = I915_READ(DSPSIZE(i));
80ca378b
PZ		 15523 error->plane[i].pos = I915_READ(DSPPOS(i));
15524 }
ca291363
PZ		 15525 if (INTEL_INFO(dev)->gen <= 7 && !IS_HASWELL(dev))
15526 error->plane[i].addr = I915_READ(DSPADDR(i));
c4a1d9e4
CW		 15527 if (INTEL_INFO(dev)->gen >= 4) {
15528 error->plane[i].surface = I915_READ(DSPSURF(i));
15529 error->plane[i].tile_offset = I915_READ(DSPTILEOFF(i));
15530 }
15531
c4a1d9e4 15532 error->pipe[i].source = I915_READ(PIPESRC(i));
f301b1e1 15533
3abfce77 15534 if (HAS_GMCH_DISPLAY(dev))
f301b1e1 15535 error->pipe[i].stat = I915_READ(PIPESTAT(i));
63b66e5b
CW		 15536 }
15537
15538 error->num_transcoders = INTEL_INFO(dev)->num_pipes;
15539 if (HAS_DDI(dev_priv->dev))
15540 error->num_transcoders++; /* Account for eDP. */
15541
15542 for (i = 0; i < error->num_transcoders; i++) {
15543 enum transcoder cpu_transcoder = transcoders[i];
15544
ddf9c536 15545 error->transcoder[i].power_domain_on =
f458ebbc 15546 __intel_display_power_is_enabled(dev_priv,
38cc1daf 15547 POWER_DOMAIN_TRANSCODER(cpu_transcoder));
ddf9c536 15548 if (!error->transcoder[i].power_domain_on)
9d1cb914
PZ		 15549 continue;
15550
63b66e5b
CW		 15551 error->transcoder[i].cpu_transcoder = cpu_transcoder;
15552
15553 error->transcoder[i].conf = I915_READ(PIPECONF(cpu_transcoder));
15554 error->transcoder[i].htotal = I915_READ(HTOTAL(cpu_transcoder));
15555 error->transcoder[i].hblank = I915_READ(HBLANK(cpu_transcoder));
15556 error->transcoder[i].hsync = I915_READ(HSYNC(cpu_transcoder));
15557 error->transcoder[i].vtotal = I915_READ(VTOTAL(cpu_transcoder));
15558 error->transcoder[i].vblank = I915_READ(VBLANK(cpu_transcoder));
15559 error->transcoder[i].vsync = I915_READ(VSYNC(cpu_transcoder));
c4a1d9e4
CW		 15560 }
15561
15562 return error;
15563}
15564
edc3d884
MK		 15565#define err_printf(e, ...) i915_error_printf(e, __VA_ARGS__)
15566
c4a1d9e4 15567void
edc3d884 15568intel_display_print_error_state(struct drm_i915_error_state_buf *m,
c4a1d9e4
CW		 15569 struct drm_device *dev,
15570 struct intel_display_error_state *error)
15571{
055e393f 15572 struct drm_i915_private *dev_priv = dev->dev_private;
c4a1d9e4
CW		 15573 int i;
15574
63b66e5b
CW		 15575 if (!error)
15576 return;
15577
edc3d884 15578 err_printf(m, "Num Pipes: %d\n", INTEL_INFO(dev)->num_pipes);
190be112 15579 if (IS_HASWELL(dev) || IS_BROADWELL(dev))
edc3d884 15580 err_printf(m, "PWR_WELL_CTL2: %08x\n",
ff57f1b0 15581 error->power_well_driver);
055e393f 15582 for_each_pipe(dev_priv, i) {
edc3d884 15583 err_printf(m, "Pipe [%d]:\n", i);
ddf9c536
ID		 15584 err_printf(m, " Power: %s\n",
15585 error->pipe[i].power_domain_on ? "on" : "off");
edc3d884 15586 err_printf(m, " SRC: %08x\n", error->pipe[i].source);
f301b1e1 15587 err_printf(m, " STAT: %08x\n", error->pipe[i].stat);
edc3d884
MK		 15588
15589 err_printf(m, "Plane [%d]:\n", i);
15590 err_printf(m, " CNTR: %08x\n", error->plane[i].control);
15591 err_printf(m, " STRIDE: %08x\n", error->plane[i].stride);
80ca378b 15592 if (INTEL_INFO(dev)->gen <= 3) {
edc3d884
MK		 15593 err_printf(m, " SIZE: %08x\n", error->plane[i].size);
15594 err_printf(m, " POS: %08x\n", error->plane[i].pos);
80ca378b 15595 }
4b71a570 15596 if (INTEL_INFO(dev)->gen <= 7 && !IS_HASWELL(dev))
edc3d884 15597 err_printf(m, " ADDR: %08x\n", error->plane[i].addr);
c4a1d9e4 15598 if (INTEL_INFO(dev)->gen >= 4) {
edc3d884
MK		 15599 err_printf(m, " SURF: %08x\n", error->plane[i].surface);
15600 err_printf(m, " TILEOFF: %08x\n", error->plane[i].tile_offset);
c4a1d9e4
CW		 15601 }
15602
edc3d884
MK		 15603 err_printf(m, "Cursor [%d]:\n", i);
15604 err_printf(m, " CNTR: %08x\n", error->cursor[i].control);
15605 err_printf(m, " POS: %08x\n", error->cursor[i].position);
15606 err_printf(m, " BASE: %08x\n", error->cursor[i].base);
c4a1d9e4 15607 }
63b66e5b
CW		 15608
15609 for (i = 0; i < error->num_transcoders; i++) {
1cf84bb6 15610 err_printf(m, "CPU transcoder: %c\n",
63b66e5b 15611 transcoder_name(error->transcoder[i].cpu_transcoder));
ddf9c536
ID		 15612 err_printf(m, " Power: %s\n",
15613 error->transcoder[i].power_domain_on ? "on" : "off");
63b66e5b
CW		 15614 err_printf(m, " CONF: %08x\n", error->transcoder[i].conf);
15615 err_printf(m, " HTOTAL: %08x\n", error->transcoder[i].htotal);
15616 err_printf(m, " HBLANK: %08x\n", error->transcoder[i].hblank);
15617 err_printf(m, " HSYNC: %08x\n", error->transcoder[i].hsync);
15618 err_printf(m, " VTOTAL: %08x\n", error->transcoder[i].vtotal);
15619 err_printf(m, " VBLANK: %08x\n", error->transcoder[i].vblank);
15620 err_printf(m, " VSYNC: %08x\n", error->transcoder[i].vsync);
15621 }
c4a1d9e4 15622}
e2fcdaa9
VS		 15623
15624void intel_modeset_preclose(struct drm_device *dev, struct drm_file *file)
15625{
15626 struct intel_crtc *crtc;
15627
15628 for_each_intel_crtc(dev, crtc) {
15629 struct intel_unpin_work *work;
e2fcdaa9 15630
5e2d7afc 15631 spin_lock_irq(&dev->event_lock);
e2fcdaa9
VS		 15632
15633 work = crtc->unpin_work;
15634
15635 if (work && work->event &&
15636 work->event->base.file_priv == file) {
15637 kfree(work->event);
15638 work->event = NULL;
15639 }
15640
5e2d7afc 15641 spin_unlock_irq(&dev->event_lock);
e2fcdaa9
VS		 15642 }
15643}
Ubuntu Artful kernel mirror