]> git.proxmox.com Git - mirror_ubuntu-jammy-kernel.git/blame - drivers/gpu/drm/i915/intel_display.c
projects / mirror_ubuntu-jammy-kernel.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
drm/i915: rip out crtc prepare/commit indirection
[mirror_ubuntu-jammy-kernel.git] / drivers / gpu / drm / i915 / intel_display.c
CommitLineData
79e53945
JB		 1/*
2 * Copyright © 2006-2007 Intel Corporation
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
13 * Software.
14 *
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
19 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
20 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
21 * DEALINGS IN THE SOFTWARE.
22 *
23 * Authors:
24 * Eric Anholt <eric@anholt.net>
25 */
26
618563e3 27#include <linux/dmi.h>
c1c7af60
JB		 28#include <linux/module.h>
29#include <linux/input.h>
79e53945 30#include <linux/i2c.h>
7662c8bd 31#include <linux/kernel.h>
5a0e3ad6 32#include <linux/slab.h>
9cce37f4 33#include <linux/vgaarb.h>
e0dac65e 34#include <drm/drm_edid.h>
79e53945
JB		 35#include "drmP.h"
36#include "intel_drv.h"
37#include "i915_drm.h"
38#include "i915_drv.h"
e5510fac 39#include "i915_trace.h"
ab2c0672 40#include "drm_dp_helper.h"
79e53945 41#include "drm_crtc_helper.h"
c0f372b3 42#include <linux/dma_remapping.h>
79e53945 43
32f9d658
ZW		 44#define HAS_eDP (intel_pipe_has_type(crtc, INTEL_OUTPUT_EDP))
45
0206e353 46bool intel_pipe_has_type(struct drm_crtc *crtc, int type);
3dec0095 47static void intel_increase_pllclock(struct drm_crtc *crtc);
6b383a7f 48static void intel_crtc_update_cursor(struct drm_crtc *crtc, bool on);
79e53945
JB		 49
50typedef struct {
0206e353
AJ		 51 /* given values */
52 int n;
53 int m1, m2;
54 int p1, p2;
55 /* derived values */
56 int dot;
57 int vco;
58 int m;
59 int p;
79e53945
JB		 60} intel_clock_t;
61
62typedef struct {
0206e353 63 int min, max;
79e53945
JB		 64} intel_range_t;
65
66typedef struct {
0206e353
AJ		 67 int dot_limit;
68 int p2_slow, p2_fast;
79e53945
JB		 69} intel_p2_t;
70
71#define INTEL_P2_NUM 2
d4906093
ML		 72typedef struct intel_limit intel_limit_t;
73struct intel_limit {
0206e353
AJ		 74 intel_range_t dot, vco, n, m, m1, m2, p, p1;
75 intel_p2_t p2;
76 bool (* find_pll)(const intel_limit_t *, struct drm_crtc *,
cec2f356 77 int, int, intel_clock_t *, intel_clock_t *);
d4906093 78};
79e53945 79
2377b741
JB		 80/* FDI */
81#define IRONLAKE_FDI_FREQ 2700000 /* in kHz for mode->clock */
82
d4906093
ML		 83static bool
84intel_find_best_PLL(const intel_limit_t *limit, struct drm_crtc *crtc,
cec2f356
SP		 85 int target, int refclk, intel_clock_t *match_clock,
86 intel_clock_t *best_clock);
d4906093
ML		 87static bool
88intel_g4x_find_best_PLL(const intel_limit_t *limit, struct drm_crtc *crtc,
cec2f356
SP		 89 int target, int refclk, intel_clock_t *match_clock,
90 intel_clock_t *best_clock);
79e53945 91
a4fc5ed6
KP		 92static bool
93intel_find_pll_g4x_dp(const intel_limit_t *, struct drm_crtc *crtc,
cec2f356
SP		 94 int target, int refclk, intel_clock_t *match_clock,
95 intel_clock_t *best_clock);
5eb08b69 96static bool
f2b115e6 97intel_find_pll_ironlake_dp(const intel_limit_t *, struct drm_crtc *crtc,
cec2f356
SP		 98 int target, int refclk, intel_clock_t *match_clock,
99 intel_clock_t *best_clock);
a4fc5ed6 100
a0c4da24
JB		 101static bool
102intel_vlv_find_best_pll(const intel_limit_t *limit, struct drm_crtc *crtc,
103 int target, int refclk, intel_clock_t *match_clock,
104 intel_clock_t *best_clock);
105
021357ac
CW		 106static inline u32 /* units of 100MHz */
107intel_fdi_link_freq(struct drm_device *dev)
108{
8b99e68c
CW		 109 if (IS_GEN5(dev)) {
110 struct drm_i915_private *dev_priv = dev->dev_private;
111 return (I915_READ(FDI_PLL_BIOS_0) & FDI_PLL_FB_CLOCK_MASK) + 2;
112 } else
113 return 27;
021357ac
CW		 114}
115
e4b36699 116static const intel_limit_t intel_limits_i8xx_dvo = {
0206e353
AJ		 117 .dot = { .min = 25000, .max = 350000 },
118 .vco = { .min = 930000, .max = 1400000 },
119 .n = { .min = 3, .max = 16 },
120 .m = { .min = 96, .max = 140 },
121 .m1 = { .min = 18, .max = 26 },
122 .m2 = { .min = 6, .max = 16 },
123 .p = { .min = 4, .max = 128 },
124 .p1 = { .min = 2, .max = 33 },
273e27ca
EA		 125 .p2 = { .dot_limit = 165000,
126 .p2_slow = 4, .p2_fast = 2 },
d4906093 127 .find_pll = intel_find_best_PLL,
e4b36699
KP		 128};
129
130static const intel_limit_t intel_limits_i8xx_lvds = {
0206e353
AJ		 131 .dot = { .min = 25000, .max = 350000 },
132 .vco = { .min = 930000, .max = 1400000 },
133 .n = { .min = 3, .max = 16 },
134 .m = { .min = 96, .max = 140 },
135 .m1 = { .min = 18, .max = 26 },
136 .m2 = { .min = 6, .max = 16 },
137 .p = { .min = 4, .max = 128 },
138 .p1 = { .min = 1, .max = 6 },
273e27ca
EA		 139 .p2 = { .dot_limit = 165000,
140 .p2_slow = 14, .p2_fast = 7 },
d4906093 141 .find_pll = intel_find_best_PLL,
e4b36699 142};
273e27ca 143
e4b36699 144static const intel_limit_t intel_limits_i9xx_sdvo = {
0206e353
AJ		 145 .dot = { .min = 20000, .max = 400000 },
146 .vco = { .min = 1400000, .max = 2800000 },
147 .n = { .min = 1, .max = 6 },
148 .m = { .min = 70, .max = 120 },
149 .m1 = { .min = 10, .max = 22 },
150 .m2 = { .min = 5, .max = 9 },
151 .p = { .min = 5, .max = 80 },
152 .p1 = { .min = 1, .max = 8 },
273e27ca
EA		 153 .p2 = { .dot_limit = 200000,
154 .p2_slow = 10, .p2_fast = 5 },
d4906093 155 .find_pll = intel_find_best_PLL,
e4b36699
KP		 156};
157
158static const intel_limit_t intel_limits_i9xx_lvds = {
0206e353
AJ		 159 .dot = { .min = 20000, .max = 400000 },
160 .vco = { .min = 1400000, .max = 2800000 },
161 .n = { .min = 1, .max = 6 },
162 .m = { .min = 70, .max = 120 },
163 .m1 = { .min = 10, .max = 22 },
164 .m2 = { .min = 5, .max = 9 },
165 .p = { .min = 7, .max = 98 },
166 .p1 = { .min = 1, .max = 8 },
273e27ca
EA		 167 .p2 = { .dot_limit = 112000,
168 .p2_slow = 14, .p2_fast = 7 },
d4906093 169 .find_pll = intel_find_best_PLL,
e4b36699
KP		 170};
171
273e27ca 172
e4b36699 173static const intel_limit_t intel_limits_g4x_sdvo = {
273e27ca
EA		 174 .dot = { .min = 25000, .max = 270000 },
175 .vco = { .min = 1750000, .max = 3500000},
176 .n = { .min = 1, .max = 4 },
177 .m = { .min = 104, .max = 138 },
178 .m1 = { .min = 17, .max = 23 },
179 .m2 = { .min = 5, .max = 11 },
180 .p = { .min = 10, .max = 30 },
181 .p1 = { .min = 1, .max = 3},
182 .p2 = { .dot_limit = 270000,
183 .p2_slow = 10,
184 .p2_fast = 10
044c7c41 185 },
d4906093 186 .find_pll = intel_g4x_find_best_PLL,
e4b36699
KP		 187};
188
189static const intel_limit_t intel_limits_g4x_hdmi = {
273e27ca
EA		 190 .dot = { .min = 22000, .max = 400000 },
191 .vco = { .min = 1750000, .max = 3500000},
192 .n = { .min = 1, .max = 4 },
193 .m = { .min = 104, .max = 138 },
194 .m1 = { .min = 16, .max = 23 },
195 .m2 = { .min = 5, .max = 11 },
196 .p = { .min = 5, .max = 80 },
197 .p1 = { .min = 1, .max = 8},
198 .p2 = { .dot_limit = 165000,
199 .p2_slow = 10, .p2_fast = 5 },
d4906093 200 .find_pll = intel_g4x_find_best_PLL,
e4b36699
KP		 201};
202
203static const intel_limit_t intel_limits_g4x_single_channel_lvds = {
273e27ca
EA		 204 .dot = { .min = 20000, .max = 115000 },
205 .vco = { .min = 1750000, .max = 3500000 },
206 .n = { .min = 1, .max = 3 },
207 .m = { .min = 104, .max = 138 },
208 .m1 = { .min = 17, .max = 23 },
209 .m2 = { .min = 5, .max = 11 },
210 .p = { .min = 28, .max = 112 },
211 .p1 = { .min = 2, .max = 8 },
212 .p2 = { .dot_limit = 0,
213 .p2_slow = 14, .p2_fast = 14
044c7c41 214 },
d4906093 215 .find_pll = intel_g4x_find_best_PLL,
e4b36699
KP		 216};
217
218static const intel_limit_t intel_limits_g4x_dual_channel_lvds = {
273e27ca
EA		 219 .dot = { .min = 80000, .max = 224000 },
220 .vco = { .min = 1750000, .max = 3500000 },
221 .n = { .min = 1, .max = 3 },
222 .m = { .min = 104, .max = 138 },
223 .m1 = { .min = 17, .max = 23 },
224 .m2 = { .min = 5, .max = 11 },
225 .p = { .min = 14, .max = 42 },
226 .p1 = { .min = 2, .max = 6 },
227 .p2 = { .dot_limit = 0,
228 .p2_slow = 7, .p2_fast = 7
044c7c41 229 },
d4906093 230 .find_pll = intel_g4x_find_best_PLL,
e4b36699
KP		 231};
232
233static const intel_limit_t intel_limits_g4x_display_port = {
0206e353
AJ		 234 .dot = { .min = 161670, .max = 227000 },
235 .vco = { .min = 1750000, .max = 3500000},
236 .n = { .min = 1, .max = 2 },
237 .m = { .min = 97, .max = 108 },
238 .m1 = { .min = 0x10, .max = 0x12 },
239 .m2 = { .min = 0x05, .max = 0x06 },
240 .p = { .min = 10, .max = 20 },
241 .p1 = { .min = 1, .max = 2},
242 .p2 = { .dot_limit = 0,
273e27ca 243 .p2_slow = 10, .p2_fast = 10 },
0206e353 244 .find_pll = intel_find_pll_g4x_dp,
e4b36699
KP		 245};
246
f2b115e6 247static const intel_limit_t intel_limits_pineview_sdvo = {
0206e353
AJ		 248 .dot = { .min = 20000, .max = 400000},
249 .vco = { .min = 1700000, .max = 3500000 },
273e27ca 250 /* Pineview's Ncounter is a ring counter */
0206e353
AJ		 251 .n = { .min = 3, .max = 6 },
252 .m = { .min = 2, .max = 256 },
273e27ca 253 /* Pineview only has one combined m divider, which we treat as m2. */
0206e353
AJ		 254 .m1 = { .min = 0, .max = 0 },
255 .m2 = { .min = 0, .max = 254 },
256 .p = { .min = 5, .max = 80 },
257 .p1 = { .min = 1, .max = 8 },
273e27ca
EA		 258 .p2 = { .dot_limit = 200000,
259 .p2_slow = 10, .p2_fast = 5 },
6115707b 260 .find_pll = intel_find_best_PLL,
e4b36699
KP		 261};
262
f2b115e6 263static const intel_limit_t intel_limits_pineview_lvds = {
0206e353
AJ		 264 .dot = { .min = 20000, .max = 400000 },
265 .vco = { .min = 1700000, .max = 3500000 },
266 .n = { .min = 3, .max = 6 },
267 .m = { .min = 2, .max = 256 },
268 .m1 = { .min = 0, .max = 0 },
269 .m2 = { .min = 0, .max = 254 },
270 .p = { .min = 7, .max = 112 },
271 .p1 = { .min = 1, .max = 8 },
273e27ca
EA		 272 .p2 = { .dot_limit = 112000,
273 .p2_slow = 14, .p2_fast = 14 },
6115707b 274 .find_pll = intel_find_best_PLL,
e4b36699
KP		 275};
276
273e27ca
EA		 277/* Ironlake / Sandybridge
278 *
279 * We calculate clock using (register_value + 2) for N/M1/M2, so here
280 * the range value for them is (actual_value - 2).
281 */
b91ad0ec 282static const intel_limit_t intel_limits_ironlake_dac = {
273e27ca
EA		 283 .dot = { .min = 25000, .max = 350000 },
284 .vco = { .min = 1760000, .max = 3510000 },
285 .n = { .min = 1, .max = 5 },
286 .m = { .min = 79, .max = 127 },
287 .m1 = { .min = 12, .max = 22 },
288 .m2 = { .min = 5, .max = 9 },
289 .p = { .min = 5, .max = 80 },
290 .p1 = { .min = 1, .max = 8 },
291 .p2 = { .dot_limit = 225000,
292 .p2_slow = 10, .p2_fast = 5 },
4547668a 293 .find_pll = intel_g4x_find_best_PLL,
e4b36699
KP		 294};
295
b91ad0ec 296static const intel_limit_t intel_limits_ironlake_single_lvds = {
273e27ca
EA		 297 .dot = { .min = 25000, .max = 350000 },
298 .vco = { .min = 1760000, .max = 3510000 },
299 .n = { .min = 1, .max = 3 },
300 .m = { .min = 79, .max = 118 },
301 .m1 = { .min = 12, .max = 22 },
302 .m2 = { .min = 5, .max = 9 },
303 .p = { .min = 28, .max = 112 },
304 .p1 = { .min = 2, .max = 8 },
305 .p2 = { .dot_limit = 225000,
306 .p2_slow = 14, .p2_fast = 14 },
b91ad0ec
ZW		 307 .find_pll = intel_g4x_find_best_PLL,
308};
309
310static const intel_limit_t intel_limits_ironlake_dual_lvds = {
273e27ca
EA		 311 .dot = { .min = 25000, .max = 350000 },
312 .vco = { .min = 1760000, .max = 3510000 },
313 .n = { .min = 1, .max = 3 },
314 .m = { .min = 79, .max = 127 },
315 .m1 = { .min = 12, .max = 22 },
316 .m2 = { .min = 5, .max = 9 },
317 .p = { .min = 14, .max = 56 },
318 .p1 = { .min = 2, .max = 8 },
319 .p2 = { .dot_limit = 225000,
320 .p2_slow = 7, .p2_fast = 7 },
b91ad0ec
ZW		 321 .find_pll = intel_g4x_find_best_PLL,
322};
323
273e27ca 324/* LVDS 100mhz refclk limits. */
b91ad0ec 325static const intel_limit_t intel_limits_ironlake_single_lvds_100m = {
273e27ca
EA		 326 .dot = { .min = 25000, .max = 350000 },
327 .vco = { .min = 1760000, .max = 3510000 },
328 .n = { .min = 1, .max = 2 },
329 .m = { .min = 79, .max = 126 },
330 .m1 = { .min = 12, .max = 22 },
331 .m2 = { .min = 5, .max = 9 },
332 .p = { .min = 28, .max = 112 },
0206e353 333 .p1 = { .min = 2, .max = 8 },
273e27ca
EA		 334 .p2 = { .dot_limit = 225000,
335 .p2_slow = 14, .p2_fast = 14 },
b91ad0ec
ZW		 336 .find_pll = intel_g4x_find_best_PLL,
337};
338
339static const intel_limit_t intel_limits_ironlake_dual_lvds_100m = {
273e27ca
EA		 340 .dot = { .min = 25000, .max = 350000 },
341 .vco = { .min = 1760000, .max = 3510000 },
342 .n = { .min = 1, .max = 3 },
343 .m = { .min = 79, .max = 126 },
344 .m1 = { .min = 12, .max = 22 },
345 .m2 = { .min = 5, .max = 9 },
346 .p = { .min = 14, .max = 42 },
0206e353 347 .p1 = { .min = 2, .max = 6 },
273e27ca
EA		 348 .p2 = { .dot_limit = 225000,
349 .p2_slow = 7, .p2_fast = 7 },
4547668a
ZY		 350 .find_pll = intel_g4x_find_best_PLL,
351};
352
353static const intel_limit_t intel_limits_ironlake_display_port = {
0206e353
AJ		 354 .dot = { .min = 25000, .max = 350000 },
355 .vco = { .min = 1760000, .max = 3510000},
356 .n = { .min = 1, .max = 2 },
357 .m = { .min = 81, .max = 90 },
358 .m1 = { .min = 12, .max = 22 },
359 .m2 = { .min = 5, .max = 9 },
360 .p = { .min = 10, .max = 20 },
361 .p1 = { .min = 1, .max = 2},
362 .p2 = { .dot_limit = 0,
273e27ca 363 .p2_slow = 10, .p2_fast = 10 },
0206e353 364 .find_pll = intel_find_pll_ironlake_dp,
79e53945
JB		 365};
366
a0c4da24
JB		 367static const intel_limit_t intel_limits_vlv_dac = {
368 .dot = { .min = 25000, .max = 270000 },
369 .vco = { .min = 4000000, .max = 6000000 },
370 .n = { .min = 1, .max = 7 },
371 .m = { .min = 22, .max = 450 }, /* guess */
372 .m1 = { .min = 2, .max = 3 },
373 .m2 = { .min = 11, .max = 156 },
374 .p = { .min = 10, .max = 30 },
375 .p1 = { .min = 2, .max = 3 },
376 .p2 = { .dot_limit = 270000,
377 .p2_slow = 2, .p2_fast = 20 },
378 .find_pll = intel_vlv_find_best_pll,
379};
380
381static const intel_limit_t intel_limits_vlv_hdmi = {
382 .dot = { .min = 20000, .max = 165000 },
383 .vco = { .min = 5994000, .max = 4000000 },
384 .n = { .min = 1, .max = 7 },
385 .m = { .min = 60, .max = 300 }, /* guess */
386 .m1 = { .min = 2, .max = 3 },
387 .m2 = { .min = 11, .max = 156 },
388 .p = { .min = 10, .max = 30 },
389 .p1 = { .min = 2, .max = 3 },
390 .p2 = { .dot_limit = 270000,
391 .p2_slow = 2, .p2_fast = 20 },
392 .find_pll = intel_vlv_find_best_pll,
393};
394
395static const intel_limit_t intel_limits_vlv_dp = {
396 .dot = { .min = 162000, .max = 270000 },
397 .vco = { .min = 5994000, .max = 4000000 },
398 .n = { .min = 1, .max = 7 },
399 .m = { .min = 60, .max = 300 }, /* guess */
400 .m1 = { .min = 2, .max = 3 },
401 .m2 = { .min = 11, .max = 156 },
402 .p = { .min = 10, .max = 30 },
403 .p1 = { .min = 2, .max = 3 },
404 .p2 = { .dot_limit = 270000,
405 .p2_slow = 2, .p2_fast = 20 },
406 .find_pll = intel_vlv_find_best_pll,
407};
408
57f350b6
JB		 409u32 intel_dpio_read(struct drm_i915_private *dev_priv, int reg)
410{
411 unsigned long flags;
412 u32 val = 0;
413
414 spin_lock_irqsave(&dev_priv->dpio_lock, flags);
415 if (wait_for_atomic_us((I915_READ(DPIO_PKT) & DPIO_BUSY) == 0, 100)) {
416 DRM_ERROR("DPIO idle wait timed out\n");
417 goto out_unlock;
418 }
419
420 I915_WRITE(DPIO_REG, reg);
421 I915_WRITE(DPIO_PKT, DPIO_RID | DPIO_OP_READ | DPIO_PORTID |
422 DPIO_BYTE);
423 if (wait_for_atomic_us((I915_READ(DPIO_PKT) & DPIO_BUSY) == 0, 100)) {
424 DRM_ERROR("DPIO read wait timed out\n");
425 goto out_unlock;
426 }
427 val = I915_READ(DPIO_DATA);
428
429out_unlock:
430 spin_unlock_irqrestore(&dev_priv->dpio_lock, flags);
431 return val;
432}
433
a0c4da24
JB		 434static void intel_dpio_write(struct drm_i915_private *dev_priv, int reg,
435 u32 val)
436{
437 unsigned long flags;
438
439 spin_lock_irqsave(&dev_priv->dpio_lock, flags);
440 if (wait_for_atomic_us((I915_READ(DPIO_PKT) & DPIO_BUSY) == 0, 100)) {
441 DRM_ERROR("DPIO idle wait timed out\n");
442 goto out_unlock;
443 }
444
445 I915_WRITE(DPIO_DATA, val);
446 I915_WRITE(DPIO_REG, reg);
447 I915_WRITE(DPIO_PKT, DPIO_RID | DPIO_OP_WRITE | DPIO_PORTID |
448 DPIO_BYTE);
449 if (wait_for_atomic_us((I915_READ(DPIO_PKT) & DPIO_BUSY) == 0, 100))
450 DRM_ERROR("DPIO write wait timed out\n");
451
452out_unlock:
453 spin_unlock_irqrestore(&dev_priv->dpio_lock, flags);
454}
455
57f350b6
JB		 456static void vlv_init_dpio(struct drm_device *dev)
457{
458 struct drm_i915_private *dev_priv = dev->dev_private;
459
460 /* Reset the DPIO config */
461 I915_WRITE(DPIO_CTL, 0);
462 POSTING_READ(DPIO_CTL);
463 I915_WRITE(DPIO_CTL, 1);
464 POSTING_READ(DPIO_CTL);
465}
466
618563e3
DV		 467static int intel_dual_link_lvds_callback(const struct dmi_system_id *id)
468{
469 DRM_INFO("Forcing lvds to dual link mode on %s\n", id->ident);
470 return 1;
471}
472
473static const struct dmi_system_id intel_dual_link_lvds[] = {
474 {
475 .callback = intel_dual_link_lvds_callback,
476 .ident = "Apple MacBook Pro (Core i5/i7 Series)",
477 .matches = {
478 DMI_MATCH(DMI_SYS_VENDOR, "Apple Inc."),
479 DMI_MATCH(DMI_PRODUCT_NAME, "MacBookPro8,2"),
480 },
481 },
482 { } /* terminating entry */
483};
484
b0354385
TI		 485static bool is_dual_link_lvds(struct drm_i915_private *dev_priv,
486 unsigned int reg)
487{
488 unsigned int val;
489
121d527a
TI		 490 /* use the module option value if specified */
491 if (i915_lvds_channel_mode > 0)
492 return i915_lvds_channel_mode == 2;
493
618563e3
DV		 494 if (dmi_check_system(intel_dual_link_lvds))
495 return true;
496
b0354385
TI		 497 if (dev_priv->lvds_val)
498 val = dev_priv->lvds_val;
499 else {
500 /* BIOS should set the proper LVDS register value at boot, but
501 * in reality, it doesn't set the value when the lid is closed;
502 * we need to check "the value to be set" in VBT when LVDS
503 * register is uninitialized.
504 */
505 val = I915_READ(reg);
14d94a3d 506 if (!(val & ~(LVDS_PIPE_MASK | LVDS_DETECTED)))
b0354385
TI		 507 val = dev_priv->bios_lvds_val;
508 dev_priv->lvds_val = val;
509 }
510 return (val & LVDS_CLKB_POWER_MASK) == LVDS_CLKB_POWER_UP;
511}
512
1b894b59
CW		 513static const intel_limit_t *intel_ironlake_limit(struct drm_crtc *crtc,
514 int refclk)
2c07245f 515{
b91ad0ec
ZW		 516 struct drm_device *dev = crtc->dev;
517 struct drm_i915_private *dev_priv = dev->dev_private;
2c07245f 518 const intel_limit_t *limit;
b91ad0ec
ZW		 519
520 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) {
b0354385 521 if (is_dual_link_lvds(dev_priv, PCH_LVDS)) {
b91ad0ec 522 /* LVDS dual channel */
1b894b59 523 if (refclk == 100000)
b91ad0ec
ZW		 524 limit = &intel_limits_ironlake_dual_lvds_100m;
525 else
526 limit = &intel_limits_ironlake_dual_lvds;
527 } else {
1b894b59 528 if (refclk == 100000)
b91ad0ec
ZW		 529 limit = &intel_limits_ironlake_single_lvds_100m;
530 else
531 limit = &intel_limits_ironlake_single_lvds;
532 }
533 } else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT) ||
4547668a
ZY		 534 HAS_eDP)
535 limit = &intel_limits_ironlake_display_port;
2c07245f 536 else
b91ad0ec 537 limit = &intel_limits_ironlake_dac;
2c07245f
ZW		 538
539 return limit;
540}
541
044c7c41
ML		 542static const intel_limit_t *intel_g4x_limit(struct drm_crtc *crtc)
543{
544 struct drm_device *dev = crtc->dev;
545 struct drm_i915_private *dev_priv = dev->dev_private;
546 const intel_limit_t *limit;
547
548 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) {
b0354385 549 if (is_dual_link_lvds(dev_priv, LVDS))
044c7c41 550 /* LVDS with dual channel */
e4b36699 551 limit = &intel_limits_g4x_dual_channel_lvds;
044c7c41
ML		 552 else
553 /* LVDS with dual channel */
e4b36699 554 limit = &intel_limits_g4x_single_channel_lvds;
044c7c41
ML		 555 } else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_HDMI) ||
556 intel_pipe_has_type(crtc, INTEL_OUTPUT_ANALOG)) {
e4b36699 557 limit = &intel_limits_g4x_hdmi;
044c7c41 558 } else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_SDVO)) {
e4b36699 559 limit = &intel_limits_g4x_sdvo;
0206e353 560 } else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT)) {
e4b36699 561 limit = &intel_limits_g4x_display_port;
044c7c41 562 } else /* The option is for other outputs */
e4b36699 563 limit = &intel_limits_i9xx_sdvo;
044c7c41
ML		 564
565 return limit;
566}
567
1b894b59 568static const intel_limit_t *intel_limit(struct drm_crtc *crtc, int refclk)
79e53945
JB		 569{
570 struct drm_device *dev = crtc->dev;
571 const intel_limit_t *limit;
572
bad720ff 573 if (HAS_PCH_SPLIT(dev))
1b894b59 574 limit = intel_ironlake_limit(crtc, refclk);
2c07245f 575 else if (IS_G4X(dev)) {
044c7c41 576 limit = intel_g4x_limit(crtc);
f2b115e6 577 } else if (IS_PINEVIEW(dev)) {
2177832f 578 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS))
f2b115e6 579 limit = &intel_limits_pineview_lvds;
2177832f 580 else
f2b115e6 581 limit = &intel_limits_pineview_sdvo;
a0c4da24
JB		 582 } else if (IS_VALLEYVIEW(dev)) {
583 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_ANALOG))
584 limit = &intel_limits_vlv_dac;
585 else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_HDMI))
586 limit = &intel_limits_vlv_hdmi;
587 else
588 limit = &intel_limits_vlv_dp;
a6c45cf0
CW		 589 } else if (!IS_GEN2(dev)) {
590 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS))
591 limit = &intel_limits_i9xx_lvds;
592 else
593 limit = &intel_limits_i9xx_sdvo;
79e53945
JB		 594 } else {
595 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS))
e4b36699 596 limit = &intel_limits_i8xx_lvds;
79e53945 597 else
e4b36699 598 limit = &intel_limits_i8xx_dvo;
79e53945
JB		 599 }
600 return limit;
601}
602
f2b115e6
AJ		 603/* m1 is reserved as 0 in Pineview, n is a ring counter */
604static void pineview_clock(int refclk, intel_clock_t *clock)
79e53945 605{
2177832f
SL		 606 clock->m = clock->m2 + 2;
607 clock->p = clock->p1 * clock->p2;
608 clock->vco = refclk * clock->m / clock->n;
609 clock->dot = clock->vco / clock->p;
610}
611
612static void intel_clock(struct drm_device *dev, int refclk, intel_clock_t *clock)
613{
f2b115e6
AJ		 614 if (IS_PINEVIEW(dev)) {
615 pineview_clock(refclk, clock);
2177832f
SL		 616 return;
617 }
79e53945
JB		 618 clock->m = 5 * (clock->m1 + 2) + (clock->m2 + 2);
619 clock->p = clock->p1 * clock->p2;
620 clock->vco = refclk * clock->m / (clock->n + 2);
621 clock->dot = clock->vco / clock->p;
622}
623
79e53945
JB		 624/**
625 * Returns whether any output on the specified pipe is of the specified type
626 */
4ef69c7a 627bool intel_pipe_has_type(struct drm_crtc *crtc, int type)
79e53945 628{
4ef69c7a 629 struct drm_device *dev = crtc->dev;
4ef69c7a
CW		 630 struct intel_encoder *encoder;
631
6c2b7c12
DV		 632 for_each_encoder_on_crtc(dev, crtc, encoder)
633 if (encoder->type == type)
4ef69c7a
CW		 634 return true;
635
636 return false;
79e53945
JB		 637}
638
7c04d1d9 639#define INTELPllInvalid(s) do { /* DRM_DEBUG(s); */ return false; } while (0)
79e53945
JB		 640/**
641 * Returns whether the given set of divisors are valid for a given refclk with
642 * the given connectors.
643 */
644
1b894b59
CW		 645static bool intel_PLL_is_valid(struct drm_device *dev,
646 const intel_limit_t *limit,
647 const intel_clock_t *clock)
79e53945 648{
79e53945 649 if (clock->p1 < limit->p1.min || limit->p1.max < clock->p1)
0206e353 650 INTELPllInvalid("p1 out of range\n");
79e53945 651 if (clock->p < limit->p.min || limit->p.max < clock->p)
0206e353 652 INTELPllInvalid("p out of range\n");
79e53945 653 if (clock->m2 < limit->m2.min || limit->m2.max < clock->m2)
0206e353 654 INTELPllInvalid("m2 out of range\n");
79e53945 655 if (clock->m1 < limit->m1.min || limit->m1.max < clock->m1)
0206e353 656 INTELPllInvalid("m1 out of range\n");
f2b115e6 657 if (clock->m1 <= clock->m2 && !IS_PINEVIEW(dev))
0206e353 658 INTELPllInvalid("m1 <= m2\n");
79e53945 659 if (clock->m < limit->m.min || limit->m.max < clock->m)
0206e353 660 INTELPllInvalid("m out of range\n");
79e53945 661 if (clock->n < limit->n.min || limit->n.max < clock->n)
0206e353 662 INTELPllInvalid("n out of range\n");
79e53945 663 if (clock->vco < limit->vco.min || limit->vco.max < clock->vco)
0206e353 664 INTELPllInvalid("vco out of range\n");
79e53945
JB		 665 /* XXX: We may need to be checking "Dot clock" depending on the multiplier,
666 * connector, etc., rather than just a single range.
667 */
668 if (clock->dot < limit->dot.min || limit->dot.max < clock->dot)
0206e353 669 INTELPllInvalid("dot out of range\n");
79e53945
JB		 670
671 return true;
672}
673
d4906093
ML		 674static bool
675intel_find_best_PLL(const intel_limit_t *limit, struct drm_crtc *crtc,
cec2f356
SP		 676 int target, int refclk, intel_clock_t *match_clock,
677 intel_clock_t *best_clock)
d4906093 678
79e53945
JB		 679{
680 struct drm_device *dev = crtc->dev;
681 struct drm_i915_private *dev_priv = dev->dev_private;
682 intel_clock_t clock;
79e53945
JB		 683 int err = target;
684
bc5e5718 685 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS) &&
832cc28d 686 (I915_READ(LVDS)) != 0) {
79e53945
JB		 687 /*
688 * For LVDS, if the panel is on, just rely on its current
689 * settings for dual-channel. We haven't figured out how to
690 * reliably set up different single/dual channel state, if we
691 * even can.
692 */
b0354385 693 if (is_dual_link_lvds(dev_priv, LVDS))
79e53945
JB		 694 clock.p2 = limit->p2.p2_fast;
695 else
696 clock.p2 = limit->p2.p2_slow;
697 } else {
698 if (target < limit->p2.dot_limit)
699 clock.p2 = limit->p2.p2_slow;
700 else
701 clock.p2 = limit->p2.p2_fast;
702 }
703
0206e353 704 memset(best_clock, 0, sizeof(*best_clock));
79e53945 705
42158660
ZY		 706 for (clock.m1 = limit->m1.min; clock.m1 <= limit->m1.max;
707 clock.m1++) {
708 for (clock.m2 = limit->m2.min;
709 clock.m2 <= limit->m2.max; clock.m2++) {
f2b115e6
AJ		 710 /* m1 is always 0 in Pineview */
711 if (clock.m2 >= clock.m1 && !IS_PINEVIEW(dev))
42158660
ZY		 712 break;
713 for (clock.n = limit->n.min;
714 clock.n <= limit->n.max; clock.n++) {
715 for (clock.p1 = limit->p1.min;
716 clock.p1 <= limit->p1.max; clock.p1++) {
79e53945
JB		 717 int this_err;
718
2177832f 719 intel_clock(dev, refclk, &clock);
1b894b59
CW		 720 if (!intel_PLL_is_valid(dev, limit,
721 &clock))
79e53945 722 continue;
cec2f356
SP		 723 if (match_clock &&
724 clock.p != match_clock->p)
725 continue;
79e53945
JB		 726
727 this_err = abs(clock.dot - target);
728 if (this_err < err) {
729 *best_clock = clock;
730 err = this_err;
731 }
732 }
733 }
734 }
735 }
736
737 return (err != target);
738}
739
d4906093
ML		 740static bool
741intel_g4x_find_best_PLL(const intel_limit_t *limit, struct drm_crtc *crtc,
cec2f356
SP		 742 int target, int refclk, intel_clock_t *match_clock,
743 intel_clock_t *best_clock)
d4906093
ML		 744{
745 struct drm_device *dev = crtc->dev;
746 struct drm_i915_private *dev_priv = dev->dev_private;
747 intel_clock_t clock;
748 int max_n;
749 bool found;
6ba770dc
AJ		 750 /* approximately equals target * 0.00585 */
751 int err_most = (target >> 8) + (target >> 9);
d4906093
ML		 752 found = false;
753
754 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) {
4547668a
ZY		 755 int lvds_reg;
756
c619eed4 757 if (HAS_PCH_SPLIT(dev))
4547668a
ZY		 758 lvds_reg = PCH_LVDS;
759 else
760 lvds_reg = LVDS;
761 if ((I915_READ(lvds_reg) & LVDS_CLKB_POWER_MASK) ==
d4906093
ML		 762 LVDS_CLKB_POWER_UP)
763 clock.p2 = limit->p2.p2_fast;
764 else
765 clock.p2 = limit->p2.p2_slow;
766 } else {
767 if (target < limit->p2.dot_limit)
768 clock.p2 = limit->p2.p2_slow;
769 else
770 clock.p2 = limit->p2.p2_fast;
771 }
772
773 memset(best_clock, 0, sizeof(*best_clock));
774 max_n = limit->n.max;
f77f13e2 775 /* based on hardware requirement, prefer smaller n to precision */
d4906093 776 for (clock.n = limit->n.min; clock.n <= max_n; clock.n++) {
f77f13e2 777 /* based on hardware requirement, prefere larger m1,m2 */
d4906093
ML		 778 for (clock.m1 = limit->m1.max;
779 clock.m1 >= limit->m1.min; clock.m1--) {
780 for (clock.m2 = limit->m2.max;
781 clock.m2 >= limit->m2.min; clock.m2--) {
782 for (clock.p1 = limit->p1.max;
783 clock.p1 >= limit->p1.min; clock.p1--) {
784 int this_err;
785
2177832f 786 intel_clock(dev, refclk, &clock);
1b894b59
CW		 787 if (!intel_PLL_is_valid(dev, limit,
788 &clock))
d4906093 789 continue;
cec2f356
SP		 790 if (match_clock &&
791 clock.p != match_clock->p)
792 continue;
1b894b59
CW		 793
794 this_err = abs(clock.dot - target);
d4906093
ML		 795 if (this_err < err_most) {
796 *best_clock = clock;
797 err_most = this_err;
798 max_n = clock.n;
799 found = true;
800 }
801 }
802 }
803 }
804 }
2c07245f
ZW		 805 return found;
806}
807
5eb08b69 808static bool
f2b115e6 809intel_find_pll_ironlake_dp(const intel_limit_t *limit, struct drm_crtc *crtc,
cec2f356
SP		 810 int target, int refclk, intel_clock_t *match_clock,
811 intel_clock_t *best_clock)
5eb08b69
ZW		 812{
813 struct drm_device *dev = crtc->dev;
814 intel_clock_t clock;
4547668a 815
5eb08b69
ZW		 816 if (target < 200000) {
817 clock.n = 1;
818 clock.p1 = 2;
819 clock.p2 = 10;
820 clock.m1 = 12;
821 clock.m2 = 9;
822 } else {
823 clock.n = 2;
824 clock.p1 = 1;
825 clock.p2 = 10;
826 clock.m1 = 14;
827 clock.m2 = 8;
828 }
829 intel_clock(dev, refclk, &clock);
830 memcpy(best_clock, &clock, sizeof(intel_clock_t));
831 return true;
832}
833
a4fc5ed6
KP		 834/* DisplayPort has only two frequencies, 162MHz and 270MHz */
835static bool
836intel_find_pll_g4x_dp(const intel_limit_t *limit, struct drm_crtc *crtc,
cec2f356
SP		 837 int target, int refclk, intel_clock_t *match_clock,
838 intel_clock_t *best_clock)
a4fc5ed6 839{
5eddb70b
CW		 840 intel_clock_t clock;
841 if (target < 200000) {
842 clock.p1 = 2;
843 clock.p2 = 10;
844 clock.n = 2;
845 clock.m1 = 23;
846 clock.m2 = 8;
847 } else {
848 clock.p1 = 1;
849 clock.p2 = 10;
850 clock.n = 1;
851 clock.m1 = 14;
852 clock.m2 = 2;
853 }
854 clock.m = 5 * (clock.m1 + 2) + (clock.m2 + 2);
855 clock.p = (clock.p1 * clock.p2);
856 clock.dot = 96000 * clock.m / (clock.n + 2) / clock.p;
857 clock.vco = 0;
858 memcpy(best_clock, &clock, sizeof(intel_clock_t));
859 return true;
a4fc5ed6 860}
a0c4da24
JB		 861static bool
862intel_vlv_find_best_pll(const intel_limit_t *limit, struct drm_crtc *crtc,
863 int target, int refclk, intel_clock_t *match_clock,
864 intel_clock_t *best_clock)
865{
866 u32 p1, p2, m1, m2, vco, bestn, bestm1, bestm2, bestp1, bestp2;
867 u32 m, n, fastclk;
868 u32 updrate, minupdate, fracbits, p;
869 unsigned long bestppm, ppm, absppm;
870 int dotclk, flag;
871
af447bd3 872 flag = 0;
a0c4da24
JB		 873 dotclk = target * 1000;
874 bestppm = 1000000;
875 ppm = absppm = 0;
876 fastclk = dotclk / (2*100);
877 updrate = 0;
878 minupdate = 19200;
879 fracbits = 1;
880 n = p = p1 = p2 = m = m1 = m2 = vco = bestn = 0;
881 bestm1 = bestm2 = bestp1 = bestp2 = 0;
882
883 /* based on hardware requirement, prefer smaller n to precision */
884 for (n = limit->n.min; n <= ((refclk) / minupdate); n++) {
885 updrate = refclk / n;
886 for (p1 = limit->p1.max; p1 > limit->p1.min; p1--) {
887 for (p2 = limit->p2.p2_fast+1; p2 > 0; p2--) {
888 if (p2 > 10)
889 p2 = p2 - 1;
890 p = p1 * p2;
891 /* based on hardware requirement, prefer bigger m1,m2 values */
892 for (m1 = limit->m1.min; m1 <= limit->m1.max; m1++) {
893 m2 = (((2*(fastclk * p * n / m1 )) +
894 refclk) / (2*refclk));
895 m = m1 * m2;
896 vco = updrate * m;
897 if (vco >= limit->vco.min && vco < limit->vco.max) {
898 ppm = 1000000 * ((vco / p) - fastclk) / fastclk;
899 absppm = (ppm > 0) ? ppm : (-ppm);
900 if (absppm < 100 && ((p1 * p2) > (bestp1 * bestp2))) {
901 bestppm = 0;
902 flag = 1;
903 }
904 if (absppm < bestppm - 10) {
905 bestppm = absppm;
906 flag = 1;
907 }
908 if (flag) {
909 bestn = n;
910 bestm1 = m1;
911 bestm2 = m2;
912 bestp1 = p1;
913 bestp2 = p2;
914 flag = 0;
915 }
916 }
917 }
918 }
919 }
920 }
921 best_clock->n = bestn;
922 best_clock->m1 = bestm1;
923 best_clock->m2 = bestm2;
924 best_clock->p1 = bestp1;
925 best_clock->p2 = bestp2;
926
927 return true;
928}
a4fc5ed6 929
a928d536
PZ		 930static void ironlake_wait_for_vblank(struct drm_device *dev, int pipe)
931{
932 struct drm_i915_private *dev_priv = dev->dev_private;
933 u32 frame, frame_reg = PIPEFRAME(pipe);
934
935 frame = I915_READ(frame_reg);
936
937 if (wait_for(I915_READ_NOTRACE(frame_reg) != frame, 50))
938 DRM_DEBUG_KMS("vblank wait timed out\n");
939}
940
9d0498a2
JB		 941/**
942 * intel_wait_for_vblank - wait for vblank on a given pipe
943 * @dev: drm device
944 * @pipe: pipe to wait for
945 *
946 * Wait for vblank to occur on a given pipe. Needed for various bits of
947 * mode setting code.
948 */
949void intel_wait_for_vblank(struct drm_device *dev, int pipe)
79e53945 950{
9d0498a2 951 struct drm_i915_private *dev_priv = dev->dev_private;
9db4a9c7 952 int pipestat_reg = PIPESTAT(pipe);
9d0498a2 953
a928d536
PZ		 954 if (INTEL_INFO(dev)->gen >= 5) {
955 ironlake_wait_for_vblank(dev, pipe);
956 return;
957 }
958
300387c0
CW		 959 /* Clear existing vblank status. Note this will clear any other
960 * sticky status fields as well.
961 *
962 * This races with i915_driver_irq_handler() with the result
963 * that either function could miss a vblank event. Here it is not
964 * fatal, as we will either wait upon the next vblank interrupt or
965 * timeout. Generally speaking intel_wait_for_vblank() is only
966 * called during modeset at which time the GPU should be idle and
967 * should *not* be performing page flips and thus not waiting on
968 * vblanks...
969 * Currently, the result of us stealing a vblank from the irq
970 * handler is that a single frame will be skipped during swapbuffers.
971 */
972 I915_WRITE(pipestat_reg,
973 I915_READ(pipestat_reg) | PIPE_VBLANK_INTERRUPT_STATUS);
974
9d0498a2 975 /* Wait for vblank interrupt bit to set */
481b6af3
CW		 976 if (wait_for(I915_READ(pipestat_reg) &
977 PIPE_VBLANK_INTERRUPT_STATUS,
978 50))
9d0498a2
JB		 979 DRM_DEBUG_KMS("vblank wait timed out\n");
980}
981
ab7ad7f6
KP		 982/*
983 * intel_wait_for_pipe_off - wait for pipe to turn off
9d0498a2
JB		 984 * @dev: drm device
985 * @pipe: pipe to wait for
986 *
987 * After disabling a pipe, we can't wait for vblank in the usual way,
988 * spinning on the vblank interrupt status bit, since we won't actually
989 * see an interrupt when the pipe is disabled.
990 *
ab7ad7f6
KP		 991 * On Gen4 and above:
992 * wait for the pipe register state bit to turn off
993 *
994 * Otherwise:
995 * wait for the display line value to settle (it usually
996 * ends up stopping at the start of the next frame).
58e10eb9 997 *
9d0498a2 998 */
58e10eb9 999void intel_wait_for_pipe_off(struct drm_device *dev, int pipe)
9d0498a2
JB		 1000{
1001 struct drm_i915_private *dev_priv = dev->dev_private;
ab7ad7f6
KP		 1002
1003 if (INTEL_INFO(dev)->gen >= 4) {
58e10eb9 1004 int reg = PIPECONF(pipe);
ab7ad7f6
KP		 1005
1006 /* Wait for the Pipe State to go off */
58e10eb9
CW		 1007 if (wait_for((I915_READ(reg) & I965_PIPECONF_ACTIVE) == 0,
1008 100))
ab7ad7f6
KP		 1009 DRM_DEBUG_KMS("pipe_off wait timed out\n");
1010 } else {
837ba00f 1011 u32 last_line, line_mask;
58e10eb9 1012 int reg = PIPEDSL(pipe);
ab7ad7f6
KP		 1013 unsigned long timeout = jiffies + msecs_to_jiffies(100);
1014
837ba00f
PZ		 1015 if (IS_GEN2(dev))
1016 line_mask = DSL_LINEMASK_GEN2;
1017 else
1018 line_mask = DSL_LINEMASK_GEN3;
1019
ab7ad7f6
KP		 1020 /* Wait for the display line to settle */
1021 do {
837ba00f 1022 last_line = I915_READ(reg) & line_mask;
ab7ad7f6 1023 mdelay(5);
837ba00f 1024 } while (((I915_READ(reg) & line_mask) != last_line) &&
ab7ad7f6
KP		 1025 time_after(timeout, jiffies));
1026 if (time_after(jiffies, timeout))
1027 DRM_DEBUG_KMS("pipe_off wait timed out\n");
1028 }
79e53945
JB		 1029}
1030
b24e7179
JB		 1031static const char *state_string(bool enabled)
1032{
1033 return enabled ? "on" : "off";
1034}
1035
1036/* Only for pre-ILK configs */
1037static void assert_pll(struct drm_i915_private *dev_priv,
1038 enum pipe pipe, bool state)
1039{
1040 int reg;
1041 u32 val;
1042 bool cur_state;
1043
1044 reg = DPLL(pipe);
1045 val = I915_READ(reg);
1046 cur_state = !!(val & DPLL_VCO_ENABLE);
1047 WARN(cur_state != state,
1048 "PLL state assertion failure (expected %s, current %s)\n",
1049 state_string(state), state_string(cur_state));
1050}
1051#define assert_pll_enabled(d, p) assert_pll(d, p, true)
1052#define assert_pll_disabled(d, p) assert_pll(d, p, false)
1053
040484af
JB		 1054/* For ILK+ */
1055static void assert_pch_pll(struct drm_i915_private *dev_priv,
92b27b08
CW		 1056 struct intel_pch_pll *pll,
1057 struct intel_crtc *crtc,
1058 bool state)
040484af 1059{
040484af
JB		 1060 u32 val;
1061 bool cur_state;
1062
9d82aa17
ED		 1063 if (HAS_PCH_LPT(dev_priv->dev)) {
1064 DRM_DEBUG_DRIVER("LPT detected: skipping PCH PLL test\n");
1065 return;
1066 }
1067
92b27b08
CW		 1068 if (WARN (!pll,
1069 "asserting PCH PLL %s with no PLL\n", state_string(state)))
ee7b9f93 1070 return;
ee7b9f93 1071
92b27b08
CW		 1072 val = I915_READ(pll->pll_reg);
1073 cur_state = !!(val & DPLL_VCO_ENABLE);
1074 WARN(cur_state != state,
1075 "PCH PLL state for reg %x assertion failure (expected %s, current %s), val=%08x\n",
1076 pll->pll_reg, state_string(state), state_string(cur_state), val);
1077
1078 /* Make sure the selected PLL is correctly attached to the transcoder */
1079 if (crtc && HAS_PCH_CPT(dev_priv->dev)) {
d3ccbe86
JB		 1080 u32 pch_dpll;
1081
1082 pch_dpll = I915_READ(PCH_DPLL_SEL);
92b27b08
CW		 1083 cur_state = pll->pll_reg == _PCH_DPLL_B;
1084 if (!WARN(((pch_dpll >> (4 * crtc->pipe)) & 1) != cur_state,
1085 "PLL[%d] not attached to this transcoder %d: %08x\n",
1086 cur_state, crtc->pipe, pch_dpll)) {
1087 cur_state = !!(val >> (4*crtc->pipe + 3));
1088 WARN(cur_state != state,
1089 "PLL[%d] not %s on this transcoder %d: %08x\n",
1090 pll->pll_reg == _PCH_DPLL_B,
1091 state_string(state),
1092 crtc->pipe,
1093 val);
1094 }
d3ccbe86 1095 }
040484af 1096}
92b27b08
CW		 1097#define assert_pch_pll_enabled(d, p, c) assert_pch_pll(d, p, c, true)
1098#define assert_pch_pll_disabled(d, p, c) assert_pch_pll(d, p, c, false)
040484af
JB		 1099
1100static void assert_fdi_tx(struct drm_i915_private *dev_priv,
1101 enum pipe pipe, bool state)
1102{
1103 int reg;
1104 u32 val;
1105 bool cur_state;
1106
bf507ef7
ED		 1107 if (IS_HASWELL(dev_priv->dev)) {
1108 /* On Haswell, DDI is used instead of FDI_TX_CTL */
1109 reg = DDI_FUNC_CTL(pipe);
1110 val = I915_READ(reg);
1111 cur_state = !!(val & PIPE_DDI_FUNC_ENABLE);
1112 } else {
1113 reg = FDI_TX_CTL(pipe);
1114 val = I915_READ(reg);
1115 cur_state = !!(val & FDI_TX_ENABLE);
1116 }
040484af
JB		 1117 WARN(cur_state != state,
1118 "FDI TX state assertion failure (expected %s, current %s)\n",
1119 state_string(state), state_string(cur_state));
1120}
1121#define assert_fdi_tx_enabled(d, p) assert_fdi_tx(d, p, true)
1122#define assert_fdi_tx_disabled(d, p) assert_fdi_tx(d, p, false)
1123
1124static void assert_fdi_rx(struct drm_i915_private *dev_priv,
1125 enum pipe pipe, bool state)
1126{
1127 int reg;
1128 u32 val;
1129 bool cur_state;
1130
59c859d6
ED		 1131 if (IS_HASWELL(dev_priv->dev) && pipe > 0) {
1132 DRM_ERROR("Attempting to enable FDI_RX on Haswell pipe > 0\n");
1133 return;
1134 } else {
1135 reg = FDI_RX_CTL(pipe);
1136 val = I915_READ(reg);
1137 cur_state = !!(val & FDI_RX_ENABLE);
1138 }
040484af
JB		 1139 WARN(cur_state != state,
1140 "FDI RX state assertion failure (expected %s, current %s)\n",
1141 state_string(state), state_string(cur_state));
1142}
1143#define assert_fdi_rx_enabled(d, p) assert_fdi_rx(d, p, true)
1144#define assert_fdi_rx_disabled(d, p) assert_fdi_rx(d, p, false)
1145
1146static void assert_fdi_tx_pll_enabled(struct drm_i915_private *dev_priv,
1147 enum pipe pipe)
1148{
1149 int reg;
1150 u32 val;
1151
1152 /* ILK FDI PLL is always enabled */
1153 if (dev_priv->info->gen == 5)
1154 return;
1155
bf507ef7
ED		 1156 /* On Haswell, DDI ports are responsible for the FDI PLL setup */
1157 if (IS_HASWELL(dev_priv->dev))
1158 return;
1159
040484af
JB		 1160 reg = FDI_TX_CTL(pipe);
1161 val = I915_READ(reg);
1162 WARN(!(val & FDI_TX_PLL_ENABLE), "FDI TX PLL assertion failure, should be active but is disabled\n");
1163}
1164
1165static void assert_fdi_rx_pll_enabled(struct drm_i915_private *dev_priv,
1166 enum pipe pipe)
1167{
1168 int reg;
1169 u32 val;
1170
59c859d6
ED		 1171 if (IS_HASWELL(dev_priv->dev) && pipe > 0) {
1172 DRM_ERROR("Attempting to enable FDI on Haswell with pipe > 0\n");
1173 return;
1174 }
040484af
JB		 1175 reg = FDI_RX_CTL(pipe);
1176 val = I915_READ(reg);
1177 WARN(!(val & FDI_RX_PLL_ENABLE), "FDI RX PLL assertion failure, should be active but is disabled\n");
1178}
1179
ea0760cf
JB		 1180static void assert_panel_unlocked(struct drm_i915_private *dev_priv,
1181 enum pipe pipe)
1182{
1183 int pp_reg, lvds_reg;
1184 u32 val;
1185 enum pipe panel_pipe = PIPE_A;
0de3b485 1186 bool locked = true;
ea0760cf
JB		 1187
1188 if (HAS_PCH_SPLIT(dev_priv->dev)) {
1189 pp_reg = PCH_PP_CONTROL;
1190 lvds_reg = PCH_LVDS;
1191 } else {
1192 pp_reg = PP_CONTROL;
1193 lvds_reg = LVDS;
1194 }
1195
1196 val = I915_READ(pp_reg);
1197 if (!(val & PANEL_POWER_ON) ||
1198 ((val & PANEL_UNLOCK_REGS) == PANEL_UNLOCK_REGS))
1199 locked = false;
1200
1201 if (I915_READ(lvds_reg) & LVDS_PIPEB_SELECT)
1202 panel_pipe = PIPE_B;
1203
1204 WARN(panel_pipe == pipe && locked,
1205 "panel assertion failure, pipe %c regs locked\n",
9db4a9c7 1206 pipe_name(pipe));
ea0760cf
JB		 1207}
1208
b840d907
JB		 1209void assert_pipe(struct drm_i915_private *dev_priv,
1210 enum pipe pipe, bool state)
b24e7179
JB		 1211{
1212 int reg;
1213 u32 val;
63d7bbe9 1214 bool cur_state;
b24e7179 1215
8e636784
DV		 1216 /* if we need the pipe A quirk it must be always on */
1217 if (pipe == PIPE_A && dev_priv->quirks & QUIRK_PIPEA_FORCE)
1218 state = true;
1219
b24e7179
JB		 1220 reg = PIPECONF(pipe);
1221 val = I915_READ(reg);
63d7bbe9
JB		 1222 cur_state = !!(val & PIPECONF_ENABLE);
1223 WARN(cur_state != state,
1224 "pipe %c assertion failure (expected %s, current %s)\n",
9db4a9c7 1225 pipe_name(pipe), state_string(state), state_string(cur_state));
b24e7179
JB		 1226}
1227
931872fc
CW		 1228static void assert_plane(struct drm_i915_private *dev_priv,
1229 enum plane plane, bool state)
b24e7179
JB		 1230{
1231 int reg;
1232 u32 val;
931872fc 1233 bool cur_state;
b24e7179
JB		 1234
1235 reg = DSPCNTR(plane);
1236 val = I915_READ(reg);
931872fc
CW		 1237 cur_state = !!(val & DISPLAY_PLANE_ENABLE);
1238 WARN(cur_state != state,
1239 "plane %c assertion failure (expected %s, current %s)\n",
1240 plane_name(plane), state_string(state), state_string(cur_state));
b24e7179
JB		 1241}
1242
931872fc
CW		 1243#define assert_plane_enabled(d, p) assert_plane(d, p, true)
1244#define assert_plane_disabled(d, p) assert_plane(d, p, false)
1245
b24e7179
JB		 1246static void assert_planes_disabled(struct drm_i915_private *dev_priv,
1247 enum pipe pipe)
1248{
1249 int reg, i;
1250 u32 val;
1251 int cur_pipe;
1252
19ec1358 1253 /* Planes are fixed to pipes on ILK+ */
28c05794
AJ		 1254 if (HAS_PCH_SPLIT(dev_priv->dev)) {
1255 reg = DSPCNTR(pipe);
1256 val = I915_READ(reg);
1257 WARN((val & DISPLAY_PLANE_ENABLE),
1258 "plane %c assertion failure, should be disabled but not\n",
1259 plane_name(pipe));
19ec1358 1260 return;
28c05794 1261 }
19ec1358 1262
b24e7179
JB		 1263 /* Need to check both planes against the pipe */
1264 for (i = 0; i < 2; i++) {
1265 reg = DSPCNTR(i);
1266 val = I915_READ(reg);
1267 cur_pipe = (val & DISPPLANE_SEL_PIPE_MASK) >>
1268 DISPPLANE_SEL_PIPE_SHIFT;
1269 WARN((val & DISPLAY_PLANE_ENABLE) && pipe == cur_pipe,
9db4a9c7
JB		 1270 "plane %c assertion failure, should be off on pipe %c but is still active\n",
1271 plane_name(i), pipe_name(pipe));
b24e7179
JB		 1272 }
1273}
1274
92f2584a
JB		 1275static void assert_pch_refclk_enabled(struct drm_i915_private *dev_priv)
1276{
1277 u32 val;
1278 bool enabled;
1279
9d82aa17
ED		 1280 if (HAS_PCH_LPT(dev_priv->dev)) {
1281 DRM_DEBUG_DRIVER("LPT does not has PCH refclk, skipping check\n");
1282 return;
1283 }
1284
92f2584a
JB		 1285 val = I915_READ(PCH_DREF_CONTROL);
1286 enabled = !!(val & (DREF_SSC_SOURCE_MASK | DREF_NONSPREAD_SOURCE_MASK |
1287 DREF_SUPERSPREAD_SOURCE_MASK));
1288 WARN(!enabled, "PCH refclk assertion failure, should be active but is disabled\n");
1289}
1290
1291static void assert_transcoder_disabled(struct drm_i915_private *dev_priv,
1292 enum pipe pipe)
1293{
1294 int reg;
1295 u32 val;
1296 bool enabled;
1297
1298 reg = TRANSCONF(pipe);
1299 val = I915_READ(reg);
1300 enabled = !!(val & TRANS_ENABLE);
9db4a9c7
JB		 1301 WARN(enabled,
1302 "transcoder assertion failed, should be off on pipe %c but is still active\n",
1303 pipe_name(pipe));
92f2584a
JB		 1304}
1305
4e634389
KP		 1306static bool dp_pipe_enabled(struct drm_i915_private *dev_priv,
1307 enum pipe pipe, u32 port_sel, u32 val)
f0575e92
KP		 1308{
1309 if ((val & DP_PORT_EN) == 0)
1310 return false;
1311
1312 if (HAS_PCH_CPT(dev_priv->dev)) {
1313 u32 trans_dp_ctl_reg = TRANS_DP_CTL(pipe);
1314 u32 trans_dp_ctl = I915_READ(trans_dp_ctl_reg);
1315 if ((trans_dp_ctl & TRANS_DP_PORT_SEL_MASK) != port_sel)
1316 return false;
1317 } else {
1318 if ((val & DP_PIPE_MASK) != (pipe << 30))
1319 return false;
1320 }
1321 return true;
1322}
1323
1519b995
KP		 1324static bool hdmi_pipe_enabled(struct drm_i915_private *dev_priv,
1325 enum pipe pipe, u32 val)
1326{
1327 if ((val & PORT_ENABLE) == 0)
1328 return false;
1329
1330 if (HAS_PCH_CPT(dev_priv->dev)) {
1331 if ((val & PORT_TRANS_SEL_MASK) != PORT_TRANS_SEL_CPT(pipe))
1332 return false;
1333 } else {
1334 if ((val & TRANSCODER_MASK) != TRANSCODER(pipe))
1335 return false;
1336 }
1337 return true;
1338}
1339
1340static bool lvds_pipe_enabled(struct drm_i915_private *dev_priv,
1341 enum pipe pipe, u32 val)
1342{
1343 if ((val & LVDS_PORT_EN) == 0)
1344 return false;
1345
1346 if (HAS_PCH_CPT(dev_priv->dev)) {
1347 if ((val & PORT_TRANS_SEL_MASK) != PORT_TRANS_SEL_CPT(pipe))
1348 return false;
1349 } else {
1350 if ((val & LVDS_PIPE_MASK) != LVDS_PIPE(pipe))
1351 return false;
1352 }
1353 return true;
1354}
1355
1356static bool adpa_pipe_enabled(struct drm_i915_private *dev_priv,
1357 enum pipe pipe, u32 val)
1358{
1359 if ((val & ADPA_DAC_ENABLE) == 0)
1360 return false;
1361 if (HAS_PCH_CPT(dev_priv->dev)) {
1362 if ((val & PORT_TRANS_SEL_MASK) != PORT_TRANS_SEL_CPT(pipe))
1363 return false;
1364 } else {
1365 if ((val & ADPA_PIPE_SELECT_MASK) != ADPA_PIPE_SELECT(pipe))
1366 return false;
1367 }
1368 return true;
1369}
1370
291906f1 1371static void assert_pch_dp_disabled(struct drm_i915_private *dev_priv,
f0575e92 1372 enum pipe pipe, int reg, u32 port_sel)
291906f1 1373{
47a05eca 1374 u32 val = I915_READ(reg);
4e634389 1375 WARN(dp_pipe_enabled(dev_priv, pipe, port_sel, val),
291906f1 1376 "PCH DP (0x%08x) enabled on transcoder %c, should be disabled\n",
9db4a9c7 1377 reg, pipe_name(pipe));
de9a35ab
DV		 1378
1379 WARN(HAS_PCH_IBX(dev_priv->dev) && (val & SDVO_PIPE_B_SELECT),
1380 "IBX PCH dp port still using transcoder B\n");
291906f1
JB		 1381}
1382
1383static void assert_pch_hdmi_disabled(struct drm_i915_private *dev_priv,
1384 enum pipe pipe, int reg)
1385{
47a05eca 1386 u32 val = I915_READ(reg);
e9a851ed 1387 WARN(hdmi_pipe_enabled(dev_priv, pipe, val),
23c99e77 1388 "PCH HDMI (0x%08x) enabled on transcoder %c, should be disabled\n",
9db4a9c7 1389 reg, pipe_name(pipe));
de9a35ab
DV		 1390
1391 WARN(HAS_PCH_IBX(dev_priv->dev) && (val & SDVO_PIPE_B_SELECT),
1392 "IBX PCH hdmi port still using transcoder B\n");
291906f1
JB		 1393}
1394
1395static void assert_pch_ports_disabled(struct drm_i915_private *dev_priv,
1396 enum pipe pipe)
1397{
1398 int reg;
1399 u32 val;
291906f1 1400
f0575e92
KP		 1401 assert_pch_dp_disabled(dev_priv, pipe, PCH_DP_B, TRANS_DP_PORT_SEL_B);
1402 assert_pch_dp_disabled(dev_priv, pipe, PCH_DP_C, TRANS_DP_PORT_SEL_C);
1403 assert_pch_dp_disabled(dev_priv, pipe, PCH_DP_D, TRANS_DP_PORT_SEL_D);
291906f1
JB		 1404
1405 reg = PCH_ADPA;
1406 val = I915_READ(reg);
e9a851ed 1407 WARN(adpa_pipe_enabled(dev_priv, pipe, val),
291906f1 1408 "PCH VGA enabled on transcoder %c, should be disabled\n",
9db4a9c7 1409 pipe_name(pipe));
291906f1
JB		 1410
1411 reg = PCH_LVDS;
1412 val = I915_READ(reg);
e9a851ed 1413 WARN(lvds_pipe_enabled(dev_priv, pipe, val),
291906f1 1414 "PCH LVDS enabled on transcoder %c, should be disabled\n",
9db4a9c7 1415 pipe_name(pipe));
291906f1
JB		 1416
1417 assert_pch_hdmi_disabled(dev_priv, pipe, HDMIB);
1418 assert_pch_hdmi_disabled(dev_priv, pipe, HDMIC);
1419 assert_pch_hdmi_disabled(dev_priv, pipe, HDMID);
1420}
1421
63d7bbe9
JB		 1422/**
1423 * intel_enable_pll - enable a PLL
1424 * @dev_priv: i915 private structure
1425 * @pipe: pipe PLL to enable
1426 *
1427 * Enable @pipe's PLL so we can start pumping pixels from a plane. Check to
1428 * make sure the PLL reg is writable first though, since the panel write
1429 * protect mechanism may be enabled.
1430 *
1431 * Note! This is for pre-ILK only.
7434a255
TR		 1432 *
1433 * Unfortunately needed by dvo_ns2501 since the dvo depends on it running.
63d7bbe9 1434 */
a37b9b34 1435static void intel_enable_pll(struct drm_i915_private *dev_priv, enum pipe pipe)
63d7bbe9
JB		 1436{
1437 int reg;
1438 u32 val;
1439
1440 /* No really, not for ILK+ */
a0c4da24 1441 BUG_ON(!IS_VALLEYVIEW(dev_priv->dev) && dev_priv->info->gen >= 5);
63d7bbe9
JB		 1442
1443 /* PLL is protected by panel, make sure we can write it */
1444 if (IS_MOBILE(dev_priv->dev) && !IS_I830(dev_priv->dev))
1445 assert_panel_unlocked(dev_priv, pipe);
1446
1447 reg = DPLL(pipe);
1448 val = I915_READ(reg);
1449 val |= DPLL_VCO_ENABLE;
1450
1451 /* We do this three times for luck */
1452 I915_WRITE(reg, val);
1453 POSTING_READ(reg);
1454 udelay(150); /* wait for warmup */
1455 I915_WRITE(reg, val);
1456 POSTING_READ(reg);
1457 udelay(150); /* wait for warmup */
1458 I915_WRITE(reg, val);
1459 POSTING_READ(reg);
1460 udelay(150); /* wait for warmup */
1461}
1462
1463/**
1464 * intel_disable_pll - disable a PLL
1465 * @dev_priv: i915 private structure
1466 * @pipe: pipe PLL to disable
1467 *
1468 * Disable the PLL for @pipe, making sure the pipe is off first.
1469 *
1470 * Note! This is for pre-ILK only.
1471 */
1472static void intel_disable_pll(struct drm_i915_private *dev_priv, enum pipe pipe)
1473{
1474 int reg;
1475 u32 val;
1476
1477 /* Don't disable pipe A or pipe A PLLs if needed */
1478 if (pipe == PIPE_A && (dev_priv->quirks & QUIRK_PIPEA_FORCE))
1479 return;
1480
1481 /* Make sure the pipe isn't still relying on us */
1482 assert_pipe_disabled(dev_priv, pipe);
1483
1484 reg = DPLL(pipe);
1485 val = I915_READ(reg);
1486 val &= ~DPLL_VCO_ENABLE;
1487 I915_WRITE(reg, val);
1488 POSTING_READ(reg);
1489}
1490
a416edef
ED		 1491/* SBI access */
1492static void
1493intel_sbi_write(struct drm_i915_private *dev_priv, u16 reg, u32 value)
1494{
1495 unsigned long flags;
1496
1497 spin_lock_irqsave(&dev_priv->dpio_lock, flags);
39fb50f6 1498 if (wait_for((I915_READ(SBI_CTL_STAT) & SBI_BUSY) == 0,
a416edef
ED		 1499 100)) {
1500 DRM_ERROR("timeout waiting for SBI to become ready\n");
1501 goto out_unlock;
1502 }
1503
1504 I915_WRITE(SBI_ADDR,
1505 (reg << 16));
1506 I915_WRITE(SBI_DATA,
1507 value);
1508 I915_WRITE(SBI_CTL_STAT,
1509 SBI_BUSY |
1510 SBI_CTL_OP_CRWR);
1511
39fb50f6 1512 if (wait_for((I915_READ(SBI_CTL_STAT) & (SBI_BUSY | SBI_RESPONSE_FAIL)) == 0,
a416edef
ED		 1513 100)) {
1514 DRM_ERROR("timeout waiting for SBI to complete write transaction\n");
1515 goto out_unlock;
1516 }
1517
1518out_unlock:
1519 spin_unlock_irqrestore(&dev_priv->dpio_lock, flags);
1520}
1521
1522static u32
1523intel_sbi_read(struct drm_i915_private *dev_priv, u16 reg)
1524{
1525 unsigned long flags;
39fb50f6 1526 u32 value = 0;
a416edef
ED		 1527
1528 spin_lock_irqsave(&dev_priv->dpio_lock, flags);
39fb50f6 1529 if (wait_for((I915_READ(SBI_CTL_STAT) & SBI_BUSY) == 0,
a416edef
ED		 1530 100)) {
1531 DRM_ERROR("timeout waiting for SBI to become ready\n");
1532 goto out_unlock;
1533 }
1534
1535 I915_WRITE(SBI_ADDR,
1536 (reg << 16));
1537 I915_WRITE(SBI_CTL_STAT,
1538 SBI_BUSY |
1539 SBI_CTL_OP_CRRD);
1540
39fb50f6 1541 if (wait_for((I915_READ(SBI_CTL_STAT) & (SBI_BUSY | SBI_RESPONSE_FAIL)) == 0,
a416edef
ED		 1542 100)) {
1543 DRM_ERROR("timeout waiting for SBI to complete read transaction\n");
1544 goto out_unlock;
1545 }
1546
1547 value = I915_READ(SBI_DATA);
1548
1549out_unlock:
1550 spin_unlock_irqrestore(&dev_priv->dpio_lock, flags);
1551 return value;
1552}
1553
92f2584a
JB		 1554/**
1555 * intel_enable_pch_pll - enable PCH PLL
1556 * @dev_priv: i915 private structure
1557 * @pipe: pipe PLL to enable
1558 *
1559 * The PCH PLL needs to be enabled before the PCH transcoder, since it
1560 * drives the transcoder clock.
1561 */
ee7b9f93 1562static void intel_enable_pch_pll(struct intel_crtc *intel_crtc)
92f2584a 1563{
ee7b9f93 1564 struct drm_i915_private *dev_priv = intel_crtc->base.dev->dev_private;
48da64a8 1565 struct intel_pch_pll *pll;
92f2584a
JB		 1566 int reg;
1567 u32 val;
1568
48da64a8 1569 /* PCH PLLs only available on ILK, SNB and IVB */
92f2584a 1570 BUG_ON(dev_priv->info->gen < 5);
48da64a8
CW		 1571 pll = intel_crtc->pch_pll;
1572 if (pll == NULL)
1573 return;
1574
1575 if (WARN_ON(pll->refcount == 0))
1576 return;
ee7b9f93
JB		 1577
1578 DRM_DEBUG_KMS("enable PCH PLL %x (active %d, on? %d)for crtc %d\n",
1579 pll->pll_reg, pll->active, pll->on,
1580 intel_crtc->base.base.id);
92f2584a
JB		 1581
1582 /* PCH refclock must be enabled first */
1583 assert_pch_refclk_enabled(dev_priv);
1584
ee7b9f93 1585 if (pll->active++ && pll->on) {
92b27b08 1586 assert_pch_pll_enabled(dev_priv, pll, NULL);
ee7b9f93
JB		 1587 return;
1588 }
1589
1590 DRM_DEBUG_KMS("enabling PCH PLL %x\n", pll->pll_reg);
1591
1592 reg = pll->pll_reg;
92f2584a
JB		 1593 val = I915_READ(reg);
1594 val |= DPLL_VCO_ENABLE;
1595 I915_WRITE(reg, val);
1596 POSTING_READ(reg);
1597 udelay(200);
ee7b9f93
JB		 1598
1599 pll->on = true;
92f2584a
JB		 1600}
1601
ee7b9f93 1602static void intel_disable_pch_pll(struct intel_crtc *intel_crtc)
92f2584a 1603{
ee7b9f93
JB		 1604 struct drm_i915_private *dev_priv = intel_crtc->base.dev->dev_private;
1605 struct intel_pch_pll *pll = intel_crtc->pch_pll;
92f2584a 1606 int reg;
ee7b9f93 1607 u32 val;
4c609cb8 1608
92f2584a
JB		 1609 /* PCH only available on ILK+ */
1610 BUG_ON(dev_priv->info->gen < 5);
ee7b9f93
JB		 1611 if (pll == NULL)
1612 return;
92f2584a 1613
48da64a8
CW		 1614 if (WARN_ON(pll->refcount == 0))
1615 return;
7a419866 1616
ee7b9f93
JB		 1617 DRM_DEBUG_KMS("disable PCH PLL %x (active %d, on? %d) for crtc %d\n",
1618 pll->pll_reg, pll->active, pll->on,
1619 intel_crtc->base.base.id);
7a419866 1620
48da64a8 1621 if (WARN_ON(pll->active == 0)) {
92b27b08 1622 assert_pch_pll_disabled(dev_priv, pll, NULL);
48da64a8
CW		 1623 return;
1624 }
1625
ee7b9f93 1626 if (--pll->active) {
92b27b08 1627 assert_pch_pll_enabled(dev_priv, pll, NULL);
7a419866 1628 return;
ee7b9f93
JB		 1629 }
1630
1631 DRM_DEBUG_KMS("disabling PCH PLL %x\n", pll->pll_reg);
1632
1633 /* Make sure transcoder isn't still depending on us */
1634 assert_transcoder_disabled(dev_priv, intel_crtc->pipe);
7a419866 1635
ee7b9f93 1636 reg = pll->pll_reg;
92f2584a
JB		 1637 val = I915_READ(reg);
1638 val &= ~DPLL_VCO_ENABLE;
1639 I915_WRITE(reg, val);
1640 POSTING_READ(reg);
1641 udelay(200);
ee7b9f93
JB		 1642
1643 pll->on = false;
92f2584a
JB		 1644}
1645
040484af
JB		 1646static void intel_enable_transcoder(struct drm_i915_private *dev_priv,
1647 enum pipe pipe)
1648{
1649 int reg;
5f7f726d 1650 u32 val, pipeconf_val;
7c26e5c6 1651 struct drm_crtc *crtc = dev_priv->pipe_to_crtc_mapping[pipe];
040484af
JB		 1652
1653 /* PCH only available on ILK+ */
1654 BUG_ON(dev_priv->info->gen < 5);
1655
1656 /* Make sure PCH DPLL is enabled */
92b27b08
CW		 1657 assert_pch_pll_enabled(dev_priv,
1658 to_intel_crtc(crtc)->pch_pll,
1659 to_intel_crtc(crtc));
040484af
JB		 1660
1661 /* FDI must be feeding us bits for PCH ports */
1662 assert_fdi_tx_enabled(dev_priv, pipe);
1663 assert_fdi_rx_enabled(dev_priv, pipe);
1664
59c859d6
ED		 1665 if (IS_HASWELL(dev_priv->dev) && pipe > 0) {
1666 DRM_ERROR("Attempting to enable transcoder on Haswell with pipe > 0\n");
1667 return;
1668 }
040484af
JB		 1669 reg = TRANSCONF(pipe);
1670 val = I915_READ(reg);
5f7f726d 1671 pipeconf_val = I915_READ(PIPECONF(pipe));
e9bcff5c
JB		 1672
1673 if (HAS_PCH_IBX(dev_priv->dev)) {
1674 /*
1675 * make the BPC in transcoder be consistent with
1676 * that in pipeconf reg.
1677 */
1678 val &= ~PIPE_BPC_MASK;
5f7f726d 1679 val |= pipeconf_val & PIPE_BPC_MASK;
e9bcff5c 1680 }
5f7f726d
PZ		 1681
1682 val &= ~TRANS_INTERLACE_MASK;
1683 if ((pipeconf_val & PIPECONF_INTERLACE_MASK) == PIPECONF_INTERLACED_ILK)
7c26e5c6
PZ		 1684 if (HAS_PCH_IBX(dev_priv->dev) &&
1685 intel_pipe_has_type(crtc, INTEL_OUTPUT_SDVO))
1686 val |= TRANS_LEGACY_INTERLACED_ILK;
1687 else
1688 val |= TRANS_INTERLACED;
5f7f726d
PZ		 1689 else
1690 val |= TRANS_PROGRESSIVE;
1691
040484af
JB		 1692 I915_WRITE(reg, val | TRANS_ENABLE);
1693 if (wait_for(I915_READ(reg) & TRANS_STATE_ENABLE, 100))
1694 DRM_ERROR("failed to enable transcoder %d\n", pipe);
1695}
1696
1697static void intel_disable_transcoder(struct drm_i915_private *dev_priv,
1698 enum pipe pipe)
1699{
1700 int reg;
1701 u32 val;
1702
1703 /* FDI relies on the transcoder */
1704 assert_fdi_tx_disabled(dev_priv, pipe);
1705 assert_fdi_rx_disabled(dev_priv, pipe);
1706
291906f1
JB		 1707 /* Ports must be off as well */
1708 assert_pch_ports_disabled(dev_priv, pipe);
1709
040484af
JB		 1710 reg = TRANSCONF(pipe);
1711 val = I915_READ(reg);
1712 val &= ~TRANS_ENABLE;
1713 I915_WRITE(reg, val);
1714 /* wait for PCH transcoder off, transcoder state */
1715 if (wait_for((I915_READ(reg) & TRANS_STATE_ENABLE) == 0, 50))
4c9c18c2 1716 DRM_ERROR("failed to disable transcoder %d\n", pipe);
040484af
JB		 1717}
1718
b24e7179 1719/**
309cfea8 1720 * intel_enable_pipe - enable a pipe, asserting requirements
b24e7179
JB		 1721 * @dev_priv: i915 private structure
1722 * @pipe: pipe to enable
040484af 1723 * @pch_port: on ILK+, is this pipe driving a PCH port or not
b24e7179
JB		 1724 *
1725 * Enable @pipe, making sure that various hardware specific requirements
1726 * are met, if applicable, e.g. PLL enabled, LVDS pairs enabled, etc.
1727 *
1728 * @pipe should be %PIPE_A or %PIPE_B.
1729 *
1730 * Will wait until the pipe is actually running (i.e. first vblank) before
1731 * returning.
1732 */
040484af
JB		 1733static void intel_enable_pipe(struct drm_i915_private *dev_priv, enum pipe pipe,
1734 bool pch_port)
b24e7179
JB		 1735{
1736 int reg;
1737 u32 val;
1738
1739 /*
1740 * A pipe without a PLL won't actually be able to drive bits from
1741 * a plane. On ILK+ the pipe PLLs are integrated, so we don't
1742 * need the check.
1743 */
1744 if (!HAS_PCH_SPLIT(dev_priv->dev))
1745 assert_pll_enabled(dev_priv, pipe);
040484af
JB		 1746 else {
1747 if (pch_port) {
1748 /* if driving the PCH, we need FDI enabled */
1749 assert_fdi_rx_pll_enabled(dev_priv, pipe);
1750 assert_fdi_tx_pll_enabled(dev_priv, pipe);
1751 }
1752 /* FIXME: assert CPU port conditions for SNB+ */
1753 }
b24e7179
JB		 1754
1755 reg = PIPECONF(pipe);
1756 val = I915_READ(reg);
00d70b15
CW		 1757 if (val & PIPECONF_ENABLE)
1758 return;
1759
1760 I915_WRITE(reg, val | PIPECONF_ENABLE);
b24e7179
JB		 1761 intel_wait_for_vblank(dev_priv->dev, pipe);
1762}
1763
1764/**
309cfea8 1765 * intel_disable_pipe - disable a pipe, asserting requirements
b24e7179
JB		 1766 * @dev_priv: i915 private structure
1767 * @pipe: pipe to disable
1768 *
1769 * Disable @pipe, making sure that various hardware specific requirements
1770 * are met, if applicable, e.g. plane disabled, panel fitter off, etc.
1771 *
1772 * @pipe should be %PIPE_A or %PIPE_B.
1773 *
1774 * Will wait until the pipe has shut down before returning.
1775 */
1776static void intel_disable_pipe(struct drm_i915_private *dev_priv,
1777 enum pipe pipe)
1778{
1779 int reg;
1780 u32 val;
1781
1782 /*
1783 * Make sure planes won't keep trying to pump pixels to us,
1784 * or we might hang the display.
1785 */
1786 assert_planes_disabled(dev_priv, pipe);
1787
1788 /* Don't disable pipe A or pipe A PLLs if needed */
1789 if (pipe == PIPE_A && (dev_priv->quirks & QUIRK_PIPEA_FORCE))
1790 return;
1791
1792 reg = PIPECONF(pipe);
1793 val = I915_READ(reg);
00d70b15
CW		 1794 if ((val & PIPECONF_ENABLE) == 0)
1795 return;
1796
1797 I915_WRITE(reg, val & ~PIPECONF_ENABLE);
b24e7179
JB		 1798 intel_wait_for_pipe_off(dev_priv->dev, pipe);
1799}
1800
d74362c9
KP		 1801/*
1802 * Plane regs are double buffered, going from enabled->disabled needs a
1803 * trigger in order to latch. The display address reg provides this.
1804 */
6f1d69b0 1805void intel_flush_display_plane(struct drm_i915_private *dev_priv,
d74362c9
KP		 1806 enum plane plane)
1807{
1808 I915_WRITE(DSPADDR(plane), I915_READ(DSPADDR(plane)));
1809 I915_WRITE(DSPSURF(plane), I915_READ(DSPSURF(plane)));
1810}
1811
b24e7179
JB		 1812/**
1813 * intel_enable_plane - enable a display plane on a given pipe
1814 * @dev_priv: i915 private structure
1815 * @plane: plane to enable
1816 * @pipe: pipe being fed
1817 *
1818 * Enable @plane on @pipe, making sure that @pipe is running first.
1819 */
1820static void intel_enable_plane(struct drm_i915_private *dev_priv,
1821 enum plane plane, enum pipe pipe)
1822{
1823 int reg;
1824 u32 val;
1825
1826 /* If the pipe isn't enabled, we can't pump pixels and may hang */
1827 assert_pipe_enabled(dev_priv, pipe);
1828
1829 reg = DSPCNTR(plane);
1830 val = I915_READ(reg);
00d70b15
CW		 1831 if (val & DISPLAY_PLANE_ENABLE)
1832 return;
1833
1834 I915_WRITE(reg, val | DISPLAY_PLANE_ENABLE);
d74362c9 1835 intel_flush_display_plane(dev_priv, plane);
b24e7179
JB		 1836 intel_wait_for_vblank(dev_priv->dev, pipe);
1837}
1838
b24e7179
JB		 1839/**
1840 * intel_disable_plane - disable a display plane
1841 * @dev_priv: i915 private structure
1842 * @plane: plane to disable
1843 * @pipe: pipe consuming the data
1844 *
1845 * Disable @plane; should be an independent operation.
1846 */
1847static void intel_disable_plane(struct drm_i915_private *dev_priv,
1848 enum plane plane, enum pipe pipe)
1849{
1850 int reg;
1851 u32 val;
1852
1853 reg = DSPCNTR(plane);
1854 val = I915_READ(reg);
00d70b15
CW		 1855 if ((val & DISPLAY_PLANE_ENABLE) == 0)
1856 return;
1857
1858 I915_WRITE(reg, val & ~DISPLAY_PLANE_ENABLE);
b24e7179
JB		 1859 intel_flush_display_plane(dev_priv, plane);
1860 intel_wait_for_vblank(dev_priv->dev, pipe);
1861}
1862
47a05eca 1863static void disable_pch_dp(struct drm_i915_private *dev_priv,
f0575e92 1864 enum pipe pipe, int reg, u32 port_sel)
47a05eca
JB		 1865{
1866 u32 val = I915_READ(reg);
4e634389 1867 if (dp_pipe_enabled(dev_priv, pipe, port_sel, val)) {
f0575e92 1868 DRM_DEBUG_KMS("Disabling pch dp %x on pipe %d\n", reg, pipe);
47a05eca 1869 I915_WRITE(reg, val & ~DP_PORT_EN);
f0575e92 1870 }
47a05eca
JB		 1871}
1872
1873static void disable_pch_hdmi(struct drm_i915_private *dev_priv,
1874 enum pipe pipe, int reg)
1875{
1876 u32 val = I915_READ(reg);
e9a851ed 1877 if (hdmi_pipe_enabled(dev_priv, pipe, val)) {
f0575e92
KP		 1878 DRM_DEBUG_KMS("Disabling pch HDMI %x on pipe %d\n",
1879 reg, pipe);
47a05eca 1880 I915_WRITE(reg, val & ~PORT_ENABLE);
f0575e92 1881 }
47a05eca
JB		 1882}
1883
1884/* Disable any ports connected to this transcoder */
1885static void intel_disable_pch_ports(struct drm_i915_private *dev_priv,
1886 enum pipe pipe)
1887{
1888 u32 reg, val;
1889
1890 val = I915_READ(PCH_PP_CONTROL);
1891 I915_WRITE(PCH_PP_CONTROL, val | PANEL_UNLOCK_REGS);
1892
f0575e92
KP		 1893 disable_pch_dp(dev_priv, pipe, PCH_DP_B, TRANS_DP_PORT_SEL_B);
1894 disable_pch_dp(dev_priv, pipe, PCH_DP_C, TRANS_DP_PORT_SEL_C);
1895 disable_pch_dp(dev_priv, pipe, PCH_DP_D, TRANS_DP_PORT_SEL_D);
47a05eca
JB		 1896
1897 reg = PCH_ADPA;
1898 val = I915_READ(reg);
e9a851ed 1899 if (adpa_pipe_enabled(dev_priv, pipe, val))
47a05eca
JB		 1900 I915_WRITE(reg, val & ~ADPA_DAC_ENABLE);
1901
1902 reg = PCH_LVDS;
1903 val = I915_READ(reg);
e9a851ed 1904 if (lvds_pipe_enabled(dev_priv, pipe, val)) {
1519b995 1905 DRM_DEBUG_KMS("disable lvds on pipe %d val 0x%08x\n", pipe, val);
47a05eca
JB		 1906 I915_WRITE(reg, val & ~LVDS_PORT_EN);
1907 POSTING_READ(reg);
1908 udelay(100);
1909 }
1910
1911 disable_pch_hdmi(dev_priv, pipe, HDMIB);
1912 disable_pch_hdmi(dev_priv, pipe, HDMIC);
1913 disable_pch_hdmi(dev_priv, pipe, HDMID);
1914}
1915
127bd2ac 1916int
48b956c5 1917intel_pin_and_fence_fb_obj(struct drm_device *dev,
05394f39 1918 struct drm_i915_gem_object *obj,
919926ae 1919 struct intel_ring_buffer *pipelined)
6b95a207 1920{
ce453d81 1921 struct drm_i915_private *dev_priv = dev->dev_private;
6b95a207
KH		 1922 u32 alignment;
1923 int ret;
1924
05394f39 1925 switch (obj->tiling_mode) {
6b95a207 1926 case I915_TILING_NONE:
534843da
CW		 1927 if (IS_BROADWATER(dev) || IS_CRESTLINE(dev))
1928 alignment = 128 * 1024;
a6c45cf0 1929 else if (INTEL_INFO(dev)->gen >= 4)
534843da
CW		 1930 alignment = 4 * 1024;
1931 else
1932 alignment = 64 * 1024;
6b95a207
KH		 1933 break;
1934 case I915_TILING_X:
1935 /* pin() will align the object as required by fence */
1936 alignment = 0;
1937 break;
1938 case I915_TILING_Y:
1939 /* FIXME: Is this true? */
1940 DRM_ERROR("Y tiled not allowed for scan out buffers\n");
1941 return -EINVAL;
1942 default:
1943 BUG();
1944 }
1945
ce453d81 1946 dev_priv->mm.interruptible = false;
2da3b9b9 1947 ret = i915_gem_object_pin_to_display_plane(obj, alignment, pipelined);
48b956c5 1948 if (ret)
ce453d81 1949 goto err_interruptible;
6b95a207
KH		 1950
1951 /* Install a fence for tiled scan-out. Pre-i965 always needs a
1952 * fence, whereas 965+ only requires a fence if using
1953 * framebuffer compression. For simplicity, we always install
1954 * a fence as the cost is not that onerous.
1955 */
06d98131 1956 ret = i915_gem_object_get_fence(obj);
9a5a53b3
CW		 1957 if (ret)
1958 goto err_unpin;
1690e1eb 1959
9a5a53b3 1960 i915_gem_object_pin_fence(obj);
6b95a207 1961
ce453d81 1962 dev_priv->mm.interruptible = true;
6b95a207 1963 return 0;
48b956c5
CW		 1964
1965err_unpin:
1966 i915_gem_object_unpin(obj);
ce453d81
CW		 1967err_interruptible:
1968 dev_priv->mm.interruptible = true;
48b956c5 1969 return ret;
6b95a207
KH		 1970}
1971
1690e1eb
CW		 1972void intel_unpin_fb_obj(struct drm_i915_gem_object *obj)
1973{
1974 i915_gem_object_unpin_fence(obj);
1975 i915_gem_object_unpin(obj);
1976}
1977
c2c75131
DV		 1978/* Computes the linear offset to the base tile and adjusts x, y. bytes per pixel
1979 * is assumed to be a power-of-two. */
1980static unsigned long gen4_compute_dspaddr_offset_xtiled(int *x, int *y,
1981 unsigned int bpp,
1982 unsigned int pitch)
1983{
1984 int tile_rows, tiles;
1985
1986 tile_rows = *y / 8;
1987 *y %= 8;
1988 tiles = *x / (512/bpp);
1989 *x %= 512/bpp;
1990
1991 return tile_rows * pitch * 8 + tiles * 4096;
1992}
1993
17638cd6
JB		 1994static int i9xx_update_plane(struct drm_crtc *crtc, struct drm_framebuffer *fb,
1995 int x, int y)
81255565
JB		 1996{
1997 struct drm_device *dev = crtc->dev;
1998 struct drm_i915_private *dev_priv = dev->dev_private;
1999 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2000 struct intel_framebuffer *intel_fb;
05394f39 2001 struct drm_i915_gem_object *obj;
81255565 2002 int plane = intel_crtc->plane;
e506a0c6 2003 unsigned long linear_offset;
81255565 2004 u32 dspcntr;
5eddb70b 2005 u32 reg;
81255565
JB		 2006
2007 switch (plane) {
2008 case 0:
2009 case 1:
2010 break;
2011 default:
2012 DRM_ERROR("Can't update plane %d in SAREA\n", plane);
2013 return -EINVAL;
2014 }
2015
2016 intel_fb = to_intel_framebuffer(fb);
2017 obj = intel_fb->obj;
81255565 2018
5eddb70b
CW		 2019 reg = DSPCNTR(plane);
2020 dspcntr = I915_READ(reg);
81255565
JB		 2021 /* Mask out pixel format bits in case we change it */
2022 dspcntr &= ~DISPPLANE_PIXFORMAT_MASK;
2023 switch (fb->bits_per_pixel) {
2024 case 8:
2025 dspcntr |= DISPPLANE_8BPP;
2026 break;
2027 case 16:
2028 if (fb->depth == 15)
2029 dspcntr |= DISPPLANE_15_16BPP;
2030 else
2031 dspcntr |= DISPPLANE_16BPP;
2032 break;
2033 case 24:
2034 case 32:
2035 dspcntr |= DISPPLANE_32BPP_NO_ALPHA;
2036 break;
2037 default:
17638cd6 2038 DRM_ERROR("Unknown color depth %d\n", fb->bits_per_pixel);
81255565
JB		 2039 return -EINVAL;
2040 }
a6c45cf0 2041 if (INTEL_INFO(dev)->gen >= 4) {
05394f39 2042 if (obj->tiling_mode != I915_TILING_NONE)
81255565
JB		 2043 dspcntr |= DISPPLANE_TILED;
2044 else
2045 dspcntr &= ~DISPPLANE_TILED;
2046 }
2047
5eddb70b 2048 I915_WRITE(reg, dspcntr);
81255565 2049
e506a0c6 2050 linear_offset = y * fb->pitches[0] + x * (fb->bits_per_pixel / 8);
81255565 2051
c2c75131
DV		 2052 if (INTEL_INFO(dev)->gen >= 4) {
2053 intel_crtc->dspaddr_offset =
2054 gen4_compute_dspaddr_offset_xtiled(&x, &y,
2055 fb->bits_per_pixel / 8,
2056 fb->pitches[0]);
2057 linear_offset -= intel_crtc->dspaddr_offset;
2058 } else {
e506a0c6 2059 intel_crtc->dspaddr_offset = linear_offset;
c2c75131 2060 }
e506a0c6
DV		 2061
2062 DRM_DEBUG_KMS("Writing base %08X %08lX %d %d %d\n",
2063 obj->gtt_offset, linear_offset, x, y, fb->pitches[0]);
01f2c773 2064 I915_WRITE(DSPSTRIDE(plane), fb->pitches[0]);
a6c45cf0 2065 if (INTEL_INFO(dev)->gen >= 4) {
c2c75131
DV		 2066 I915_MODIFY_DISPBASE(DSPSURF(plane),
2067 obj->gtt_offset + intel_crtc->dspaddr_offset);
5eddb70b 2068 I915_WRITE(DSPTILEOFF(plane), (y << 16) | x);
e506a0c6 2069 I915_WRITE(DSPLINOFF(plane), linear_offset);
5eddb70b 2070 } else
e506a0c6 2071 I915_WRITE(DSPADDR(plane), obj->gtt_offset + linear_offset);
5eddb70b 2072 POSTING_READ(reg);
81255565 2073
17638cd6
JB		 2074 return 0;
2075}
2076
2077static int ironlake_update_plane(struct drm_crtc *crtc,
2078 struct drm_framebuffer *fb, int x, int y)
2079{
2080 struct drm_device *dev = crtc->dev;
2081 struct drm_i915_private *dev_priv = dev->dev_private;
2082 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2083 struct intel_framebuffer *intel_fb;
2084 struct drm_i915_gem_object *obj;
2085 int plane = intel_crtc->plane;
e506a0c6 2086 unsigned long linear_offset;
17638cd6
JB		 2087 u32 dspcntr;
2088 u32 reg;
2089
2090 switch (plane) {
2091 case 0:
2092 case 1:
27f8227b 2093 case 2:
17638cd6
JB		 2094 break;
2095 default:
2096 DRM_ERROR("Can't update plane %d in SAREA\n", plane);
2097 return -EINVAL;
2098 }
2099
2100 intel_fb = to_intel_framebuffer(fb);
2101 obj = intel_fb->obj;
2102
2103 reg = DSPCNTR(plane);
2104 dspcntr = I915_READ(reg);
2105 /* Mask out pixel format bits in case we change it */
2106 dspcntr &= ~DISPPLANE_PIXFORMAT_MASK;
2107 switch (fb->bits_per_pixel) {
2108 case 8:
2109 dspcntr |= DISPPLANE_8BPP;
2110 break;
2111 case 16:
2112 if (fb->depth != 16)
2113 return -EINVAL;
2114
2115 dspcntr |= DISPPLANE_16BPP;
2116 break;
2117 case 24:
2118 case 32:
2119 if (fb->depth == 24)
2120 dspcntr |= DISPPLANE_32BPP_NO_ALPHA;
2121 else if (fb->depth == 30)
2122 dspcntr |= DISPPLANE_32BPP_30BIT_NO_ALPHA;
2123 else
2124 return -EINVAL;
2125 break;
2126 default:
2127 DRM_ERROR("Unknown color depth %d\n", fb->bits_per_pixel);
2128 return -EINVAL;
2129 }
2130
2131 if (obj->tiling_mode != I915_TILING_NONE)
2132 dspcntr |= DISPPLANE_TILED;
2133 else
2134 dspcntr &= ~DISPPLANE_TILED;
2135
2136 /* must disable */
2137 dspcntr |= DISPPLANE_TRICKLE_FEED_DISABLE;
2138
2139 I915_WRITE(reg, dspcntr);
2140
e506a0c6 2141 linear_offset = y * fb->pitches[0] + x * (fb->bits_per_pixel / 8);
c2c75131
DV		 2142 intel_crtc->dspaddr_offset =
2143 gen4_compute_dspaddr_offset_xtiled(&x, &y,
2144 fb->bits_per_pixel / 8,
2145 fb->pitches[0]);
2146 linear_offset -= intel_crtc->dspaddr_offset;
17638cd6 2147
e506a0c6
DV		 2148 DRM_DEBUG_KMS("Writing base %08X %08lX %d %d %d\n",
2149 obj->gtt_offset, linear_offset, x, y, fb->pitches[0]);
01f2c773 2150 I915_WRITE(DSPSTRIDE(plane), fb->pitches[0]);
c2c75131
DV		 2151 I915_MODIFY_DISPBASE(DSPSURF(plane),
2152 obj->gtt_offset + intel_crtc->dspaddr_offset);
17638cd6 2153 I915_WRITE(DSPTILEOFF(plane), (y << 16) | x);
e506a0c6 2154 I915_WRITE(DSPLINOFF(plane), linear_offset);
17638cd6
JB		 2155 POSTING_READ(reg);
2156
2157 return 0;
2158}
2159
2160/* Assume fb object is pinned & idle & fenced and just update base pointers */
2161static int
2162intel_pipe_set_base_atomic(struct drm_crtc *crtc, struct drm_framebuffer *fb,
2163 int x, int y, enum mode_set_atomic state)
2164{
2165 struct drm_device *dev = crtc->dev;
2166 struct drm_i915_private *dev_priv = dev->dev_private;
17638cd6 2167
6b8e6ed0
CW		 2168 if (dev_priv->display.disable_fbc)
2169 dev_priv->display.disable_fbc(dev);
3dec0095 2170 intel_increase_pllclock(crtc);
81255565 2171
6b8e6ed0 2172 return dev_priv->display.update_plane(crtc, fb, x, y);
81255565
JB		 2173}
2174
14667a4b
CW		 2175static int
2176intel_finish_fb(struct drm_framebuffer *old_fb)
2177{
2178 struct drm_i915_gem_object *obj = to_intel_framebuffer(old_fb)->obj;
2179 struct drm_i915_private *dev_priv = obj->base.dev->dev_private;
2180 bool was_interruptible = dev_priv->mm.interruptible;
2181 int ret;
2182
2183 wait_event(dev_priv->pending_flip_queue,
2184 atomic_read(&dev_priv->mm.wedged) ||
2185 atomic_read(&obj->pending_flip) == 0);
2186
2187 /* Big Hammer, we also need to ensure that any pending
2188 * MI_WAIT_FOR_EVENT inside a user batch buffer on the
2189 * current scanout is retired before unpinning the old
2190 * framebuffer.
2191 *
2192 * This should only fail upon a hung GPU, in which case we
2193 * can safely continue.
2194 */
2195 dev_priv->mm.interruptible = false;
2196 ret = i915_gem_object_finish_gpu(obj);
2197 dev_priv->mm.interruptible = was_interruptible;
2198
2199 return ret;
2200}
2201
5c3b82e2 2202static int
3c4fdcfb
KH		 2203intel_pipe_set_base(struct drm_crtc *crtc, int x, int y,
2204 struct drm_framebuffer *old_fb)
79e53945
JB		 2205{
2206 struct drm_device *dev = crtc->dev;
6b8e6ed0 2207 struct drm_i915_private *dev_priv = dev->dev_private;
79e53945
JB		 2208 struct drm_i915_master_private *master_priv;
2209 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
5c3b82e2 2210 int ret;
79e53945
JB		 2211
2212 /* no fb bound */
2213 if (!crtc->fb) {
a5071c2f 2214 DRM_ERROR("No FB bound\n");
5c3b82e2
CW		 2215 return 0;
2216 }
2217
5826eca5
ED		 2218 if(intel_crtc->plane > dev_priv->num_pipe) {
2219 DRM_ERROR("no plane for crtc: plane %d, num_pipes %d\n",
2220 intel_crtc->plane,
2221 dev_priv->num_pipe);
5c3b82e2 2222 return -EINVAL;
79e53945
JB		 2223 }
2224
5c3b82e2 2225 mutex_lock(&dev->struct_mutex);
265db958
CW		 2226 ret = intel_pin_and_fence_fb_obj(dev,
2227 to_intel_framebuffer(crtc->fb)->obj,
919926ae 2228 NULL);
5c3b82e2
CW		 2229 if (ret != 0) {
2230 mutex_unlock(&dev->struct_mutex);
a5071c2f 2231 DRM_ERROR("pin & fence failed\n");
5c3b82e2
CW		 2232 return ret;
2233 }
79e53945 2234
14667a4b
CW		 2235 if (old_fb)
2236 intel_finish_fb(old_fb);
265db958 2237
6b8e6ed0 2238 ret = dev_priv->display.update_plane(crtc, crtc->fb, x, y);
4e6cfefc 2239 if (ret) {
1690e1eb 2240 intel_unpin_fb_obj(to_intel_framebuffer(crtc->fb)->obj);
5c3b82e2 2241 mutex_unlock(&dev->struct_mutex);
a5071c2f 2242 DRM_ERROR("failed to update base address\n");
4e6cfefc 2243 return ret;
79e53945 2244 }
3c4fdcfb 2245
b7f1de28
CW		 2246 if (old_fb) {
2247 intel_wait_for_vblank(dev, intel_crtc->pipe);
1690e1eb 2248 intel_unpin_fb_obj(to_intel_framebuffer(old_fb)->obj);
b7f1de28 2249 }
652c393a 2250
6b8e6ed0 2251 intel_update_fbc(dev);
5c3b82e2 2252 mutex_unlock(&dev->struct_mutex);
79e53945
JB		 2253
2254 if (!dev->primary->master)
5c3b82e2 2255 return 0;
79e53945
JB		 2256
2257 master_priv = dev->primary->master->driver_priv;
2258 if (!master_priv->sarea_priv)
5c3b82e2 2259 return 0;
79e53945 2260
265db958 2261 if (intel_crtc->pipe) {
79e53945
JB		 2262 master_priv->sarea_priv->pipeB_x = x;
2263 master_priv->sarea_priv->pipeB_y = y;
5c3b82e2
CW		 2264 } else {
2265 master_priv->sarea_priv->pipeA_x = x;
2266 master_priv->sarea_priv->pipeA_y = y;
79e53945 2267 }
5c3b82e2
CW		 2268
2269 return 0;
79e53945
JB		 2270}
2271
5eddb70b 2272static void ironlake_set_pll_edp(struct drm_crtc *crtc, int clock)
32f9d658
ZW		 2273{
2274 struct drm_device *dev = crtc->dev;
2275 struct drm_i915_private *dev_priv = dev->dev_private;
2276 u32 dpa_ctl;
2277
28c97730 2278 DRM_DEBUG_KMS("eDP PLL enable for clock %d\n", clock);
32f9d658
ZW		 2279 dpa_ctl = I915_READ(DP_A);
2280 dpa_ctl &= ~DP_PLL_FREQ_MASK;
2281
2282 if (clock < 200000) {
2283 u32 temp;
2284 dpa_ctl |= DP_PLL_FREQ_160MHZ;
2285 /* workaround for 160Mhz:
2286 1) program 0x4600c bits 15:0 = 0x8124
2287 2) program 0x46010 bit 0 = 1
2288 3) program 0x46034 bit 24 = 1
2289 4) program 0x64000 bit 14 = 1
2290 */
2291 temp = I915_READ(0x4600c);
2292 temp &= 0xffff0000;
2293 I915_WRITE(0x4600c, temp | 0x8124);
2294
2295 temp = I915_READ(0x46010);
2296 I915_WRITE(0x46010, temp | 1);
2297
2298 temp = I915_READ(0x46034);
2299 I915_WRITE(0x46034, temp | (1 << 24));
2300 } else {
2301 dpa_ctl |= DP_PLL_FREQ_270MHZ;
2302 }
2303 I915_WRITE(DP_A, dpa_ctl);
2304
5eddb70b 2305 POSTING_READ(DP_A);
32f9d658
ZW		 2306 udelay(500);
2307}
2308
5e84e1a4
ZW		 2309static void intel_fdi_normal_train(struct drm_crtc *crtc)
2310{
2311 struct drm_device *dev = crtc->dev;
2312 struct drm_i915_private *dev_priv = dev->dev_private;
2313 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2314 int pipe = intel_crtc->pipe;
2315 u32 reg, temp;
2316
2317 /* enable normal train */
2318 reg = FDI_TX_CTL(pipe);
2319 temp = I915_READ(reg);
61e499bf 2320 if (IS_IVYBRIDGE(dev)) {
357555c0
JB		 2321 temp &= ~FDI_LINK_TRAIN_NONE_IVB;
2322 temp |= FDI_LINK_TRAIN_NONE_IVB | FDI_TX_ENHANCE_FRAME_ENABLE;
61e499bf
KP		 2323 } else {
2324 temp &= ~FDI_LINK_TRAIN_NONE;
2325 temp |= FDI_LINK_TRAIN_NONE | FDI_TX_ENHANCE_FRAME_ENABLE;
357555c0 2326 }
5e84e1a4
ZW		 2327 I915_WRITE(reg, temp);
2328
2329 reg = FDI_RX_CTL(pipe);
2330 temp = I915_READ(reg);
2331 if (HAS_PCH_CPT(dev)) {
2332 temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT;
2333 temp |= FDI_LINK_TRAIN_NORMAL_CPT;
2334 } else {
2335 temp &= ~FDI_LINK_TRAIN_NONE;
2336 temp |= FDI_LINK_TRAIN_NONE;
2337 }
2338 I915_WRITE(reg, temp | FDI_RX_ENHANCE_FRAME_ENABLE);
2339
2340 /* wait one idle pattern time */
2341 POSTING_READ(reg);
2342 udelay(1000);
357555c0
JB		 2343
2344 /* IVB wants error correction enabled */
2345 if (IS_IVYBRIDGE(dev))
2346 I915_WRITE(reg, I915_READ(reg) | FDI_FS_ERRC_ENABLE |
2347 FDI_FE_ERRC_ENABLE);
5e84e1a4
ZW		 2348}
2349
291427f5
JB		 2350static void cpt_phase_pointer_enable(struct drm_device *dev, int pipe)
2351{
2352 struct drm_i915_private *dev_priv = dev->dev_private;
2353 u32 flags = I915_READ(SOUTH_CHICKEN1);
2354
2355 flags |= FDI_PHASE_SYNC_OVR(pipe);
2356 I915_WRITE(SOUTH_CHICKEN1, flags); /* once to unlock... */
2357 flags |= FDI_PHASE_SYNC_EN(pipe);
2358 I915_WRITE(SOUTH_CHICKEN1, flags); /* then again to enable */
2359 POSTING_READ(SOUTH_CHICKEN1);
2360}
2361
8db9d77b
ZW		 2362/* The FDI link training functions for ILK/Ibexpeak. */
2363static void ironlake_fdi_link_train(struct drm_crtc *crtc)
2364{
2365 struct drm_device *dev = crtc->dev;
2366 struct drm_i915_private *dev_priv = dev->dev_private;
2367 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2368 int pipe = intel_crtc->pipe;
0fc932b8 2369 int plane = intel_crtc->plane;
5eddb70b 2370 u32 reg, temp, tries;
8db9d77b 2371
0fc932b8
JB		 2372 /* FDI needs bits from pipe & plane first */
2373 assert_pipe_enabled(dev_priv, pipe);
2374 assert_plane_enabled(dev_priv, plane);
2375
e1a44743
AJ		 2376 /* Train 1: umask FDI RX Interrupt symbol_lock and bit_lock bit
2377 for train result */
5eddb70b
CW		 2378 reg = FDI_RX_IMR(pipe);
2379 temp = I915_READ(reg);
e1a44743
AJ		 2380 temp &= ~FDI_RX_SYMBOL_LOCK;
2381 temp &= ~FDI_RX_BIT_LOCK;
5eddb70b
CW		 2382 I915_WRITE(reg, temp);
2383 I915_READ(reg);
e1a44743
AJ		 2384 udelay(150);
2385
8db9d77b 2386 /* enable CPU FDI TX and PCH FDI RX */
5eddb70b
CW		 2387 reg = FDI_TX_CTL(pipe);
2388 temp = I915_READ(reg);
77ffb597
AJ		 2389 temp &= ~(7 << 19);
2390 temp |= (intel_crtc->fdi_lanes - 1) << 19;
8db9d77b
ZW		 2391 temp &= ~FDI_LINK_TRAIN_NONE;
2392 temp |= FDI_LINK_TRAIN_PATTERN_1;
5eddb70b 2393 I915_WRITE(reg, temp | FDI_TX_ENABLE);
8db9d77b 2394
5eddb70b
CW		 2395 reg = FDI_RX_CTL(pipe);
2396 temp = I915_READ(reg);
8db9d77b
ZW		 2397 temp &= ~FDI_LINK_TRAIN_NONE;
2398 temp |= FDI_LINK_TRAIN_PATTERN_1;
5eddb70b
CW		 2399 I915_WRITE(reg, temp | FDI_RX_ENABLE);
2400
2401 POSTING_READ(reg);
8db9d77b
ZW		 2402 udelay(150);
2403
5b2adf89 2404 /* Ironlake workaround, enable clock pointer after FDI enable*/
6f06ce18
JB		 2405 if (HAS_PCH_IBX(dev)) {
2406 I915_WRITE(FDI_RX_CHICKEN(pipe), FDI_RX_PHASE_SYNC_POINTER_OVR);
2407 I915_WRITE(FDI_RX_CHICKEN(pipe), FDI_RX_PHASE_SYNC_POINTER_OVR |
2408 FDI_RX_PHASE_SYNC_POINTER_EN);
2409 }
5b2adf89 2410
5eddb70b 2411 reg = FDI_RX_IIR(pipe);
e1a44743 2412 for (tries = 0; tries < 5; tries++) {
5eddb70b 2413 temp = I915_READ(reg);
8db9d77b
ZW		 2414 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp);
2415
2416 if ((temp & FDI_RX_BIT_LOCK)) {
2417 DRM_DEBUG_KMS("FDI train 1 done.\n");
5eddb70b 2418 I915_WRITE(reg, temp | FDI_RX_BIT_LOCK);
8db9d77b
ZW		 2419 break;
2420 }
8db9d77b 2421 }
e1a44743 2422 if (tries == 5)
5eddb70b 2423 DRM_ERROR("FDI train 1 fail!\n");
8db9d77b
ZW		 2424
2425 /* Train 2 */
5eddb70b
CW		 2426 reg = FDI_TX_CTL(pipe);
2427 temp = I915_READ(reg);
8db9d77b
ZW		 2428 temp &= ~FDI_LINK_TRAIN_NONE;
2429 temp |= FDI_LINK_TRAIN_PATTERN_2;
5eddb70b 2430 I915_WRITE(reg, temp);
8db9d77b 2431
5eddb70b
CW		 2432 reg = FDI_RX_CTL(pipe);
2433 temp = I915_READ(reg);
8db9d77b
ZW		 2434 temp &= ~FDI_LINK_TRAIN_NONE;
2435 temp |= FDI_LINK_TRAIN_PATTERN_2;
5eddb70b 2436 I915_WRITE(reg, temp);
8db9d77b 2437
5eddb70b
CW		 2438 POSTING_READ(reg);
2439 udelay(150);
8db9d77b 2440
5eddb70b 2441 reg = FDI_RX_IIR(pipe);
e1a44743 2442 for (tries = 0; tries < 5; tries++) {
5eddb70b 2443 temp = I915_READ(reg);
8db9d77b
ZW		 2444 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp);
2445
2446 if (temp & FDI_RX_SYMBOL_LOCK) {
5eddb70b 2447 I915_WRITE(reg, temp | FDI_RX_SYMBOL_LOCK);
8db9d77b
ZW		 2448 DRM_DEBUG_KMS("FDI train 2 done.\n");
2449 break;
2450 }
8db9d77b 2451 }
e1a44743 2452 if (tries == 5)
5eddb70b 2453 DRM_ERROR("FDI train 2 fail!\n");
8db9d77b
ZW		 2454
2455 DRM_DEBUG_KMS("FDI train done\n");
5c5313c8 2456
8db9d77b
ZW		 2457}
2458
0206e353 2459static const int snb_b_fdi_train_param[] = {
8db9d77b
ZW		 2460 FDI_LINK_TRAIN_400MV_0DB_SNB_B,
2461 FDI_LINK_TRAIN_400MV_6DB_SNB_B,
2462 FDI_LINK_TRAIN_600MV_3_5DB_SNB_B,
2463 FDI_LINK_TRAIN_800MV_0DB_SNB_B,
2464};
2465
2466/* The FDI link training functions for SNB/Cougarpoint. */
2467static void gen6_fdi_link_train(struct drm_crtc *crtc)
2468{
2469 struct drm_device *dev = crtc->dev;
2470 struct drm_i915_private *dev_priv = dev->dev_private;
2471 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2472 int pipe = intel_crtc->pipe;
fa37d39e 2473 u32 reg, temp, i, retry;
8db9d77b 2474
e1a44743
AJ		 2475 /* Train 1: umask FDI RX Interrupt symbol_lock and bit_lock bit
2476 for train result */
5eddb70b
CW		 2477 reg = FDI_RX_IMR(pipe);
2478 temp = I915_READ(reg);
e1a44743
AJ		 2479 temp &= ~FDI_RX_SYMBOL_LOCK;
2480 temp &= ~FDI_RX_BIT_LOCK;
5eddb70b
CW		 2481 I915_WRITE(reg, temp);
2482
2483 POSTING_READ(reg);
e1a44743
AJ		 2484 udelay(150);
2485
8db9d77b 2486 /* enable CPU FDI TX and PCH FDI RX */
5eddb70b
CW		 2487 reg = FDI_TX_CTL(pipe);
2488 temp = I915_READ(reg);
77ffb597
AJ		 2489 temp &= ~(7 << 19);
2490 temp |= (intel_crtc->fdi_lanes - 1) << 19;
8db9d77b
ZW		 2491 temp &= ~FDI_LINK_TRAIN_NONE;
2492 temp |= FDI_LINK_TRAIN_PATTERN_1;
2493 temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
2494 /* SNB-B */
2495 temp |= FDI_LINK_TRAIN_400MV_0DB_SNB_B;
5eddb70b 2496 I915_WRITE(reg, temp | FDI_TX_ENABLE);
8db9d77b 2497
5eddb70b
CW		 2498 reg = FDI_RX_CTL(pipe);
2499 temp = I915_READ(reg);
8db9d77b
ZW		 2500 if (HAS_PCH_CPT(dev)) {
2501 temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT;
2502 temp |= FDI_LINK_TRAIN_PATTERN_1_CPT;
2503 } else {
2504 temp &= ~FDI_LINK_TRAIN_NONE;
2505 temp |= FDI_LINK_TRAIN_PATTERN_1;
2506 }
5eddb70b
CW		 2507 I915_WRITE(reg, temp | FDI_RX_ENABLE);
2508
2509 POSTING_READ(reg);
8db9d77b
ZW		 2510 udelay(150);
2511
291427f5
JB		 2512 if (HAS_PCH_CPT(dev))
2513 cpt_phase_pointer_enable(dev, pipe);
2514
0206e353 2515 for (i = 0; i < 4; i++) {
5eddb70b
CW		 2516 reg = FDI_TX_CTL(pipe);
2517 temp = I915_READ(reg);
8db9d77b
ZW		 2518 temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
2519 temp |= snb_b_fdi_train_param[i];
5eddb70b
CW		 2520 I915_WRITE(reg, temp);
2521
2522 POSTING_READ(reg);
8db9d77b
ZW		 2523 udelay(500);
2524
fa37d39e
SP		 2525 for (retry = 0; retry < 5; retry++) {
2526 reg = FDI_RX_IIR(pipe);
2527 temp = I915_READ(reg);
2528 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp);
2529 if (temp & FDI_RX_BIT_LOCK) {
2530 I915_WRITE(reg, temp | FDI_RX_BIT_LOCK);
2531 DRM_DEBUG_KMS("FDI train 1 done.\n");
2532 break;
2533 }
2534 udelay(50);
8db9d77b 2535 }
fa37d39e
SP		 2536 if (retry < 5)
2537 break;
8db9d77b
ZW		 2538 }
2539 if (i == 4)
5eddb70b 2540 DRM_ERROR("FDI train 1 fail!\n");
8db9d77b
ZW		 2541
2542 /* Train 2 */
5eddb70b
CW		 2543 reg = FDI_TX_CTL(pipe);
2544 temp = I915_READ(reg);
8db9d77b
ZW		 2545 temp &= ~FDI_LINK_TRAIN_NONE;
2546 temp |= FDI_LINK_TRAIN_PATTERN_2;
2547 if (IS_GEN6(dev)) {
2548 temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
2549 /* SNB-B */
2550 temp |= FDI_LINK_TRAIN_400MV_0DB_SNB_B;
2551 }
5eddb70b 2552 I915_WRITE(reg, temp);
8db9d77b 2553
5eddb70b
CW		 2554 reg = FDI_RX_CTL(pipe);
2555 temp = I915_READ(reg);
8db9d77b
ZW		 2556 if (HAS_PCH_CPT(dev)) {
2557 temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT;
2558 temp |= FDI_LINK_TRAIN_PATTERN_2_CPT;
2559 } else {
2560 temp &= ~FDI_LINK_TRAIN_NONE;
2561 temp |= FDI_LINK_TRAIN_PATTERN_2;
2562 }
5eddb70b
CW		 2563 I915_WRITE(reg, temp);
2564
2565 POSTING_READ(reg);
8db9d77b
ZW		 2566 udelay(150);
2567
0206e353 2568 for (i = 0; i < 4; i++) {
5eddb70b
CW		 2569 reg = FDI_TX_CTL(pipe);
2570 temp = I915_READ(reg);
8db9d77b
ZW		 2571 temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
2572 temp |= snb_b_fdi_train_param[i];
5eddb70b
CW		 2573 I915_WRITE(reg, temp);
2574
2575 POSTING_READ(reg);
8db9d77b
ZW		 2576 udelay(500);
2577
fa37d39e
SP		 2578 for (retry = 0; retry < 5; retry++) {
2579 reg = FDI_RX_IIR(pipe);
2580 temp = I915_READ(reg);
2581 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp);
2582 if (temp & FDI_RX_SYMBOL_LOCK) {
2583 I915_WRITE(reg, temp | FDI_RX_SYMBOL_LOCK);
2584 DRM_DEBUG_KMS("FDI train 2 done.\n");
2585 break;
2586 }
2587 udelay(50);
8db9d77b 2588 }
fa37d39e
SP		 2589 if (retry < 5)
2590 break;
8db9d77b
ZW		 2591 }
2592 if (i == 4)
5eddb70b 2593 DRM_ERROR("FDI train 2 fail!\n");
8db9d77b
ZW		 2594
2595 DRM_DEBUG_KMS("FDI train done.\n");
2596}
2597
357555c0
JB		 2598/* Manual link training for Ivy Bridge A0 parts */
2599static void ivb_manual_fdi_link_train(struct drm_crtc *crtc)
2600{
2601 struct drm_device *dev = crtc->dev;
2602 struct drm_i915_private *dev_priv = dev->dev_private;
2603 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2604 int pipe = intel_crtc->pipe;
2605 u32 reg, temp, i;
2606
2607 /* Train 1: umask FDI RX Interrupt symbol_lock and bit_lock bit
2608 for train result */
2609 reg = FDI_RX_IMR(pipe);
2610 temp = I915_READ(reg);
2611 temp &= ~FDI_RX_SYMBOL_LOCK;
2612 temp &= ~FDI_RX_BIT_LOCK;
2613 I915_WRITE(reg, temp);
2614
2615 POSTING_READ(reg);
2616 udelay(150);
2617
2618 /* enable CPU FDI TX and PCH FDI RX */
2619 reg = FDI_TX_CTL(pipe);
2620 temp = I915_READ(reg);
2621 temp &= ~(7 << 19);
2622 temp |= (intel_crtc->fdi_lanes - 1) << 19;
2623 temp &= ~(FDI_LINK_TRAIN_AUTO | FDI_LINK_TRAIN_NONE_IVB);
2624 temp |= FDI_LINK_TRAIN_PATTERN_1_IVB;
2625 temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
2626 temp |= FDI_LINK_TRAIN_400MV_0DB_SNB_B;
c4f9c4c2 2627 temp |= FDI_COMPOSITE_SYNC;
357555c0
JB		 2628 I915_WRITE(reg, temp | FDI_TX_ENABLE);
2629
2630 reg = FDI_RX_CTL(pipe);
2631 temp = I915_READ(reg);
2632 temp &= ~FDI_LINK_TRAIN_AUTO;
2633 temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT;
2634 temp |= FDI_LINK_TRAIN_PATTERN_1_CPT;
c4f9c4c2 2635 temp |= FDI_COMPOSITE_SYNC;
357555c0
JB		 2636 I915_WRITE(reg, temp | FDI_RX_ENABLE);
2637
2638 POSTING_READ(reg);
2639 udelay(150);
2640
291427f5
JB		 2641 if (HAS_PCH_CPT(dev))
2642 cpt_phase_pointer_enable(dev, pipe);
2643
0206e353 2644 for (i = 0; i < 4; i++) {
357555c0
JB		 2645 reg = FDI_TX_CTL(pipe);
2646 temp = I915_READ(reg);
2647 temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
2648 temp |= snb_b_fdi_train_param[i];
2649 I915_WRITE(reg, temp);
2650
2651 POSTING_READ(reg);
2652 udelay(500);
2653
2654 reg = FDI_RX_IIR(pipe);
2655 temp = I915_READ(reg);
2656 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp);
2657
2658 if (temp & FDI_RX_BIT_LOCK ||
2659 (I915_READ(reg) & FDI_RX_BIT_LOCK)) {
2660 I915_WRITE(reg, temp | FDI_RX_BIT_LOCK);
2661 DRM_DEBUG_KMS("FDI train 1 done.\n");
2662 break;
2663 }
2664 }
2665 if (i == 4)
2666 DRM_ERROR("FDI train 1 fail!\n");
2667
2668 /* Train 2 */
2669 reg = FDI_TX_CTL(pipe);
2670 temp = I915_READ(reg);
2671 temp &= ~FDI_LINK_TRAIN_NONE_IVB;
2672 temp |= FDI_LINK_TRAIN_PATTERN_2_IVB;
2673 temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
2674 temp |= FDI_LINK_TRAIN_400MV_0DB_SNB_B;
2675 I915_WRITE(reg, temp);
2676
2677 reg = FDI_RX_CTL(pipe);
2678 temp = I915_READ(reg);
2679 temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT;
2680 temp |= FDI_LINK_TRAIN_PATTERN_2_CPT;
2681 I915_WRITE(reg, temp);
2682
2683 POSTING_READ(reg);
2684 udelay(150);
2685
0206e353 2686 for (i = 0; i < 4; i++) {
357555c0
JB		 2687 reg = FDI_TX_CTL(pipe);
2688 temp = I915_READ(reg);
2689 temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
2690 temp |= snb_b_fdi_train_param[i];
2691 I915_WRITE(reg, temp);
2692
2693 POSTING_READ(reg);
2694 udelay(500);
2695
2696 reg = FDI_RX_IIR(pipe);
2697 temp = I915_READ(reg);
2698 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp);
2699
2700 if (temp & FDI_RX_SYMBOL_LOCK) {
2701 I915_WRITE(reg, temp | FDI_RX_SYMBOL_LOCK);
2702 DRM_DEBUG_KMS("FDI train 2 done.\n");
2703 break;
2704 }
2705 }
2706 if (i == 4)
2707 DRM_ERROR("FDI train 2 fail!\n");
2708
2709 DRM_DEBUG_KMS("FDI train done.\n");
2710}
2711
88cefb6c 2712static void ironlake_fdi_pll_enable(struct intel_crtc *intel_crtc)
2c07245f 2713{
88cefb6c 2714 struct drm_device *dev = intel_crtc->base.dev;
2c07245f 2715 struct drm_i915_private *dev_priv = dev->dev_private;
2c07245f 2716 int pipe = intel_crtc->pipe;
5eddb70b 2717 u32 reg, temp;
79e53945 2718
c64e311e 2719 /* Write the TU size bits so error detection works */
5eddb70b
CW		 2720 I915_WRITE(FDI_RX_TUSIZE1(pipe),
2721 I915_READ(PIPE_DATA_M1(pipe)) & TU_SIZE_MASK);
c64e311e 2722
c98e9dcf 2723 /* enable PCH FDI RX PLL, wait warmup plus DMI latency */
5eddb70b
CW		 2724 reg = FDI_RX_CTL(pipe);
2725 temp = I915_READ(reg);
2726 temp &= ~((0x7 << 19) | (0x7 << 16));
c98e9dcf 2727 temp |= (intel_crtc->fdi_lanes - 1) << 19;
5eddb70b
CW		 2728 temp |= (I915_READ(PIPECONF(pipe)) & PIPE_BPC_MASK) << 11;
2729 I915_WRITE(reg, temp | FDI_RX_PLL_ENABLE);
2730
2731 POSTING_READ(reg);
c98e9dcf
JB		 2732 udelay(200);
2733
2734 /* Switch from Rawclk to PCDclk */
5eddb70b
CW		 2735 temp = I915_READ(reg);
2736 I915_WRITE(reg, temp | FDI_PCDCLK);
2737
2738 POSTING_READ(reg);
c98e9dcf
JB		 2739 udelay(200);
2740
bf507ef7
ED		 2741 /* On Haswell, the PLL configuration for ports and pipes is handled
2742 * separately, as part of DDI setup */
2743 if (!IS_HASWELL(dev)) {
2744 /* Enable CPU FDI TX PLL, always on for Ironlake */
2745 reg = FDI_TX_CTL(pipe);
2746 temp = I915_READ(reg);
2747 if ((temp & FDI_TX_PLL_ENABLE) == 0) {
2748 I915_WRITE(reg, temp | FDI_TX_PLL_ENABLE);
5eddb70b 2749
bf507ef7
ED		 2750 POSTING_READ(reg);
2751 udelay(100);
2752 }
6be4a607 2753 }
0e23b99d
JB		 2754}
2755
88cefb6c
DV		 2756static void ironlake_fdi_pll_disable(struct intel_crtc *intel_crtc)
2757{
2758 struct drm_device *dev = intel_crtc->base.dev;
2759 struct drm_i915_private *dev_priv = dev->dev_private;
2760 int pipe = intel_crtc->pipe;
2761 u32 reg, temp;
2762
2763 /* Switch from PCDclk to Rawclk */
2764 reg = FDI_RX_CTL(pipe);
2765 temp = I915_READ(reg);
2766 I915_WRITE(reg, temp & ~FDI_PCDCLK);
2767
2768 /* Disable CPU FDI TX PLL */
2769 reg = FDI_TX_CTL(pipe);
2770 temp = I915_READ(reg);
2771 I915_WRITE(reg, temp & ~FDI_TX_PLL_ENABLE);
2772
2773 POSTING_READ(reg);
2774 udelay(100);
2775
2776 reg = FDI_RX_CTL(pipe);
2777 temp = I915_READ(reg);
2778 I915_WRITE(reg, temp & ~FDI_RX_PLL_ENABLE);
2779
2780 /* Wait for the clocks to turn off. */
2781 POSTING_READ(reg);
2782 udelay(100);
2783}
2784
291427f5
JB		 2785static void cpt_phase_pointer_disable(struct drm_device *dev, int pipe)
2786{
2787 struct drm_i915_private *dev_priv = dev->dev_private;
2788 u32 flags = I915_READ(SOUTH_CHICKEN1);
2789
2790 flags &= ~(FDI_PHASE_SYNC_EN(pipe));
2791 I915_WRITE(SOUTH_CHICKEN1, flags); /* once to disable... */
2792 flags &= ~(FDI_PHASE_SYNC_OVR(pipe));
2793 I915_WRITE(SOUTH_CHICKEN1, flags); /* then again to lock */
2794 POSTING_READ(SOUTH_CHICKEN1);
2795}
0fc932b8
JB		 2796static void ironlake_fdi_disable(struct drm_crtc *crtc)
2797{
2798 struct drm_device *dev = crtc->dev;
2799 struct drm_i915_private *dev_priv = dev->dev_private;
2800 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2801 int pipe = intel_crtc->pipe;
2802 u32 reg, temp;
2803
2804 /* disable CPU FDI tx and PCH FDI rx */
2805 reg = FDI_TX_CTL(pipe);
2806 temp = I915_READ(reg);
2807 I915_WRITE(reg, temp & ~FDI_TX_ENABLE);
2808 POSTING_READ(reg);
2809
2810 reg = FDI_RX_CTL(pipe);
2811 temp = I915_READ(reg);
2812 temp &= ~(0x7 << 16);
2813 temp |= (I915_READ(PIPECONF(pipe)) & PIPE_BPC_MASK) << 11;
2814 I915_WRITE(reg, temp & ~FDI_RX_ENABLE);
2815
2816 POSTING_READ(reg);
2817 udelay(100);
2818
2819 /* Ironlake workaround, disable clock pointer after downing FDI */
6f06ce18
JB		 2820 if (HAS_PCH_IBX(dev)) {
2821 I915_WRITE(FDI_RX_CHICKEN(pipe), FDI_RX_PHASE_SYNC_POINTER_OVR);
0fc932b8
JB		 2822 I915_WRITE(FDI_RX_CHICKEN(pipe),
2823 I915_READ(FDI_RX_CHICKEN(pipe) &
6f06ce18 2824 ~FDI_RX_PHASE_SYNC_POINTER_EN));
291427f5
JB		 2825 } else if (HAS_PCH_CPT(dev)) {
2826 cpt_phase_pointer_disable(dev, pipe);
6f06ce18 2827 }
0fc932b8
JB		 2828
2829 /* still set train pattern 1 */
2830 reg = FDI_TX_CTL(pipe);
2831 temp = I915_READ(reg);
2832 temp &= ~FDI_LINK_TRAIN_NONE;
2833 temp |= FDI_LINK_TRAIN_PATTERN_1;
2834 I915_WRITE(reg, temp);
2835
2836 reg = FDI_RX_CTL(pipe);
2837 temp = I915_READ(reg);
2838 if (HAS_PCH_CPT(dev)) {
2839 temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT;
2840 temp |= FDI_LINK_TRAIN_PATTERN_1_CPT;
2841 } else {
2842 temp &= ~FDI_LINK_TRAIN_NONE;
2843 temp |= FDI_LINK_TRAIN_PATTERN_1;
2844 }
2845 /* BPC in FDI rx is consistent with that in PIPECONF */
2846 temp &= ~(0x07 << 16);
2847 temp |= (I915_READ(PIPECONF(pipe)) & PIPE_BPC_MASK) << 11;
2848 I915_WRITE(reg, temp);
2849
2850 POSTING_READ(reg);
2851 udelay(100);
2852}
2853
e6c3a2a6
CW		 2854static void intel_crtc_wait_for_pending_flips(struct drm_crtc *crtc)
2855{
0f91128d 2856 struct drm_device *dev = crtc->dev;
e6c3a2a6
CW		 2857
2858 if (crtc->fb == NULL)
2859 return;
2860
0f91128d
CW		 2861 mutex_lock(&dev->struct_mutex);
2862 intel_finish_fb(crtc->fb);
2863 mutex_unlock(&dev->struct_mutex);
e6c3a2a6
CW		 2864}
2865
040484af
JB		 2866static bool intel_crtc_driving_pch(struct drm_crtc *crtc)
2867{
2868 struct drm_device *dev = crtc->dev;
228d3e36 2869 struct intel_encoder *intel_encoder;
040484af
JB		 2870
2871 /*
2872 * If there's a non-PCH eDP on this crtc, it must be DP_A, and that
2873 * must be driven by its own crtc; no sharing is possible.
2874 */
228d3e36 2875 for_each_encoder_on_crtc(dev, crtc, intel_encoder) {
040484af 2876
6ee8bab0
ED		 2877 /* On Haswell, LPT PCH handles the VGA connection via FDI, and Haswell
2878 * CPU handles all others */
2879 if (IS_HASWELL(dev)) {
2880 /* It is still unclear how this will work on PPT, so throw up a warning */
2881 WARN_ON(!HAS_PCH_LPT(dev));
2882
228d3e36 2883 if (intel_encoder->type == INTEL_OUTPUT_ANALOG) {
6ee8bab0
ED		 2884 DRM_DEBUG_KMS("Haswell detected DAC encoder, assuming is PCH\n");
2885 return true;
2886 } else {
2887 DRM_DEBUG_KMS("Haswell detected encoder %d, assuming is CPU\n",
228d3e36 2888 intel_encoder->type);
6ee8bab0
ED		 2889 return false;
2890 }
2891 }
2892
228d3e36 2893 switch (intel_encoder->type) {
040484af 2894 case INTEL_OUTPUT_EDP:
228d3e36 2895 if (!intel_encoder_is_pch_edp(&intel_encoder->base))
040484af
JB		 2896 return false;
2897 continue;
2898 }
2899 }
2900
2901 return true;
2902}
2903
e615efe4
ED		 2904/* Program iCLKIP clock to the desired frequency */
2905static void lpt_program_iclkip(struct drm_crtc *crtc)
2906{
2907 struct drm_device *dev = crtc->dev;
2908 struct drm_i915_private *dev_priv = dev->dev_private;
2909 u32 divsel, phaseinc, auxdiv, phasedir = 0;
2910 u32 temp;
2911
2912 /* It is necessary to ungate the pixclk gate prior to programming
2913 * the divisors, and gate it back when it is done.
2914 */
2915 I915_WRITE(PIXCLK_GATE, PIXCLK_GATE_GATE);
2916
2917 /* Disable SSCCTL */
2918 intel_sbi_write(dev_priv, SBI_SSCCTL6,
2919 intel_sbi_read(dev_priv, SBI_SSCCTL6) |
2920 SBI_SSCCTL_DISABLE);
2921
2922 /* 20MHz is a corner case which is out of range for the 7-bit divisor */
2923 if (crtc->mode.clock == 20000) {
2924 auxdiv = 1;
2925 divsel = 0x41;
2926 phaseinc = 0x20;
2927 } else {
2928 /* The iCLK virtual clock root frequency is in MHz,
2929 * but the crtc->mode.clock in in KHz. To get the divisors,
2930 * it is necessary to divide one by another, so we
2931 * convert the virtual clock precision to KHz here for higher
2932 * precision.
2933 */
2934 u32 iclk_virtual_root_freq = 172800 * 1000;
2935 u32 iclk_pi_range = 64;
2936 u32 desired_divisor, msb_divisor_value, pi_value;
2937
2938 desired_divisor = (iclk_virtual_root_freq / crtc->mode.clock);
2939 msb_divisor_value = desired_divisor / iclk_pi_range;
2940 pi_value = desired_divisor % iclk_pi_range;
2941
2942 auxdiv = 0;
2943 divsel = msb_divisor_value - 2;
2944 phaseinc = pi_value;
2945 }
2946
2947 /* This should not happen with any sane values */
2948 WARN_ON(SBI_SSCDIVINTPHASE_DIVSEL(divsel) &
2949 ~SBI_SSCDIVINTPHASE_DIVSEL_MASK);
2950 WARN_ON(SBI_SSCDIVINTPHASE_DIR(phasedir) &
2951 ~SBI_SSCDIVINTPHASE_INCVAL_MASK);
2952
2953 DRM_DEBUG_KMS("iCLKIP clock: found settings for %dKHz refresh rate: auxdiv=%x, divsel=%x, phasedir=%x, phaseinc=%x\n",
2954 crtc->mode.clock,
2955 auxdiv,
2956 divsel,
2957 phasedir,
2958 phaseinc);
2959
2960 /* Program SSCDIVINTPHASE6 */
2961 temp = intel_sbi_read(dev_priv, SBI_SSCDIVINTPHASE6);
2962 temp &= ~SBI_SSCDIVINTPHASE_DIVSEL_MASK;
2963 temp |= SBI_SSCDIVINTPHASE_DIVSEL(divsel);
2964 temp &= ~SBI_SSCDIVINTPHASE_INCVAL_MASK;
2965 temp |= SBI_SSCDIVINTPHASE_INCVAL(phaseinc);
2966 temp |= SBI_SSCDIVINTPHASE_DIR(phasedir);
2967 temp |= SBI_SSCDIVINTPHASE_PROPAGATE;
2968
2969 intel_sbi_write(dev_priv,
2970 SBI_SSCDIVINTPHASE6,
2971 temp);
2972
2973 /* Program SSCAUXDIV */
2974 temp = intel_sbi_read(dev_priv, SBI_SSCAUXDIV6);
2975 temp &= ~SBI_SSCAUXDIV_FINALDIV2SEL(1);
2976 temp |= SBI_SSCAUXDIV_FINALDIV2SEL(auxdiv);
2977 intel_sbi_write(dev_priv,
2978 SBI_SSCAUXDIV6,
2979 temp);
2980
2981
2982 /* Enable modulator and associated divider */
2983 temp = intel_sbi_read(dev_priv, SBI_SSCCTL6);
2984 temp &= ~SBI_SSCCTL_DISABLE;
2985 intel_sbi_write(dev_priv,
2986 SBI_SSCCTL6,
2987 temp);
2988
2989 /* Wait for initialization time */
2990 udelay(24);
2991
2992 I915_WRITE(PIXCLK_GATE, PIXCLK_GATE_UNGATE);
2993}
2994
f67a559d
JB		 2995/*
2996 * Enable PCH resources required for PCH ports:
2997 * - PCH PLLs
2998 * - FDI training & RX/TX
2999 * - update transcoder timings
3000 * - DP transcoding bits
3001 * - transcoder
3002 */
3003static void ironlake_pch_enable(struct drm_crtc *crtc)
0e23b99d
JB		 3004{
3005 struct drm_device *dev = crtc->dev;
3006 struct drm_i915_private *dev_priv = dev->dev_private;
3007 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3008 int pipe = intel_crtc->pipe;
ee7b9f93 3009 u32 reg, temp;
2c07245f 3010
e7e164db
CW		 3011 assert_transcoder_disabled(dev_priv, pipe);
3012
c98e9dcf 3013 /* For PCH output, training FDI link */
674cf967 3014 dev_priv->display.fdi_link_train(crtc);
2c07245f 3015
6f13b7b5
CW		 3016 intel_enable_pch_pll(intel_crtc);
3017
e615efe4
ED		 3018 if (HAS_PCH_LPT(dev)) {
3019 DRM_DEBUG_KMS("LPT detected: programming iCLKIP\n");
3020 lpt_program_iclkip(crtc);
3021 } else if (HAS_PCH_CPT(dev)) {
ee7b9f93 3022 u32 sel;
4b645f14 3023
c98e9dcf 3024 temp = I915_READ(PCH_DPLL_SEL);
ee7b9f93
JB		 3025 switch (pipe) {
3026 default:
3027 case 0:
3028 temp |= TRANSA_DPLL_ENABLE;
3029 sel = TRANSA_DPLLB_SEL;
3030 break;
3031 case 1:
3032 temp |= TRANSB_DPLL_ENABLE;
3033 sel = TRANSB_DPLLB_SEL;
3034 break;
3035 case 2:
3036 temp |= TRANSC_DPLL_ENABLE;
3037 sel = TRANSC_DPLLB_SEL;
3038 break;
d64311ab 3039 }
ee7b9f93
JB		 3040 if (intel_crtc->pch_pll->pll_reg == _PCH_DPLL_B)
3041 temp |= sel;
3042 else
3043 temp &= ~sel;
c98e9dcf 3044 I915_WRITE(PCH_DPLL_SEL, temp);
c98e9dcf 3045 }
5eddb70b 3046
d9b6cb56
JB		 3047 /* set transcoder timing, panel must allow it */
3048 assert_panel_unlocked(dev_priv, pipe);
5eddb70b
CW		 3049 I915_WRITE(TRANS_HTOTAL(pipe), I915_READ(HTOTAL(pipe)));
3050 I915_WRITE(TRANS_HBLANK(pipe), I915_READ(HBLANK(pipe)));
3051 I915_WRITE(TRANS_HSYNC(pipe), I915_READ(HSYNC(pipe)));
8db9d77b 3052
5eddb70b
CW		 3053 I915_WRITE(TRANS_VTOTAL(pipe), I915_READ(VTOTAL(pipe)));
3054 I915_WRITE(TRANS_VBLANK(pipe), I915_READ(VBLANK(pipe)));
3055 I915_WRITE(TRANS_VSYNC(pipe), I915_READ(VSYNC(pipe)));
0529a0d9 3056 I915_WRITE(TRANS_VSYNCSHIFT(pipe), I915_READ(VSYNCSHIFT(pipe)));
8db9d77b 3057
f57e1e3a
ED		 3058 if (!IS_HASWELL(dev))
3059 intel_fdi_normal_train(crtc);
5e84e1a4 3060
c98e9dcf
JB		 3061 /* For PCH DP, enable TRANS_DP_CTL */
3062 if (HAS_PCH_CPT(dev) &&
417e822d
KP		 3063 (intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT) ||
3064 intel_pipe_has_type(crtc, INTEL_OUTPUT_EDP))) {
9325c9f0 3065 u32 bpc = (I915_READ(PIPECONF(pipe)) & PIPE_BPC_MASK) >> 5;
5eddb70b
CW		 3066 reg = TRANS_DP_CTL(pipe);
3067 temp = I915_READ(reg);
3068 temp &= ~(TRANS_DP_PORT_SEL_MASK |
220cad3c
EA		 3069 TRANS_DP_SYNC_MASK |
3070 TRANS_DP_BPC_MASK);
5eddb70b
CW		 3071 temp |= (TRANS_DP_OUTPUT_ENABLE |
3072 TRANS_DP_ENH_FRAMING);
9325c9f0 3073 temp |= bpc << 9; /* same format but at 11:9 */
c98e9dcf
JB		 3074
3075 if (crtc->mode.flags & DRM_MODE_FLAG_PHSYNC)
5eddb70b 3076 temp |= TRANS_DP_HSYNC_ACTIVE_HIGH;
c98e9dcf 3077 if (crtc->mode.flags & DRM_MODE_FLAG_PVSYNC)
5eddb70b 3078 temp |= TRANS_DP_VSYNC_ACTIVE_HIGH;
c98e9dcf
JB		 3079
3080 switch (intel_trans_dp_port_sel(crtc)) {
3081 case PCH_DP_B:
5eddb70b 3082 temp |= TRANS_DP_PORT_SEL_B;
c98e9dcf
JB		 3083 break;
3084 case PCH_DP_C:
5eddb70b 3085 temp |= TRANS_DP_PORT_SEL_C;
c98e9dcf
JB		 3086 break;
3087 case PCH_DP_D:
5eddb70b 3088 temp |= TRANS_DP_PORT_SEL_D;
c98e9dcf
JB		 3089 break;
3090 default:
3091 DRM_DEBUG_KMS("Wrong PCH DP port return. Guess port B\n");
5eddb70b 3092 temp |= TRANS_DP_PORT_SEL_B;
c98e9dcf 3093 break;
32f9d658 3094 }
2c07245f 3095
5eddb70b 3096 I915_WRITE(reg, temp);
6be4a607 3097 }
b52eb4dc 3098
040484af 3099 intel_enable_transcoder(dev_priv, pipe);
f67a559d
JB		 3100}
3101
ee7b9f93
JB		 3102static void intel_put_pch_pll(struct intel_crtc *intel_crtc)
3103{
3104 struct intel_pch_pll *pll = intel_crtc->pch_pll;
3105
3106 if (pll == NULL)
3107 return;
3108
3109 if (pll->refcount == 0) {
3110 WARN(1, "bad PCH PLL refcount\n");
3111 return;
3112 }
3113
3114 --pll->refcount;
3115 intel_crtc->pch_pll = NULL;
3116}
3117
3118static struct intel_pch_pll *intel_get_pch_pll(struct intel_crtc *intel_crtc, u32 dpll, u32 fp)
3119{
3120 struct drm_i915_private *dev_priv = intel_crtc->base.dev->dev_private;
3121 struct intel_pch_pll *pll;
3122 int i;
3123
3124 pll = intel_crtc->pch_pll;
3125 if (pll) {
3126 DRM_DEBUG_KMS("CRTC:%d reusing existing PCH PLL %x\n",
3127 intel_crtc->base.base.id, pll->pll_reg);
3128 goto prepare;
3129 }
3130
98b6bd99
DV		 3131 if (HAS_PCH_IBX(dev_priv->dev)) {
3132 /* Ironlake PCH has a fixed PLL->PCH pipe mapping. */
3133 i = intel_crtc->pipe;
3134 pll = &dev_priv->pch_plls[i];
3135
3136 DRM_DEBUG_KMS("CRTC:%d using pre-allocated PCH PLL %x\n",
3137 intel_crtc->base.base.id, pll->pll_reg);
3138
3139 goto found;
3140 }
3141
ee7b9f93
JB		 3142 for (i = 0; i < dev_priv->num_pch_pll; i++) {
3143 pll = &dev_priv->pch_plls[i];
3144
3145 /* Only want to check enabled timings first */
3146 if (pll->refcount == 0)
3147 continue;
3148
3149 if (dpll == (I915_READ(pll->pll_reg) & 0x7fffffff) &&
3150 fp == I915_READ(pll->fp0_reg)) {
3151 DRM_DEBUG_KMS("CRTC:%d sharing existing PCH PLL %x (refcount %d, ative %d)\n",
3152 intel_crtc->base.base.id,
3153 pll->pll_reg, pll->refcount, pll->active);
3154
3155 goto found;
3156 }
3157 }
3158
3159 /* Ok no matching timings, maybe there's a free one? */
3160 for (i = 0; i < dev_priv->num_pch_pll; i++) {
3161 pll = &dev_priv->pch_plls[i];
3162 if (pll->refcount == 0) {
3163 DRM_DEBUG_KMS("CRTC:%d allocated PCH PLL %x\n",
3164 intel_crtc->base.base.id, pll->pll_reg);
3165 goto found;
3166 }
3167 }
3168
3169 return NULL;
3170
3171found:
3172 intel_crtc->pch_pll = pll;
3173 pll->refcount++;
3174 DRM_DEBUG_DRIVER("using pll %d for pipe %d\n", i, intel_crtc->pipe);
3175prepare: /* separate function? */
3176 DRM_DEBUG_DRIVER("switching PLL %x off\n", pll->pll_reg);
ee7b9f93 3177
e04c7350
CW		 3178 /* Wait for the clocks to stabilize before rewriting the regs */
3179 I915_WRITE(pll->pll_reg, dpll & ~DPLL_VCO_ENABLE);
ee7b9f93
JB		 3180 POSTING_READ(pll->pll_reg);
3181 udelay(150);
e04c7350
CW		 3182
3183 I915_WRITE(pll->fp0_reg, fp);
3184 I915_WRITE(pll->pll_reg, dpll & ~DPLL_VCO_ENABLE);
ee7b9f93
JB		 3185 pll->on = false;
3186 return pll;
3187}
3188
d4270e57
JB		 3189void intel_cpt_verify_modeset(struct drm_device *dev, int pipe)
3190{
3191 struct drm_i915_private *dev_priv = dev->dev_private;
3192 int dslreg = PIPEDSL(pipe), tc2reg = TRANS_CHICKEN2(pipe);
3193 u32 temp;
3194
3195 temp = I915_READ(dslreg);
3196 udelay(500);
3197 if (wait_for(I915_READ(dslreg) != temp, 5)) {
3198 /* Without this, mode sets may fail silently on FDI */
3199 I915_WRITE(tc2reg, TRANS_AUTOTRAIN_GEN_STALL_DIS);
3200 udelay(250);
3201 I915_WRITE(tc2reg, 0);
3202 if (wait_for(I915_READ(dslreg) != temp, 5))
3203 DRM_ERROR("mode set failed: pipe %d stuck\n", pipe);
3204 }
3205}
3206
f67a559d
JB		 3207static void ironlake_crtc_enable(struct drm_crtc *crtc)
3208{
3209 struct drm_device *dev = crtc->dev;
3210 struct drm_i915_private *dev_priv = dev->dev_private;
3211 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3212 int pipe = intel_crtc->pipe;
3213 int plane = intel_crtc->plane;
3214 u32 temp;
3215 bool is_pch_port;
3216
3217 if (intel_crtc->active)
3218 return;
3219
3220 intel_crtc->active = true;
3221 intel_update_watermarks(dev);
3222
3223 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) {
3224 temp = I915_READ(PCH_LVDS);
3225 if ((temp & LVDS_PORT_EN) == 0)
3226 I915_WRITE(PCH_LVDS, temp | LVDS_PORT_EN);
3227 }
3228
3229 is_pch_port = intel_crtc_driving_pch(crtc);
3230
3231 if (is_pch_port)
88cefb6c 3232 ironlake_fdi_pll_enable(intel_crtc);
f67a559d
JB		 3233 else
3234 ironlake_fdi_disable(crtc);
3235
3236 /* Enable panel fitting for LVDS */
3237 if (dev_priv->pch_pf_size &&
3238 (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS) || HAS_eDP)) {
3239 /* Force use of hard-coded filter coefficients
3240 * as some pre-programmed values are broken,
3241 * e.g. x201.
3242 */
9db4a9c7
JB		 3243 I915_WRITE(PF_CTL(pipe), PF_ENABLE | PF_FILTER_MED_3x3);
3244 I915_WRITE(PF_WIN_POS(pipe), dev_priv->pch_pf_pos);
3245 I915_WRITE(PF_WIN_SZ(pipe), dev_priv->pch_pf_size);
f67a559d
JB		 3246 }
3247
9c54c0dd
JB		 3248 /*
3249 * On ILK+ LUT must be loaded before the pipe is running but with
3250 * clocks enabled
3251 */
3252 intel_crtc_load_lut(crtc);
3253
f67a559d
JB		 3254 intel_enable_pipe(dev_priv, pipe, is_pch_port);
3255 intel_enable_plane(dev_priv, plane, pipe);
3256
3257 if (is_pch_port)
3258 ironlake_pch_enable(crtc);
c98e9dcf 3259
d1ebd816 3260 mutex_lock(&dev->struct_mutex);
bed4a673 3261 intel_update_fbc(dev);
d1ebd816
BW		 3262 mutex_unlock(&dev->struct_mutex);
3263
6b383a7f 3264 intel_crtc_update_cursor(crtc, true);
6be4a607
JB		 3265}
3266
3267static void ironlake_crtc_disable(struct drm_crtc *crtc)
3268{
3269 struct drm_device *dev = crtc->dev;
3270 struct drm_i915_private *dev_priv = dev->dev_private;
3271 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3272 int pipe = intel_crtc->pipe;
3273 int plane = intel_crtc->plane;
5eddb70b 3274 u32 reg, temp;
b52eb4dc 3275
f7abfe8b
CW		 3276 if (!intel_crtc->active)
3277 return;
3278
e6c3a2a6 3279 intel_crtc_wait_for_pending_flips(crtc);
6be4a607 3280 drm_vblank_off(dev, pipe);
6b383a7f 3281 intel_crtc_update_cursor(crtc, false);
5eddb70b 3282
b24e7179 3283 intel_disable_plane(dev_priv, plane, pipe);
913d8d11 3284
973d04f9
CW		 3285 if (dev_priv->cfb_plane == plane)
3286 intel_disable_fbc(dev);
2c07245f 3287
b24e7179 3288 intel_disable_pipe(dev_priv, pipe);
32f9d658 3289
6be4a607 3290 /* Disable PF */
9db4a9c7
JB		 3291 I915_WRITE(PF_CTL(pipe), 0);
3292 I915_WRITE(PF_WIN_SZ(pipe), 0);
2c07245f 3293
0fc932b8 3294 ironlake_fdi_disable(crtc);
2c07245f 3295
47a05eca
JB		 3296 /* This is a horrible layering violation; we should be doing this in
3297 * the connector/encoder ->prepare instead, but we don't always have
3298 * enough information there about the config to know whether it will
3299 * actually be necessary or just cause undesired flicker.
3300 */
3301 intel_disable_pch_ports(dev_priv, pipe);
249c0e64 3302
040484af 3303 intel_disable_transcoder(dev_priv, pipe);
913d8d11 3304
6be4a607
JB		 3305 if (HAS_PCH_CPT(dev)) {
3306 /* disable TRANS_DP_CTL */
5eddb70b
CW		 3307 reg = TRANS_DP_CTL(pipe);
3308 temp = I915_READ(reg);
3309 temp &= ~(TRANS_DP_OUTPUT_ENABLE | TRANS_DP_PORT_SEL_MASK);
cb3543c6 3310 temp |= TRANS_DP_PORT_SEL_NONE;
5eddb70b 3311 I915_WRITE(reg, temp);
6be4a607
JB		 3312
3313 /* disable DPLL_SEL */
3314 temp = I915_READ(PCH_DPLL_SEL);
9db4a9c7
JB		 3315 switch (pipe) {
3316 case 0:
d64311ab 3317 temp &= ~(TRANSA_DPLL_ENABLE | TRANSA_DPLLB_SEL);
9db4a9c7
JB		 3318 break;
3319 case 1:
6be4a607 3320 temp &= ~(TRANSB_DPLL_ENABLE | TRANSB_DPLLB_SEL);
9db4a9c7
JB		 3321 break;
3322 case 2:
4b645f14 3323 /* C shares PLL A or B */
d64311ab 3324 temp &= ~(TRANSC_DPLL_ENABLE | TRANSC_DPLLB_SEL);
9db4a9c7
JB		 3325 break;
3326 default:
3327 BUG(); /* wtf */
3328 }
6be4a607 3329 I915_WRITE(PCH_DPLL_SEL, temp);
6be4a607 3330 }
e3421a18 3331
6be4a607 3332 /* disable PCH DPLL */
ee7b9f93 3333 intel_disable_pch_pll(intel_crtc);
8db9d77b 3334
88cefb6c 3335 ironlake_fdi_pll_disable(intel_crtc);
6b383a7f 3336
f7abfe8b 3337 intel_crtc->active = false;
6b383a7f 3338 intel_update_watermarks(dev);
d1ebd816
BW		 3339
3340 mutex_lock(&dev->struct_mutex);
6b383a7f 3341 intel_update_fbc(dev);
d1ebd816 3342 mutex_unlock(&dev->struct_mutex);
6be4a607 3343}
1b3c7a47 3344
ee7b9f93
JB		 3345static void ironlake_crtc_off(struct drm_crtc *crtc)
3346{
3347 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3348 intel_put_pch_pll(intel_crtc);
3349}
3350
02e792fb
DV		 3351static void intel_crtc_dpms_overlay(struct intel_crtc *intel_crtc, bool enable)
3352{
02e792fb 3353 if (!enable && intel_crtc->overlay) {
23f09ce3 3354 struct drm_device *dev = intel_crtc->base.dev;
ce453d81 3355 struct drm_i915_private *dev_priv = dev->dev_private;
03f77ea5 3356
23f09ce3 3357 mutex_lock(&dev->struct_mutex);
ce453d81
CW		 3358 dev_priv->mm.interruptible = false;
3359 (void) intel_overlay_switch_off(intel_crtc->overlay);
3360 dev_priv->mm.interruptible = true;
23f09ce3 3361 mutex_unlock(&dev->struct_mutex);
02e792fb 3362 }
02e792fb 3363
5dcdbcb0
CW		 3364 /* Let userspace switch the overlay on again. In most cases userspace
3365 * has to recompute where to put it anyway.
3366 */
02e792fb
DV		 3367}
3368
0b8765c6 3369static void i9xx_crtc_enable(struct drm_crtc *crtc)
79e53945
JB		 3370{
3371 struct drm_device *dev = crtc->dev;
79e53945
JB		 3372 struct drm_i915_private *dev_priv = dev->dev_private;
3373 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3374 int pipe = intel_crtc->pipe;
80824003 3375 int plane = intel_crtc->plane;
79e53945 3376
f7abfe8b
CW		 3377 if (intel_crtc->active)
3378 return;
3379
3380 intel_crtc->active = true;
6b383a7f
CW		 3381 intel_update_watermarks(dev);
3382
63d7bbe9 3383 intel_enable_pll(dev_priv, pipe);
040484af 3384 intel_enable_pipe(dev_priv, pipe, false);
b24e7179 3385 intel_enable_plane(dev_priv, plane, pipe);
79e53945 3386
0b8765c6 3387 intel_crtc_load_lut(crtc);
bed4a673 3388 intel_update_fbc(dev);
79e53945 3389
0b8765c6
JB		 3390 /* Give the overlay scaler a chance to enable if it's on this pipe */
3391 intel_crtc_dpms_overlay(intel_crtc, true);
6b383a7f 3392 intel_crtc_update_cursor(crtc, true);
0b8765c6 3393}
79e53945 3394
0b8765c6
JB		 3395static void i9xx_crtc_disable(struct drm_crtc *crtc)
3396{
3397 struct drm_device *dev = crtc->dev;
3398 struct drm_i915_private *dev_priv = dev->dev_private;
3399 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3400 int pipe = intel_crtc->pipe;
3401 int plane = intel_crtc->plane;
b690e96c 3402
f7abfe8b
CW		 3403 if (!intel_crtc->active)
3404 return;
3405
0b8765c6 3406 /* Give the overlay scaler a chance to disable if it's on this pipe */
e6c3a2a6
CW		 3407 intel_crtc_wait_for_pending_flips(crtc);
3408 drm_vblank_off(dev, pipe);
0b8765c6 3409 intel_crtc_dpms_overlay(intel_crtc, false);
6b383a7f 3410 intel_crtc_update_cursor(crtc, false);
0b8765c6 3411
973d04f9
CW		 3412 if (dev_priv->cfb_plane == plane)
3413 intel_disable_fbc(dev);
79e53945 3414
b24e7179 3415 intel_disable_plane(dev_priv, plane, pipe);
b24e7179 3416 intel_disable_pipe(dev_priv, pipe);
63d7bbe9 3417 intel_disable_pll(dev_priv, pipe);
0b8765c6 3418
f7abfe8b 3419 intel_crtc->active = false;
6b383a7f
CW		 3420 intel_update_fbc(dev);
3421 intel_update_watermarks(dev);
0b8765c6
JB		 3422}
3423
ee7b9f93
JB		 3424static void i9xx_crtc_off(struct drm_crtc *crtc)
3425{
3426}
3427
2c07245f
ZW		 3428/**
3429 * Sets the power management mode of the pipe and plane.
2c07245f
ZW		 3430 */
3431static void intel_crtc_dpms(struct drm_crtc *crtc, int mode)
3432{
3433 struct drm_device *dev = crtc->dev;
e70236a8 3434 struct drm_i915_private *dev_priv = dev->dev_private;
2c07245f
ZW		 3435 struct drm_i915_master_private *master_priv;
3436 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3437 int pipe = intel_crtc->pipe;
3438 bool enabled;
3439
032d2a0d
CW		 3440 if (intel_crtc->dpms_mode == mode)
3441 return;
3442
65655d4a 3443 intel_crtc->dpms_mode = mode;
debcaddc 3444
76e5a89c
DV		 3445 /* XXX: When our outputs are all unaware of DPMS modes other than off
3446 * and on, we should map those modes to DRM_MODE_DPMS_OFF in the CRTC.
3447 */
3448 switch (mode) {
3449 case DRM_MODE_DPMS_ON:
3450 case DRM_MODE_DPMS_STANDBY:
3451 case DRM_MODE_DPMS_SUSPEND:
3452 dev_priv->display.crtc_enable(crtc);
3453 break;
3454
3455 case DRM_MODE_DPMS_OFF:
3456 dev_priv->display.crtc_disable(crtc);
3457 break;
3458 }
79e53945
JB		 3459
3460 if (!dev->primary->master)
3461 return;
3462
3463 master_priv = dev->primary->master->driver_priv;
3464 if (!master_priv->sarea_priv)
3465 return;
3466
3467 enabled = crtc->enabled && mode != DRM_MODE_DPMS_OFF;
3468
3469 switch (pipe) {
3470 case 0:
3471 master_priv->sarea_priv->pipeA_w = enabled ? crtc->mode.hdisplay : 0;
3472 master_priv->sarea_priv->pipeA_h = enabled ? crtc->mode.vdisplay : 0;
3473 break;
3474 case 1:
3475 master_priv->sarea_priv->pipeB_w = enabled ? crtc->mode.hdisplay : 0;
3476 master_priv->sarea_priv->pipeB_h = enabled ? crtc->mode.vdisplay : 0;
3477 break;
3478 default:
9db4a9c7 3479 DRM_ERROR("Can't update pipe %c in SAREA\n", pipe_name(pipe));
79e53945
JB		 3480 break;
3481 }
79e53945
JB		 3482}
3483
cdd59983
CW		 3484static void intel_crtc_disable(struct drm_crtc *crtc)
3485{
3486 struct drm_crtc_helper_funcs *crtc_funcs = crtc->helper_private;
3487 struct drm_device *dev = crtc->dev;
ee7b9f93 3488 struct drm_i915_private *dev_priv = dev->dev_private;
cdd59983
CW		 3489
3490 crtc_funcs->dpms(crtc, DRM_MODE_DPMS_OFF);
ee7b9f93
JB		 3491 dev_priv->display.off(crtc);
3492
931872fc
CW		 3493 assert_plane_disabled(dev->dev_private, to_intel_crtc(crtc)->plane);
3494 assert_pipe_disabled(dev->dev_private, to_intel_crtc(crtc)->pipe);
cdd59983
CW		 3495
3496 if (crtc->fb) {
3497 mutex_lock(&dev->struct_mutex);
1690e1eb 3498 intel_unpin_fb_obj(to_intel_framebuffer(crtc->fb)->obj);
cdd59983
CW		 3499 mutex_unlock(&dev->struct_mutex);
3500 }
3501}
3502
0206e353 3503void intel_encoder_prepare(struct drm_encoder *encoder)
79e53945
JB		 3504{
3505 struct drm_encoder_helper_funcs *encoder_funcs = encoder->helper_private;
3506 /* lvds has its own version of prepare see intel_lvds_prepare */
3507 encoder_funcs->dpms(encoder, DRM_MODE_DPMS_OFF);
3508}
3509
0206e353 3510void intel_encoder_commit(struct drm_encoder *encoder)
79e53945
JB		 3511{
3512 struct drm_encoder_helper_funcs *encoder_funcs = encoder->helper_private;
d4270e57 3513 struct drm_device *dev = encoder->dev;
d47d7cb8 3514 struct intel_crtc *intel_crtc = to_intel_crtc(encoder->crtc);
d4270e57 3515
79e53945
JB		 3516 /* lvds has its own version of commit see intel_lvds_commit */
3517 encoder_funcs->dpms(encoder, DRM_MODE_DPMS_ON);
d4270e57
JB		 3518
3519 if (HAS_PCH_CPT(dev))
3520 intel_cpt_verify_modeset(dev, intel_crtc->pipe);
79e53945
JB		 3521}
3522
ea5b213a
CW		 3523void intel_encoder_destroy(struct drm_encoder *encoder)
3524{
4ef69c7a 3525 struct intel_encoder *intel_encoder = to_intel_encoder(encoder);
ea5b213a 3526
ea5b213a
CW		 3527 drm_encoder_cleanup(encoder);
3528 kfree(intel_encoder);
3529}
3530
79e53945 3531static bool intel_crtc_mode_fixup(struct drm_crtc *crtc,
35313cde 3532 const struct drm_display_mode *mode,
79e53945
JB		 3533 struct drm_display_mode *adjusted_mode)
3534{
2c07245f 3535 struct drm_device *dev = crtc->dev;
89749350 3536
bad720ff 3537 if (HAS_PCH_SPLIT(dev)) {
2c07245f 3538 /* FDI link clock is fixed at 2.7G */
2377b741
JB		 3539 if (mode->clock * 3 > IRONLAKE_FDI_FREQ * 4)
3540 return false;
2c07245f 3541 }
89749350 3542
f9bef081
DV		 3543 /* All interlaced capable intel hw wants timings in frames. Note though
3544 * that intel_lvds_mode_fixup does some funny tricks with the crtc
3545 * timings, so we need to be careful not to clobber these.*/
3546 if (!(adjusted_mode->private_flags & INTEL_MODE_CRTC_TIMINGS_SET))
3547 drm_mode_set_crtcinfo(adjusted_mode, 0);
89749350 3548
79e53945
JB		 3549 return true;
3550}
3551
25eb05fc
JB		 3552static int valleyview_get_display_clock_speed(struct drm_device *dev)
3553{
3554 return 400000; /* FIXME */
3555}
3556
e70236a8
JB		 3557static int i945_get_display_clock_speed(struct drm_device *dev)
3558{
3559 return 400000;
3560}
79e53945 3561
e70236a8 3562static int i915_get_display_clock_speed(struct drm_device *dev)
79e53945 3563{
e70236a8
JB		 3564 return 333000;
3565}
79e53945 3566
e70236a8
JB		 3567static int i9xx_misc_get_display_clock_speed(struct drm_device *dev)
3568{
3569 return 200000;
3570}
79e53945 3571
e70236a8
JB		 3572static int i915gm_get_display_clock_speed(struct drm_device *dev)
3573{
3574 u16 gcfgc = 0;
79e53945 3575
e70236a8
JB		 3576 pci_read_config_word(dev->pdev, GCFGC, &gcfgc);
3577
3578 if (gcfgc & GC_LOW_FREQUENCY_ENABLE)
3579 return 133000;
3580 else {
3581 switch (gcfgc & GC_DISPLAY_CLOCK_MASK) {
3582 case GC_DISPLAY_CLOCK_333_MHZ:
3583 return 333000;
3584 default:
3585 case GC_DISPLAY_CLOCK_190_200_MHZ:
3586 return 190000;
79e53945 3587 }
e70236a8
JB		 3588 }
3589}
3590
3591static int i865_get_display_clock_speed(struct drm_device *dev)
3592{
3593 return 266000;
3594}
3595
3596static int i855_get_display_clock_speed(struct drm_device *dev)
3597{
3598 u16 hpllcc = 0;
3599 /* Assume that the hardware is in the high speed state. This
3600 * should be the default.
3601 */
3602 switch (hpllcc & GC_CLOCK_CONTROL_MASK) {
3603 case GC_CLOCK_133_200:
3604 case GC_CLOCK_100_200:
3605 return 200000;
3606 case GC_CLOCK_166_250:
3607 return 250000;
3608 case GC_CLOCK_100_133:
79e53945 3609 return 133000;
e70236a8 3610 }
79e53945 3611
e70236a8
JB		 3612 /* Shouldn't happen */
3613 return 0;
3614}
79e53945 3615
e70236a8
JB		 3616static int i830_get_display_clock_speed(struct drm_device *dev)
3617{
3618 return 133000;
79e53945
JB		 3619}
3620
2c07245f
ZW		 3621struct fdi_m_n {
3622 u32 tu;
3623 u32 gmch_m;
3624 u32 gmch_n;
3625 u32 link_m;
3626 u32 link_n;
3627};
3628
3629static void
3630fdi_reduce_ratio(u32 *num, u32 *den)
3631{
3632 while (*num > 0xffffff || *den > 0xffffff) {
3633 *num >>= 1;
3634 *den >>= 1;
3635 }
3636}
3637
2c07245f 3638static void
f2b115e6
AJ		 3639ironlake_compute_m_n(int bits_per_pixel, int nlanes, int pixel_clock,
3640 int link_clock, struct fdi_m_n *m_n)
2c07245f 3641{
2c07245f
ZW		 3642 m_n->tu = 64; /* default size */
3643
22ed1113
CW		 3644 /* BUG_ON(pixel_clock > INT_MAX / 36); */
3645 m_n->gmch_m = bits_per_pixel * pixel_clock;
3646 m_n->gmch_n = link_clock * nlanes * 8;
2c07245f
ZW		 3647 fdi_reduce_ratio(&m_n->gmch_m, &m_n->gmch_n);
3648
22ed1113
CW		 3649 m_n->link_m = pixel_clock;
3650 m_n->link_n = link_clock;
2c07245f
ZW		 3651 fdi_reduce_ratio(&m_n->link_m, &m_n->link_n);
3652}
3653
a7615030
CW		 3654static inline bool intel_panel_use_ssc(struct drm_i915_private *dev_priv)
3655{
72bbe58c
KP		 3656 if (i915_panel_use_ssc >= 0)
3657 return i915_panel_use_ssc != 0;
3658 return dev_priv->lvds_use_ssc
435793df 3659 && !(dev_priv->quirks & QUIRK_LVDS_SSC_DISABLE);
a7615030
CW		 3660}
3661
5a354204
JB		 3662/**
3663 * intel_choose_pipe_bpp_dither - figure out what color depth the pipe should send
3664 * @crtc: CRTC structure
3b5c78a3 3665 * @mode: requested mode
5a354204
JB		 3666 *
3667 * A pipe may be connected to one or more outputs. Based on the depth of the
3668 * attached framebuffer, choose a good color depth to use on the pipe.
3669 *
3670 * If possible, match the pipe depth to the fb depth. In some cases, this
3671 * isn't ideal, because the connected output supports a lesser or restricted
3672 * set of depths. Resolve that here:
3673 * LVDS typically supports only 6bpc, so clamp down in that case
3674 * HDMI supports only 8bpc or 12bpc, so clamp to 8bpc with dither for 10bpc
3675 * Displays may support a restricted set as well, check EDID and clamp as
3676 * appropriate.
3b5c78a3 3677 * DP may want to dither down to 6bpc to fit larger modes
5a354204
JB		 3678 *
3679 * RETURNS:
3680 * Dithering requirement (i.e. false if display bpc and pipe bpc match,
3681 * true if they don't match).
3682 */
3683static bool intel_choose_pipe_bpp_dither(struct drm_crtc *crtc,
3b5c78a3
AJ		 3684 unsigned int *pipe_bpp,
3685 struct drm_display_mode *mode)
5a354204
JB		 3686{
3687 struct drm_device *dev = crtc->dev;
3688 struct drm_i915_private *dev_priv = dev->dev_private;
5a354204 3689 struct drm_connector *connector;
6c2b7c12 3690 struct intel_encoder *intel_encoder;
5a354204
JB		 3691 unsigned int display_bpc = UINT_MAX, bpc;
3692
3693 /* Walk the encoders & connectors on this crtc, get min bpc */
6c2b7c12 3694 for_each_encoder_on_crtc(dev, crtc, intel_encoder) {
5a354204
JB		 3695
3696 if (intel_encoder->type == INTEL_OUTPUT_LVDS) {
3697 unsigned int lvds_bpc;
3698
3699 if ((I915_READ(PCH_LVDS) & LVDS_A3_POWER_MASK) ==
3700 LVDS_A3_POWER_UP)
3701 lvds_bpc = 8;
3702 else
3703 lvds_bpc = 6;
3704
3705 if (lvds_bpc < display_bpc) {
82820490 3706 DRM_DEBUG_KMS("clamping display bpc (was %d) to LVDS (%d)\n", display_bpc, lvds_bpc);
5a354204
JB		 3707 display_bpc = lvds_bpc;
3708 }
3709 continue;
3710 }
3711
5a354204
JB		 3712 /* Not one of the known troublemakers, check the EDID */
3713 list_for_each_entry(connector, &dev->mode_config.connector_list,
3714 head) {
6c2b7c12 3715 if (connector->encoder != &intel_encoder->base)
5a354204
JB		 3716 continue;
3717
62ac41a6
JB		 3718 /* Don't use an invalid EDID bpc value */
3719 if (connector->display_info.bpc &&
3720 connector->display_info.bpc < display_bpc) {
82820490 3721 DRM_DEBUG_KMS("clamping display bpc (was %d) to EDID reported max of %d\n", display_bpc, connector->display_info.bpc);
5a354204
JB		 3722 display_bpc = connector->display_info.bpc;
3723 }
3724 }
3725
3726 /*
3727 * HDMI is either 12 or 8, so if the display lets 10bpc sneak
3728 * through, clamp it down. (Note: >12bpc will be caught below.)
3729 */
3730 if (intel_encoder->type == INTEL_OUTPUT_HDMI) {
3731 if (display_bpc > 8 && display_bpc < 12) {
82820490 3732 DRM_DEBUG_KMS("forcing bpc to 12 for HDMI\n");
5a354204
JB		 3733 display_bpc = 12;
3734 } else {
82820490 3735 DRM_DEBUG_KMS("forcing bpc to 8 for HDMI\n");
5a354204
JB		 3736 display_bpc = 8;
3737 }
3738 }
3739 }
3740
3b5c78a3
AJ		 3741 if (mode->private_flags & INTEL_MODE_DP_FORCE_6BPC) {
3742 DRM_DEBUG_KMS("Dithering DP to 6bpc\n");
3743 display_bpc = 6;
3744 }
3745
5a354204
JB		 3746 /*
3747 * We could just drive the pipe at the highest bpc all the time and
3748 * enable dithering as needed, but that costs bandwidth. So choose
3749 * the minimum value that expresses the full color range of the fb but
3750 * also stays within the max display bpc discovered above.
3751 */
3752
3753 switch (crtc->fb->depth) {
3754 case 8:
3755 bpc = 8; /* since we go through a colormap */
3756 break;
3757 case 15:
3758 case 16:
3759 bpc = 6; /* min is 18bpp */
3760 break;
3761 case 24:
578393cd 3762 bpc = 8;
5a354204
JB		 3763 break;
3764 case 30:
578393cd 3765 bpc = 10;
5a354204
JB		 3766 break;
3767 case 48:
578393cd 3768 bpc = 12;
5a354204
JB		 3769 break;
3770 default:
3771 DRM_DEBUG("unsupported depth, assuming 24 bits\n");
3772 bpc = min((unsigned int)8, display_bpc);
3773 break;
3774 }
3775
578393cd
KP		 3776 display_bpc = min(display_bpc, bpc);
3777
82820490
AJ		 3778 DRM_DEBUG_KMS("setting pipe bpc to %d (max display bpc %d)\n",
3779 bpc, display_bpc);
5a354204 3780
578393cd 3781 *pipe_bpp = display_bpc * 3;
5a354204
JB		 3782
3783 return display_bpc != bpc;
3784}
3785
a0c4da24
JB		 3786static int vlv_get_refclk(struct drm_crtc *crtc)
3787{
3788 struct drm_device *dev = crtc->dev;
3789 struct drm_i915_private *dev_priv = dev->dev_private;
3790 int refclk = 27000; /* for DP & HDMI */
3791
3792 return 100000; /* only one validated so far */
3793
3794 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_ANALOG)) {
3795 refclk = 96000;
3796 } else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) {
3797 if (intel_panel_use_ssc(dev_priv))
3798 refclk = 100000;
3799 else
3800 refclk = 96000;
3801 } else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_EDP)) {
3802 refclk = 100000;
3803 }
3804
3805 return refclk;
3806}
3807
c65d77d8
JB		 3808static int i9xx_get_refclk(struct drm_crtc *crtc, int num_connectors)
3809{
3810 struct drm_device *dev = crtc->dev;
3811 struct drm_i915_private *dev_priv = dev->dev_private;
3812 int refclk;
3813
a0c4da24
JB		 3814 if (IS_VALLEYVIEW(dev)) {
3815 refclk = vlv_get_refclk(crtc);
3816 } else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS) &&
c65d77d8
JB		 3817 intel_panel_use_ssc(dev_priv) && num_connectors < 2) {
3818 refclk = dev_priv->lvds_ssc_freq * 1000;
3819 DRM_DEBUG_KMS("using SSC reference clock of %d MHz\n",
3820 refclk / 1000);
3821 } else if (!IS_GEN2(dev)) {
3822 refclk = 96000;
3823 } else {
3824 refclk = 48000;
3825 }
3826
3827 return refclk;
3828}
3829
3830static void i9xx_adjust_sdvo_tv_clock(struct drm_display_mode *adjusted_mode,
3831 intel_clock_t *clock)
3832{
3833 /* SDVO TV has fixed PLL values depend on its clock range,
3834 this mirrors vbios setting. */
3835 if (adjusted_mode->clock >= 100000
3836 && adjusted_mode->clock < 140500) {
3837 clock->p1 = 2;
3838 clock->p2 = 10;
3839 clock->n = 3;
3840 clock->m1 = 16;
3841 clock->m2 = 8;
3842 } else if (adjusted_mode->clock >= 140500
3843 && adjusted_mode->clock <= 200000) {
3844 clock->p1 = 1;
3845 clock->p2 = 10;
3846 clock->n = 6;
3847 clock->m1 = 12;
3848 clock->m2 = 8;
3849 }
3850}
3851
a7516a05
JB		 3852static void i9xx_update_pll_dividers(struct drm_crtc *crtc,
3853 intel_clock_t *clock,
3854 intel_clock_t *reduced_clock)
3855{
3856 struct drm_device *dev = crtc->dev;
3857 struct drm_i915_private *dev_priv = dev->dev_private;
3858 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3859 int pipe = intel_crtc->pipe;
3860 u32 fp, fp2 = 0;
3861
3862 if (IS_PINEVIEW(dev)) {
3863 fp = (1 << clock->n) << 16 | clock->m1 << 8 | clock->m2;
3864 if (reduced_clock)
3865 fp2 = (1 << reduced_clock->n) << 16 |
3866 reduced_clock->m1 << 8 | reduced_clock->m2;
3867 } else {
3868 fp = clock->n << 16 | clock->m1 << 8 | clock->m2;
3869 if (reduced_clock)
3870 fp2 = reduced_clock->n << 16 | reduced_clock->m1 << 8 |
3871 reduced_clock->m2;
3872 }
3873
3874 I915_WRITE(FP0(pipe), fp);
3875
3876 intel_crtc->lowfreq_avail = false;
3877 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS) &&
3878 reduced_clock && i915_powersave) {
3879 I915_WRITE(FP1(pipe), fp2);
3880 intel_crtc->lowfreq_avail = true;
3881 } else {
3882 I915_WRITE(FP1(pipe), fp);
3883 }
3884}
3885
93e537a1
DV		 3886static void intel_update_lvds(struct drm_crtc *crtc, intel_clock_t *clock,
3887 struct drm_display_mode *adjusted_mode)
3888{
3889 struct drm_device *dev = crtc->dev;
3890 struct drm_i915_private *dev_priv = dev->dev_private;
3891 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3892 int pipe = intel_crtc->pipe;
284d5df5 3893 u32 temp;
93e537a1
DV		 3894
3895 temp = I915_READ(LVDS);
3896 temp |= LVDS_PORT_EN | LVDS_A0A2_CLKA_POWER_UP;
3897 if (pipe == 1) {
3898 temp |= LVDS_PIPEB_SELECT;
3899 } else {
3900 temp &= ~LVDS_PIPEB_SELECT;
3901 }
3902 /* set the corresponsding LVDS_BORDER bit */
3903 temp |= dev_priv->lvds_border_bits;
3904 /* Set the B0-B3 data pairs corresponding to whether we're going to
3905 * set the DPLLs for dual-channel mode or not.
3906 */
3907 if (clock->p2 == 7)
3908 temp |= LVDS_B0B3_POWER_UP | LVDS_CLKB_POWER_UP;
3909 else
3910 temp &= ~(LVDS_B0B3_POWER_UP | LVDS_CLKB_POWER_UP);
3911
3912 /* It would be nice to set 24 vs 18-bit mode (LVDS_A3_POWER_UP)
3913 * appropriately here, but we need to look more thoroughly into how
3914 * panels behave in the two modes.
3915 */
3916 /* set the dithering flag on LVDS as needed */
3917 if (INTEL_INFO(dev)->gen >= 4) {
3918 if (dev_priv->lvds_dither)
3919 temp |= LVDS_ENABLE_DITHER;
3920 else
3921 temp &= ~LVDS_ENABLE_DITHER;
3922 }
284d5df5 3923 temp &= ~(LVDS_HSYNC_POLARITY | LVDS_VSYNC_POLARITY);
93e537a1 3924 if (adjusted_mode->flags & DRM_MODE_FLAG_NHSYNC)
284d5df5 3925 temp |= LVDS_HSYNC_POLARITY;
93e537a1 3926 if (adjusted_mode->flags & DRM_MODE_FLAG_NVSYNC)
284d5df5 3927 temp |= LVDS_VSYNC_POLARITY;
93e537a1
DV		 3928 I915_WRITE(LVDS, temp);
3929}
3930
a0c4da24
JB		 3931static void vlv_update_pll(struct drm_crtc *crtc,
3932 struct drm_display_mode *mode,
3933 struct drm_display_mode *adjusted_mode,
3934 intel_clock_t *clock, intel_clock_t *reduced_clock,
3935 int refclk, int num_connectors)
3936{
3937 struct drm_device *dev = crtc->dev;
3938 struct drm_i915_private *dev_priv = dev->dev_private;
3939 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3940 int pipe = intel_crtc->pipe;
3941 u32 dpll, mdiv, pdiv;
3942 u32 bestn, bestm1, bestm2, bestp1, bestp2;
3943 bool is_hdmi;
3944
3945 is_hdmi = intel_pipe_has_type(crtc, INTEL_OUTPUT_HDMI);
3946
3947 bestn = clock->n;
3948 bestm1 = clock->m1;
3949 bestm2 = clock->m2;
3950 bestp1 = clock->p1;
3951 bestp2 = clock->p2;
3952
3953 /* Enable DPIO clock input */
3954 dpll = DPLL_EXT_BUFFER_ENABLE_VLV | DPLL_REFA_CLK_ENABLE_VLV |
3955 DPLL_VGA_MODE_DIS | DPLL_INTEGRATED_CLOCK_VLV;
3956 I915_WRITE(DPLL(pipe), dpll);
3957 POSTING_READ(DPLL(pipe));
3958
3959 mdiv = ((bestm1 << DPIO_M1DIV_SHIFT) | (bestm2 & DPIO_M2DIV_MASK));
3960 mdiv |= ((bestp1 << DPIO_P1_SHIFT) | (bestp2 << DPIO_P2_SHIFT));
3961 mdiv |= ((bestn << DPIO_N_SHIFT));
3962 mdiv |= (1 << DPIO_POST_DIV_SHIFT);
3963 mdiv |= (1 << DPIO_K_SHIFT);
3964 mdiv |= DPIO_ENABLE_CALIBRATION;
3965 intel_dpio_write(dev_priv, DPIO_DIV(pipe), mdiv);
3966
3967 intel_dpio_write(dev_priv, DPIO_CORE_CLK(pipe), 0x01000000);
3968
3969 pdiv = DPIO_REFSEL_OVERRIDE | (5 << DPIO_PLL_MODESEL_SHIFT) |
3970 (3 << DPIO_BIAS_CURRENT_CTL_SHIFT) | (1<<20) |
3971 (8 << DPIO_DRIVER_CTL_SHIFT) | (5 << DPIO_CLK_BIAS_CTL_SHIFT);
3972 intel_dpio_write(dev_priv, DPIO_REFSFR(pipe), pdiv);
3973
3974 intel_dpio_write(dev_priv, DPIO_LFP_COEFF(pipe), 0x009f0051);
3975
3976 dpll |= DPLL_VCO_ENABLE;
3977 I915_WRITE(DPLL(pipe), dpll);
3978 POSTING_READ(DPLL(pipe));
3979 if (wait_for(((I915_READ(DPLL(pipe)) & DPLL_LOCK_VLV) == DPLL_LOCK_VLV), 1))
3980 DRM_ERROR("DPLL %d failed to lock\n", pipe);
3981
3982 if (is_hdmi) {
3983 u32 temp = intel_mode_get_pixel_multiplier(adjusted_mode);
3984
3985 if (temp > 1)
3986 temp = (temp - 1) << DPLL_MD_UDI_MULTIPLIER_SHIFT;
3987 else
3988 temp = 0;
3989
3990 I915_WRITE(DPLL_MD(pipe), temp);
3991 POSTING_READ(DPLL_MD(pipe));
3992 }
3993
3994 intel_dpio_write(dev_priv, DPIO_FASTCLK_DISABLE, 0x641); /* ??? */
3995}
3996
eb1cbe48
DV		 3997static void i9xx_update_pll(struct drm_crtc *crtc,
3998 struct drm_display_mode *mode,
3999 struct drm_display_mode *adjusted_mode,
4000 intel_clock_t *clock, intel_clock_t *reduced_clock,
4001 int num_connectors)
4002{
4003 struct drm_device *dev = crtc->dev;
4004 struct drm_i915_private *dev_priv = dev->dev_private;
4005 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
4006 int pipe = intel_crtc->pipe;
4007 u32 dpll;
4008 bool is_sdvo;
4009
4010 is_sdvo = intel_pipe_has_type(crtc, INTEL_OUTPUT_SDVO) ||
4011 intel_pipe_has_type(crtc, INTEL_OUTPUT_HDMI);
4012
4013 dpll = DPLL_VGA_MODE_DIS;
4014
4015 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS))
4016 dpll |= DPLLB_MODE_LVDS;
4017 else
4018 dpll |= DPLLB_MODE_DAC_SERIAL;
4019 if (is_sdvo) {
4020 int pixel_multiplier = intel_mode_get_pixel_multiplier(adjusted_mode);
4021 if (pixel_multiplier > 1) {
4022 if (IS_I945G(dev) || IS_I945GM(dev) || IS_G33(dev))
4023 dpll |= (pixel_multiplier - 1) << SDVO_MULTIPLIER_SHIFT_HIRES;
4024 }
4025 dpll |= DPLL_DVO_HIGH_SPEED;
4026 }
4027 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT))
4028 dpll |= DPLL_DVO_HIGH_SPEED;
4029
4030 /* compute bitmask from p1 value */
4031 if (IS_PINEVIEW(dev))
4032 dpll |= (1 << (clock->p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT_PINEVIEW;
4033 else {
4034 dpll |= (1 << (clock->p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT;
4035 if (IS_G4X(dev) && reduced_clock)
4036 dpll |= (1 << (reduced_clock->p1 - 1)) << DPLL_FPA1_P1_POST_DIV_SHIFT;
4037 }
4038 switch (clock->p2) {
4039 case 5:
4040 dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_5;
4041 break;
4042 case 7:
4043 dpll |= DPLLB_LVDS_P2_CLOCK_DIV_7;
4044 break;
4045 case 10:
4046 dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_10;
4047 break;
4048 case 14:
4049 dpll |= DPLLB_LVDS_P2_CLOCK_DIV_14;
4050 break;
4051 }
4052 if (INTEL_INFO(dev)->gen >= 4)
4053 dpll |= (6 << PLL_LOAD_PULSE_PHASE_SHIFT);
4054
4055 if (is_sdvo && intel_pipe_has_type(crtc, INTEL_OUTPUT_TVOUT))
4056 dpll |= PLL_REF_INPUT_TVCLKINBC;
4057 else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_TVOUT))
4058 /* XXX: just matching BIOS for now */
4059 /* dpll |= PLL_REF_INPUT_TVCLKINBC; */
4060 dpll |= 3;
4061 else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS) &&
4062 intel_panel_use_ssc(dev_priv) && num_connectors < 2)
4063 dpll |= PLLB_REF_INPUT_SPREADSPECTRUMIN;
4064 else
4065 dpll |= PLL_REF_INPUT_DREFCLK;
4066
4067 dpll |= DPLL_VCO_ENABLE;
4068 I915_WRITE(DPLL(pipe), dpll & ~DPLL_VCO_ENABLE);
4069 POSTING_READ(DPLL(pipe));
4070 udelay(150);
4071
4072 /* The LVDS pin pair needs to be on before the DPLLs are enabled.
4073 * This is an exception to the general rule that mode_set doesn't turn
4074 * things on.
4075 */
4076 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS))
4077 intel_update_lvds(crtc, clock, adjusted_mode);
4078
4079 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT))
4080 intel_dp_set_m_n(crtc, mode, adjusted_mode);
4081
4082 I915_WRITE(DPLL(pipe), dpll);
4083
4084 /* Wait for the clocks to stabilize. */
4085 POSTING_READ(DPLL(pipe));
4086 udelay(150);
4087
4088 if (INTEL_INFO(dev)->gen >= 4) {
4089 u32 temp = 0;
4090 if (is_sdvo) {
4091 temp = intel_mode_get_pixel_multiplier(adjusted_mode);
4092 if (temp > 1)
4093 temp = (temp - 1) << DPLL_MD_UDI_MULTIPLIER_SHIFT;
4094 else
4095 temp = 0;
4096 }
4097 I915_WRITE(DPLL_MD(pipe), temp);
4098 } else {
4099 /* The pixel multiplier can only be updated once the
4100 * DPLL is enabled and the clocks are stable.
4101 *
4102 * So write it again.
4103 */
4104 I915_WRITE(DPLL(pipe), dpll);
4105 }
4106}
4107
4108static void i8xx_update_pll(struct drm_crtc *crtc,
4109 struct drm_display_mode *adjusted_mode,
4110 intel_clock_t *clock,
4111 int num_connectors)
4112{
4113 struct drm_device *dev = crtc->dev;
4114 struct drm_i915_private *dev_priv = dev->dev_private;
4115 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
4116 int pipe = intel_crtc->pipe;
4117 u32 dpll;
4118
4119 dpll = DPLL_VGA_MODE_DIS;
4120
4121 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) {
4122 dpll |= (1 << (clock->p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT;
4123 } else {
4124 if (clock->p1 == 2)
4125 dpll |= PLL_P1_DIVIDE_BY_TWO;
4126 else
4127 dpll |= (clock->p1 - 2) << DPLL_FPA01_P1_POST_DIV_SHIFT;
4128 if (clock->p2 == 4)
4129 dpll |= PLL_P2_DIVIDE_BY_4;
4130 }
4131
4132 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_TVOUT))
4133 /* XXX: just matching BIOS for now */
4134 /* dpll |= PLL_REF_INPUT_TVCLKINBC; */
4135 dpll |= 3;
4136 else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS) &&
4137 intel_panel_use_ssc(dev_priv) && num_connectors < 2)
4138 dpll |= PLLB_REF_INPUT_SPREADSPECTRUMIN;
4139 else
4140 dpll |= PLL_REF_INPUT_DREFCLK;
4141
4142 dpll |= DPLL_VCO_ENABLE;
4143 I915_WRITE(DPLL(pipe), dpll & ~DPLL_VCO_ENABLE);
4144 POSTING_READ(DPLL(pipe));
4145 udelay(150);
4146
4147 I915_WRITE(DPLL(pipe), dpll);
4148
4149 /* Wait for the clocks to stabilize. */
4150 POSTING_READ(DPLL(pipe));
4151 udelay(150);
4152
4153 /* The LVDS pin pair needs to be on before the DPLLs are enabled.
4154 * This is an exception to the general rule that mode_set doesn't turn
4155 * things on.
4156 */
4157 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS))
4158 intel_update_lvds(crtc, clock, adjusted_mode);
4159
4160 /* The pixel multiplier can only be updated once the
4161 * DPLL is enabled and the clocks are stable.
4162 *
4163 * So write it again.
4164 */
4165 I915_WRITE(DPLL(pipe), dpll);
4166}
4167
f564048e
EA		 4168static int i9xx_crtc_mode_set(struct drm_crtc *crtc,
4169 struct drm_display_mode *mode,
4170 struct drm_display_mode *adjusted_mode,
4171 int x, int y,
4172 struct drm_framebuffer *old_fb)
79e53945
JB		 4173{
4174 struct drm_device *dev = crtc->dev;
4175 struct drm_i915_private *dev_priv = dev->dev_private;
4176 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
4177 int pipe = intel_crtc->pipe;
80824003 4178 int plane = intel_crtc->plane;
c751ce4f 4179 int refclk, num_connectors = 0;
652c393a 4180 intel_clock_t clock, reduced_clock;
eb1cbe48
DV		 4181 u32 dspcntr, pipeconf, vsyncshift;
4182 bool ok, has_reduced_clock = false, is_sdvo = false;
4183 bool is_lvds = false, is_tv = false, is_dp = false;
5eddb70b 4184 struct intel_encoder *encoder;
d4906093 4185 const intel_limit_t *limit;
5c3b82e2 4186 int ret;
79e53945 4187
6c2b7c12 4188 for_each_encoder_on_crtc(dev, crtc, encoder) {
5eddb70b 4189 switch (encoder->type) {
79e53945
JB		 4190 case INTEL_OUTPUT_LVDS:
4191 is_lvds = true;
4192 break;
4193 case INTEL_OUTPUT_SDVO:
7d57382e 4194 case INTEL_OUTPUT_HDMI:
79e53945 4195 is_sdvo = true;
5eddb70b 4196 if (encoder->needs_tv_clock)
e2f0ba97 4197 is_tv = true;
79e53945 4198 break;
79e53945
JB		 4199 case INTEL_OUTPUT_TVOUT:
4200 is_tv = true;
4201 break;
a4fc5ed6
KP		 4202 case INTEL_OUTPUT_DISPLAYPORT:
4203 is_dp = true;
4204 break;
79e53945 4205 }
43565a06 4206
c751ce4f 4207 num_connectors++;
79e53945
JB		 4208 }
4209
c65d77d8 4210 refclk = i9xx_get_refclk(crtc, num_connectors);
79e53945 4211
d4906093
ML		 4212 /*
4213 * Returns a set of divisors for the desired target clock with the given
4214 * refclk, or FALSE. The returned values represent the clock equation:
4215 * reflck * (5 * (m1 + 2) + (m2 + 2)) / (n + 2) / p1 / p2.
4216 */
1b894b59 4217 limit = intel_limit(crtc, refclk);
cec2f356
SP		 4218 ok = limit->find_pll(limit, crtc, adjusted_mode->clock, refclk, NULL,
4219 &clock);
79e53945
JB		 4220 if (!ok) {
4221 DRM_ERROR("Couldn't find PLL settings for mode!\n");
5c3b82e2 4222 return -EINVAL;
79e53945
JB		 4223 }
4224
cda4b7d3 4225 /* Ensure that the cursor is valid for the new mode before changing... */
6b383a7f 4226 intel_crtc_update_cursor(crtc, true);
cda4b7d3 4227
ddc9003c 4228 if (is_lvds && dev_priv->lvds_downclock_avail) {
cec2f356
SP		 4229 /*
4230 * Ensure we match the reduced clock's P to the target clock.
4231 * If the clocks don't match, we can't switch the display clock
4232 * by using the FP0/FP1. In such case we will disable the LVDS
4233 * downclock feature.
4234 */
ddc9003c 4235 has_reduced_clock = limit->find_pll(limit, crtc,
5eddb70b
CW		 4236 dev_priv->lvds_downclock,
4237 refclk,
cec2f356 4238 &clock,
5eddb70b 4239 &reduced_clock);
7026d4ac
ZW		 4240 }
4241
c65d77d8
JB		 4242 if (is_sdvo && is_tv)
4243 i9xx_adjust_sdvo_tv_clock(adjusted_mode, &clock);
7026d4ac 4244
a7516a05
JB		 4245 i9xx_update_pll_dividers(crtc, &clock, has_reduced_clock ?
4246 &reduced_clock : NULL);
79e53945 4247
eb1cbe48
DV		 4248 if (IS_GEN2(dev))
4249 i8xx_update_pll(crtc, adjusted_mode, &clock, num_connectors);
a0c4da24
JB		 4250 else if (IS_VALLEYVIEW(dev))
4251 vlv_update_pll(crtc, mode,adjusted_mode, &clock, NULL,
4252 refclk, num_connectors);
79e53945 4253 else
eb1cbe48
DV		 4254 i9xx_update_pll(crtc, mode, adjusted_mode, &clock,
4255 has_reduced_clock ? &reduced_clock : NULL,
4256 num_connectors);
79e53945
JB		 4257
4258 /* setup pipeconf */
5eddb70b 4259 pipeconf = I915_READ(PIPECONF(pipe));
79e53945
JB		 4260
4261 /* Set up the display plane register */
4262 dspcntr = DISPPLANE_GAMMA_ENABLE;
4263
929c77fb
EA		 4264 if (pipe == 0)
4265 dspcntr &= ~DISPPLANE_SEL_PIPE_MASK;
4266 else
4267 dspcntr |= DISPPLANE_SEL_PIPE_B;
79e53945 4268
a6c45cf0 4269 if (pipe == 0 && INTEL_INFO(dev)->gen < 4) {
79e53945
JB		 4270 /* Enable pixel doubling when the dot clock is > 90% of the (display)
4271 * core speed.
4272 *
4273 * XXX: No double-wide on 915GM pipe B. Is that the only reason for the
4274 * pipe == 0 check?
4275 */
e70236a8
JB		 4276 if (mode->clock >
4277 dev_priv->display.get_display_clock_speed(dev) * 9 / 10)
5eddb70b 4278 pipeconf |= PIPECONF_DOUBLE_WIDE;
79e53945 4279 else
5eddb70b 4280 pipeconf &= ~PIPECONF_DOUBLE_WIDE;
79e53945
JB		 4281 }
4282
3b5c78a3
AJ		 4283 /* default to 8bpc */
4284 pipeconf &= ~(PIPECONF_BPP_MASK | PIPECONF_DITHER_EN);
4285 if (is_dp) {
4286 if (mode->private_flags & INTEL_MODE_DP_FORCE_6BPC) {
4287 pipeconf |= PIPECONF_BPP_6 |
4288 PIPECONF_DITHER_EN |
4289 PIPECONF_DITHER_TYPE_SP;
4290 }
4291 }
4292
28c97730 4293 DRM_DEBUG_KMS("Mode for pipe %c:\n", pipe == 0 ? 'A' : 'B');
79e53945
JB		 4294 drm_mode_debug_printmodeline(mode);
4295
a7516a05
JB		 4296 if (HAS_PIPE_CXSR(dev)) {
4297 if (intel_crtc->lowfreq_avail) {
28c97730 4298 DRM_DEBUG_KMS("enabling CxSR downclocking\n");
652c393a 4299 pipeconf |= PIPECONF_CXSR_DOWNCLOCK;
a7516a05 4300 } else {
28c97730 4301 DRM_DEBUG_KMS("disabling CxSR downclocking\n");
652c393a
JB		 4302 pipeconf &= ~PIPECONF_CXSR_DOWNCLOCK;
4303 }
4304 }
4305
617cf884 4306 pipeconf &= ~PIPECONF_INTERLACE_MASK;
dbb02575
DV		 4307 if (!IS_GEN2(dev) &&
4308 adjusted_mode->flags & DRM_MODE_FLAG_INTERLACE) {
734b4157
KH		 4309 pipeconf |= PIPECONF_INTERLACE_W_FIELD_INDICATION;
4310 /* the chip adds 2 halflines automatically */
734b4157 4311 adjusted_mode->crtc_vtotal -= 1;
734b4157 4312 adjusted_mode->crtc_vblank_end -= 1;
0529a0d9
DV		 4313 vsyncshift = adjusted_mode->crtc_hsync_start
4314 - adjusted_mode->crtc_htotal/2;
4315 } else {
617cf884 4316 pipeconf |= PIPECONF_PROGRESSIVE;
0529a0d9
DV		 4317 vsyncshift = 0;
4318 }
4319
4320 if (!IS_GEN3(dev))
4321 I915_WRITE(VSYNCSHIFT(pipe), vsyncshift);
734b4157 4322
5eddb70b
CW		 4323 I915_WRITE(HTOTAL(pipe),
4324 (adjusted_mode->crtc_hdisplay - 1) |
79e53945 4325 ((adjusted_mode->crtc_htotal - 1) << 16));
5eddb70b
CW		 4326 I915_WRITE(HBLANK(pipe),
4327 (adjusted_mode->crtc_hblank_start - 1) |
79e53945 4328 ((adjusted_mode->crtc_hblank_end - 1) << 16));
5eddb70b
CW		 4329 I915_WRITE(HSYNC(pipe),
4330 (adjusted_mode->crtc_hsync_start - 1) |
79e53945 4331 ((adjusted_mode->crtc_hsync_end - 1) << 16));
5eddb70b
CW		 4332
4333 I915_WRITE(VTOTAL(pipe),
4334 (adjusted_mode->crtc_vdisplay - 1) |
79e53945 4335 ((adjusted_mode->crtc_vtotal - 1) << 16));
5eddb70b
CW		 4336 I915_WRITE(VBLANK(pipe),
4337 (adjusted_mode->crtc_vblank_start - 1) |
79e53945 4338 ((adjusted_mode->crtc_vblank_end - 1) << 16));
5eddb70b
CW		 4339 I915_WRITE(VSYNC(pipe),
4340 (adjusted_mode->crtc_vsync_start - 1) |
79e53945 4341 ((adjusted_mode->crtc_vsync_end - 1) << 16));
5eddb70b
CW		 4342
4343 /* pipesrc and dspsize control the size that is scaled from,
4344 * which should always be the user's requested size.
79e53945 4345 */
929c77fb
EA		 4346 I915_WRITE(DSPSIZE(plane),
4347 ((mode->vdisplay - 1) << 16) |
4348 (mode->hdisplay - 1));
4349 I915_WRITE(DSPPOS(plane), 0);
5eddb70b
CW		 4350 I915_WRITE(PIPESRC(pipe),
4351 ((mode->hdisplay - 1) << 16) | (mode->vdisplay - 1));
2c07245f 4352
f564048e
EA		 4353 I915_WRITE(PIPECONF(pipe), pipeconf);
4354 POSTING_READ(PIPECONF(pipe));
929c77fb 4355 intel_enable_pipe(dev_priv, pipe, false);
f564048e
EA		 4356
4357 intel_wait_for_vblank(dev, pipe);
4358
f564048e
EA		 4359 I915_WRITE(DSPCNTR(plane), dspcntr);
4360 POSTING_READ(DSPCNTR(plane));
4361
4362 ret = intel_pipe_set_base(crtc, x, y, old_fb);
4363
4364 intel_update_watermarks(dev);
4365
f564048e
EA		 4366 return ret;
4367}
4368
9fb526db
KP		 4369/*
4370 * Initialize reference clocks when the driver loads
4371 */
4372void ironlake_init_pch_refclk(struct drm_device *dev)
13d83a67
JB		 4373{
4374 struct drm_i915_private *dev_priv = dev->dev_private;
4375 struct drm_mode_config *mode_config = &dev->mode_config;
13d83a67 4376 struct intel_encoder *encoder;
13d83a67
JB		 4377 u32 temp;
4378 bool has_lvds = false;
199e5d79
KP		 4379 bool has_cpu_edp = false;
4380 bool has_pch_edp = false;
4381 bool has_panel = false;
99eb6a01
KP		 4382 bool has_ck505 = false;
4383 bool can_ssc = false;
13d83a67
JB		 4384
4385 /* We need to take the global config into account */
199e5d79
KP		 4386 list_for_each_entry(encoder, &mode_config->encoder_list,
4387 base.head) {
4388 switch (encoder->type) {
4389 case INTEL_OUTPUT_LVDS:
4390 has_panel = true;
4391 has_lvds = true;
4392 break;
4393 case INTEL_OUTPUT_EDP:
4394 has_panel = true;
4395 if (intel_encoder_is_pch_edp(&encoder->base))
4396 has_pch_edp = true;
4397 else
4398 has_cpu_edp = true;
4399 break;
13d83a67
JB		 4400 }
4401 }
4402
99eb6a01
KP		 4403 if (HAS_PCH_IBX(dev)) {
4404 has_ck505 = dev_priv->display_clock_mode;
4405 can_ssc = has_ck505;
4406 } else {
4407 has_ck505 = false;
4408 can_ssc = true;
4409 }
4410
4411 DRM_DEBUG_KMS("has_panel %d has_lvds %d has_pch_edp %d has_cpu_edp %d has_ck505 %d\n",
4412 has_panel, has_lvds, has_pch_edp, has_cpu_edp,
4413 has_ck505);
13d83a67
JB		 4414
4415 /* Ironlake: try to setup display ref clock before DPLL
4416 * enabling. This is only under driver's control after
4417 * PCH B stepping, previous chipset stepping should be
4418 * ignoring this setting.
4419 */
4420 temp = I915_READ(PCH_DREF_CONTROL);
4421 /* Always enable nonspread source */
4422 temp &= ~DREF_NONSPREAD_SOURCE_MASK;
13d83a67 4423
99eb6a01
KP		 4424 if (has_ck505)
4425 temp |= DREF_NONSPREAD_CK505_ENABLE;
4426 else
4427 temp |= DREF_NONSPREAD_SOURCE_ENABLE;
13d83a67 4428
199e5d79
KP		 4429 if (has_panel) {
4430 temp &= ~DREF_SSC_SOURCE_MASK;
4431 temp |= DREF_SSC_SOURCE_ENABLE;
13d83a67 4432
199e5d79 4433 /* SSC must be turned on before enabling the CPU output */
99eb6a01 4434 if (intel_panel_use_ssc(dev_priv) && can_ssc) {
199e5d79 4435 DRM_DEBUG_KMS("Using SSC on panel\n");
13d83a67 4436 temp |= DREF_SSC1_ENABLE;
e77166b5
DV		 4437 } else
4438 temp &= ~DREF_SSC1_ENABLE;
199e5d79
KP		 4439
4440 /* Get SSC going before enabling the outputs */
4441 I915_WRITE(PCH_DREF_CONTROL, temp);
4442 POSTING_READ(PCH_DREF_CONTROL);
4443 udelay(200);
4444
13d83a67
JB		 4445 temp &= ~DREF_CPU_SOURCE_OUTPUT_MASK;
4446
4447 /* Enable CPU source on CPU attached eDP */
199e5d79 4448 if (has_cpu_edp) {
99eb6a01 4449 if (intel_panel_use_ssc(dev_priv) && can_ssc) {
199e5d79 4450 DRM_DEBUG_KMS("Using SSC on eDP\n");
13d83a67 4451 temp |= DREF_CPU_SOURCE_OUTPUT_DOWNSPREAD;
199e5d79 4452 }
13d83a67
JB		 4453 else
4454 temp |= DREF_CPU_SOURCE_OUTPUT_NONSPREAD;
199e5d79
KP		 4455 } else
4456 temp |= DREF_CPU_SOURCE_OUTPUT_DISABLE;
4457
4458 I915_WRITE(PCH_DREF_CONTROL, temp);
4459 POSTING_READ(PCH_DREF_CONTROL);
4460 udelay(200);
4461 } else {
4462 DRM_DEBUG_KMS("Disabling SSC entirely\n");
4463
4464 temp &= ~DREF_CPU_SOURCE_OUTPUT_MASK;
4465
4466 /* Turn off CPU output */
4467 temp |= DREF_CPU_SOURCE_OUTPUT_DISABLE;
4468
4469 I915_WRITE(PCH_DREF_CONTROL, temp);
4470 POSTING_READ(PCH_DREF_CONTROL);
4471 udelay(200);
4472
4473 /* Turn off the SSC source */
4474 temp &= ~DREF_SSC_SOURCE_MASK;
4475 temp |= DREF_SSC_SOURCE_DISABLE;
4476
4477 /* Turn off SSC1 */
4478 temp &= ~ DREF_SSC1_ENABLE;
4479
13d83a67
JB		 4480 I915_WRITE(PCH_DREF_CONTROL, temp);
4481 POSTING_READ(PCH_DREF_CONTROL);
4482 udelay(200);
4483 }
4484}
4485
d9d444cb
JB		 4486static int ironlake_get_refclk(struct drm_crtc *crtc)
4487{
4488 struct drm_device *dev = crtc->dev;
4489 struct drm_i915_private *dev_priv = dev->dev_private;
4490 struct intel_encoder *encoder;
d9d444cb
JB		 4491 struct intel_encoder *edp_encoder = NULL;
4492 int num_connectors = 0;
4493 bool is_lvds = false;
4494
6c2b7c12 4495 for_each_encoder_on_crtc(dev, crtc, encoder) {
d9d444cb
JB		 4496 switch (encoder->type) {
4497 case INTEL_OUTPUT_LVDS:
4498 is_lvds = true;
4499 break;
4500 case INTEL_OUTPUT_EDP:
4501 edp_encoder = encoder;
4502 break;
4503 }
4504 num_connectors++;
4505 }
4506
4507 if (is_lvds && intel_panel_use_ssc(dev_priv) && num_connectors < 2) {
4508 DRM_DEBUG_KMS("using SSC reference clock of %d MHz\n",
4509 dev_priv->lvds_ssc_freq);
4510 return dev_priv->lvds_ssc_freq * 1000;
4511 }
4512
4513 return 120000;
4514}
4515
f564048e
EA		 4516static int ironlake_crtc_mode_set(struct drm_crtc *crtc,
4517 struct drm_display_mode *mode,
4518 struct drm_display_mode *adjusted_mode,
4519 int x, int y,
4520 struct drm_framebuffer *old_fb)
79e53945
JB		 4521{
4522 struct drm_device *dev = crtc->dev;
4523 struct drm_i915_private *dev_priv = dev->dev_private;
4524 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
4525 int pipe = intel_crtc->pipe;
80824003 4526 int plane = intel_crtc->plane;
c751ce4f 4527 int refclk, num_connectors = 0;
652c393a 4528 intel_clock_t clock, reduced_clock;
5eddb70b 4529 u32 dpll, fp = 0, fp2 = 0, dspcntr, pipeconf;
a07d6787 4530 bool ok, has_reduced_clock = false, is_sdvo = false;
a4fc5ed6 4531 bool is_crt = false, is_lvds = false, is_tv = false, is_dp = false;
e3aef172 4532 struct intel_encoder *encoder, *edp_encoder = NULL;
d4906093 4533 const intel_limit_t *limit;
5c3b82e2 4534 int ret;
2c07245f 4535 struct fdi_m_n m_n = {0};
fae14981 4536 u32 temp;
5a354204
JB		 4537 int target_clock, pixel_multiplier, lane, link_bw, factor;
4538 unsigned int pipe_bpp;
4539 bool dither;
e3aef172 4540 bool is_cpu_edp = false, is_pch_edp = false;
79e53945 4541
6c2b7c12 4542 for_each_encoder_on_crtc(dev, crtc, encoder) {
5eddb70b 4543 switch (encoder->type) {
79e53945
JB		 4544 case INTEL_OUTPUT_LVDS:
4545 is_lvds = true;
4546 break;
4547 case INTEL_OUTPUT_SDVO:
7d57382e 4548 case INTEL_OUTPUT_HDMI:
79e53945 4549 is_sdvo = true;
5eddb70b 4550 if (encoder->needs_tv_clock)
e2f0ba97 4551 is_tv = true;
79e53945 4552 break;
79e53945
JB		 4553 case INTEL_OUTPUT_TVOUT:
4554 is_tv = true;
4555 break;
4556 case INTEL_OUTPUT_ANALOG:
4557 is_crt = true;
4558 break;
a4fc5ed6
KP		 4559 case INTEL_OUTPUT_DISPLAYPORT:
4560 is_dp = true;
4561 break;
32f9d658 4562 case INTEL_OUTPUT_EDP:
e3aef172
JB		 4563 is_dp = true;
4564 if (intel_encoder_is_pch_edp(&encoder->base))
4565 is_pch_edp = true;
4566 else
4567 is_cpu_edp = true;
4568 edp_encoder = encoder;
32f9d658 4569 break;
79e53945 4570 }
43565a06 4571
c751ce4f 4572 num_connectors++;
79e53945
JB		 4573 }
4574
d9d444cb 4575 refclk = ironlake_get_refclk(crtc);
79e53945 4576
d4906093
ML		 4577 /*
4578 * Returns a set of divisors for the desired target clock with the given
4579 * refclk, or FALSE. The returned values represent the clock equation:
4580 * reflck * (5 * (m1 + 2) + (m2 + 2)) / (n + 2) / p1 / p2.
4581 */
1b894b59 4582 limit = intel_limit(crtc, refclk);
cec2f356
SP		 4583 ok = limit->find_pll(limit, crtc, adjusted_mode->clock, refclk, NULL,
4584 &clock);
79e53945
JB		 4585 if (!ok) {
4586 DRM_ERROR("Couldn't find PLL settings for mode!\n");
5c3b82e2 4587 return -EINVAL;
79e53945
JB		 4588 }
4589
cda4b7d3 4590 /* Ensure that the cursor is valid for the new mode before changing... */
6b383a7f 4591 intel_crtc_update_cursor(crtc, true);
cda4b7d3 4592
ddc9003c 4593 if (is_lvds && dev_priv->lvds_downclock_avail) {
cec2f356
SP		 4594 /*
4595 * Ensure we match the reduced clock's P to the target clock.
4596 * If the clocks don't match, we can't switch the display clock
4597 * by using the FP0/FP1. In such case we will disable the LVDS
4598 * downclock feature.
4599 */
ddc9003c 4600 has_reduced_clock = limit->find_pll(limit, crtc,
5eddb70b
CW		 4601 dev_priv->lvds_downclock,
4602 refclk,
cec2f356 4603 &clock,
5eddb70b 4604 &reduced_clock);
652c393a 4605 }
61e9653f
DV		 4606
4607 if (is_sdvo && is_tv)
4608 i9xx_adjust_sdvo_tv_clock(adjusted_mode, &clock);
4609
7026d4ac 4610
2c07245f 4611 /* FDI link */
8febb297
EA		 4612 pixel_multiplier = intel_mode_get_pixel_multiplier(adjusted_mode);
4613 lane = 0;
4614 /* CPU eDP doesn't require FDI link, so just set DP M/N
4615 according to current link config */
e3aef172 4616 if (is_cpu_edp) {
e3aef172 4617 intel_edp_link_config(edp_encoder, &lane, &link_bw);
8febb297 4618 } else {
8febb297
EA		 4619 /* FDI is a binary signal running at ~2.7GHz, encoding
4620 * each output octet as 10 bits. The actual frequency
4621 * is stored as a divider into a 100MHz clock, and the
4622 * mode pixel clock is stored in units of 1KHz.
4623 * Hence the bw of each lane in terms of the mode signal
4624 * is:
4625 */
4626 link_bw = intel_fdi_link_freq(dev) * MHz(100)/KHz(1)/10;
4627 }
58a27471 4628
94bf2ced
DV		 4629 /* [e]DP over FDI requires target mode clock instead of link clock. */
4630 if (edp_encoder)
4631 target_clock = intel_edp_target_clock(edp_encoder, mode);
4632 else if (is_dp)
4633 target_clock = mode->clock;
4634 else
4635 target_clock = adjusted_mode->clock;
4636
8febb297
EA		 4637 /* determine panel color depth */
4638 temp = I915_READ(PIPECONF(pipe));
4639 temp &= ~PIPE_BPC_MASK;
3b5c78a3 4640 dither = intel_choose_pipe_bpp_dither(crtc, &pipe_bpp, mode);
5a354204
JB		 4641 switch (pipe_bpp) {
4642 case 18:
4643 temp |= PIPE_6BPC;
8febb297 4644 break;
5a354204
JB		 4645 case 24:
4646 temp |= PIPE_8BPC;
8febb297 4647 break;
5a354204
JB		 4648 case 30:
4649 temp |= PIPE_10BPC;
8febb297 4650 break;
5a354204
JB		 4651 case 36:
4652 temp |= PIPE_12BPC;
8febb297
EA		 4653 break;
4654 default:
62ac41a6
JB		 4655 WARN(1, "intel_choose_pipe_bpp returned invalid value %d\n",
4656 pipe_bpp);
5a354204
JB		 4657 temp |= PIPE_8BPC;
4658 pipe_bpp = 24;
4659 break;
8febb297 4660 }
77ffb597 4661
5a354204
JB		 4662 intel_crtc->bpp = pipe_bpp;
4663 I915_WRITE(PIPECONF(pipe), temp);
4664
8febb297
EA		 4665 if (!lane) {
4666 /*
4667 * Account for spread spectrum to avoid
4668 * oversubscribing the link. Max center spread
4669 * is 2.5%; use 5% for safety's sake.
4670 */
5a354204 4671 u32 bps = target_clock * intel_crtc->bpp * 21 / 20;
8febb297 4672 lane = bps / (link_bw * 8) + 1;
5eb08b69 4673 }
2c07245f 4674
8febb297
EA		 4675 intel_crtc->fdi_lanes = lane;
4676
4677 if (pixel_multiplier > 1)
4678 link_bw *= pixel_multiplier;
5a354204
JB		 4679 ironlake_compute_m_n(intel_crtc->bpp, lane, target_clock, link_bw,
4680 &m_n);
8febb297 4681
a07d6787
EA		 4682 fp = clock.n << 16 | clock.m1 << 8 | clock.m2;
4683 if (has_reduced_clock)
4684 fp2 = reduced_clock.n << 16 | reduced_clock.m1 << 8 |
4685 reduced_clock.m2;
79e53945 4686
c1858123 4687 /* Enable autotuning of the PLL clock (if permissible) */
8febb297
EA		 4688 factor = 21;
4689 if (is_lvds) {
4690 if ((intel_panel_use_ssc(dev_priv) &&
4691 dev_priv->lvds_ssc_freq == 100) ||
4692 (I915_READ(PCH_LVDS) & LVDS_CLKB_POWER_MASK) == LVDS_CLKB_POWER_UP)
4693 factor = 25;
4694 } else if (is_sdvo && is_tv)
4695 factor = 20;
c1858123 4696
cb0e0931 4697 if (clock.m < factor * clock.n)
8febb297 4698 fp |= FP_CB_TUNE;
2c07245f 4699
5eddb70b 4700 dpll = 0;
2c07245f 4701
a07d6787
EA		 4702 if (is_lvds)
4703 dpll |= DPLLB_MODE_LVDS;
4704 else
4705 dpll |= DPLLB_MODE_DAC_SERIAL;
4706 if (is_sdvo) {
4707 int pixel_multiplier = intel_mode_get_pixel_multiplier(adjusted_mode);
4708 if (pixel_multiplier > 1) {
4709 dpll |= (pixel_multiplier - 1) << PLL_REF_SDVO_HDMI_MULTIPLIER_SHIFT;
79e53945 4710 }
a07d6787
EA		 4711 dpll |= DPLL_DVO_HIGH_SPEED;
4712 }
e3aef172 4713 if (is_dp && !is_cpu_edp)
a07d6787 4714 dpll |= DPLL_DVO_HIGH_SPEED;
79e53945 4715
a07d6787
EA		 4716 /* compute bitmask from p1 value */
4717 dpll |= (1 << (clock.p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT;
4718 /* also FPA1 */
4719 dpll |= (1 << (clock.p1 - 1)) << DPLL_FPA1_P1_POST_DIV_SHIFT;
4720
4721 switch (clock.p2) {
4722 case 5:
4723 dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_5;
4724 break;
4725 case 7:
4726 dpll |= DPLLB_LVDS_P2_CLOCK_DIV_7;
4727 break;
4728 case 10:
4729 dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_10;
4730 break;
4731 case 14:
4732 dpll |= DPLLB_LVDS_P2_CLOCK_DIV_14;
4733 break;
79e53945
JB		 4734 }
4735
43565a06
KH		 4736 if (is_sdvo && is_tv)
4737 dpll |= PLL_REF_INPUT_TVCLKINBC;
4738 else if (is_tv)
79e53945 4739 /* XXX: just matching BIOS for now */
43565a06 4740 /* dpll |= PLL_REF_INPUT_TVCLKINBC; */
79e53945 4741 dpll |= 3;
a7615030 4742 else if (is_lvds && intel_panel_use_ssc(dev_priv) && num_connectors < 2)
43565a06 4743 dpll |= PLLB_REF_INPUT_SPREADSPECTRUMIN;
79e53945
JB		 4744 else
4745 dpll |= PLL_REF_INPUT_DREFCLK;
4746
4747 /* setup pipeconf */
5eddb70b 4748 pipeconf = I915_READ(PIPECONF(pipe));
79e53945
JB		 4749
4750 /* Set up the display plane register */
4751 dspcntr = DISPPLANE_GAMMA_ENABLE;
4752
f7cb34d4 4753 DRM_DEBUG_KMS("Mode for pipe %d:\n", pipe);
79e53945
JB		 4754 drm_mode_debug_printmodeline(mode);
4755
9d82aa17
ED		 4756 /* CPU eDP is the only output that doesn't need a PCH PLL of its own on
4757 * pre-Haswell/LPT generation */
4758 if (HAS_PCH_LPT(dev)) {
4759 DRM_DEBUG_KMS("LPT detected: no PLL for pipe %d necessary\n",
4760 pipe);
4761 } else if (!is_cpu_edp) {
ee7b9f93 4762 struct intel_pch_pll *pll;
4b645f14 4763
ee7b9f93
JB		 4764 pll = intel_get_pch_pll(intel_crtc, dpll, fp);
4765 if (pll == NULL) {
4766 DRM_DEBUG_DRIVER("failed to find PLL for pipe %d\n",
4767 pipe);
4b645f14
JB		 4768 return -EINVAL;
4769 }
ee7b9f93
JB		 4770 } else
4771 intel_put_pch_pll(intel_crtc);
79e53945
JB		 4772
4773 /* The LVDS pin pair needs to be on before the DPLLs are enabled.
4774 * This is an exception to the general rule that mode_set doesn't turn
4775 * things on.
4776 */
4777 if (is_lvds) {
fae14981 4778 temp = I915_READ(PCH_LVDS);
5eddb70b 4779 temp |= LVDS_PORT_EN | LVDS_A0A2_CLKA_POWER_UP;
7885d205
JB		 4780 if (HAS_PCH_CPT(dev)) {
4781 temp &= ~PORT_TRANS_SEL_MASK;
4b645f14 4782 temp |= PORT_TRANS_SEL_CPT(pipe);
7885d205
JB		 4783 } else {
4784 if (pipe == 1)
4785 temp |= LVDS_PIPEB_SELECT;
4786 else
4787 temp &= ~LVDS_PIPEB_SELECT;
4788 }
4b645f14 4789
a3e17eb8 4790 /* set the corresponsding LVDS_BORDER bit */
5eddb70b 4791 temp |= dev_priv->lvds_border_bits;
79e53945
JB		 4792 /* Set the B0-B3 data pairs corresponding to whether we're going to
4793 * set the DPLLs for dual-channel mode or not.
4794 */
4795 if (clock.p2 == 7)
5eddb70b 4796 temp |= LVDS_B0B3_POWER_UP | LVDS_CLKB_POWER_UP;
79e53945 4797 else
5eddb70b 4798 temp &= ~(LVDS_B0B3_POWER_UP | LVDS_CLKB_POWER_UP);
79e53945
JB		 4799
4800 /* It would be nice to set 24 vs 18-bit mode (LVDS_A3_POWER_UP)
4801 * appropriately here, but we need to look more thoroughly into how
4802 * panels behave in the two modes.
4803 */
284d5df5 4804 temp &= ~(LVDS_HSYNC_POLARITY | LVDS_VSYNC_POLARITY);
aa9b500d 4805 if (adjusted_mode->flags & DRM_MODE_FLAG_NHSYNC)
284d5df5 4806 temp |= LVDS_HSYNC_POLARITY;
aa9b500d 4807 if (adjusted_mode->flags & DRM_MODE_FLAG_NVSYNC)
284d5df5 4808 temp |= LVDS_VSYNC_POLARITY;
fae14981 4809 I915_WRITE(PCH_LVDS, temp);
79e53945 4810 }
434ed097 4811
8febb297
EA		 4812 pipeconf &= ~PIPECONF_DITHER_EN;
4813 pipeconf &= ~PIPECONF_DITHER_TYPE_MASK;
5a354204 4814 if ((is_lvds && dev_priv->lvds_dither) || dither) {
8febb297 4815 pipeconf |= PIPECONF_DITHER_EN;
f74974c7 4816 pipeconf |= PIPECONF_DITHER_TYPE_SP;
434ed097 4817 }
e3aef172 4818 if (is_dp && !is_cpu_edp) {
a4fc5ed6 4819 intel_dp_set_m_n(crtc, mode, adjusted_mode);
8febb297 4820 } else {
8db9d77b 4821 /* For non-DP output, clear any trans DP clock recovery setting.*/
9db4a9c7
JB		 4822 I915_WRITE(TRANSDATA_M1(pipe), 0);
4823 I915_WRITE(TRANSDATA_N1(pipe), 0);
4824 I915_WRITE(TRANSDPLINK_M1(pipe), 0);
4825 I915_WRITE(TRANSDPLINK_N1(pipe), 0);
8db9d77b 4826 }
79e53945 4827
ee7b9f93
JB		 4828 if (intel_crtc->pch_pll) {
4829 I915_WRITE(intel_crtc->pch_pll->pll_reg, dpll);
5eddb70b 4830
32f9d658 4831 /* Wait for the clocks to stabilize. */
ee7b9f93 4832 POSTING_READ(intel_crtc->pch_pll->pll_reg);
32f9d658
ZW		 4833 udelay(150);
4834
8febb297
EA		 4835 /* The pixel multiplier can only be updated once the
4836 * DPLL is enabled and the clocks are stable.
4837 *
4838 * So write it again.
4839 */
ee7b9f93 4840 I915_WRITE(intel_crtc->pch_pll->pll_reg, dpll);
79e53945 4841 }
79e53945 4842
5eddb70b 4843 intel_crtc->lowfreq_avail = false;
ee7b9f93 4844 if (intel_crtc->pch_pll) {
4b645f14 4845 if (is_lvds && has_reduced_clock && i915_powersave) {
ee7b9f93 4846 I915_WRITE(intel_crtc->pch_pll->fp1_reg, fp2);
4b645f14 4847 intel_crtc->lowfreq_avail = true;
4b645f14 4848 } else {
ee7b9f93 4849 I915_WRITE(intel_crtc->pch_pll->fp1_reg, fp);
652c393a
JB		 4850 }
4851 }
4852
617cf884 4853 pipeconf &= ~PIPECONF_INTERLACE_MASK;
734b4157 4854 if (adjusted_mode->flags & DRM_MODE_FLAG_INTERLACE) {
5def474e 4855 pipeconf |= PIPECONF_INTERLACED_ILK;
734b4157 4856 /* the chip adds 2 halflines automatically */
734b4157 4857 adjusted_mode->crtc_vtotal -= 1;
734b4157 4858 adjusted_mode->crtc_vblank_end -= 1;
0529a0d9
DV		 4859 I915_WRITE(VSYNCSHIFT(pipe),
4860 adjusted_mode->crtc_hsync_start
4861 - adjusted_mode->crtc_htotal/2);
4862 } else {
617cf884 4863 pipeconf |= PIPECONF_PROGRESSIVE;
0529a0d9
DV		 4864 I915_WRITE(VSYNCSHIFT(pipe), 0);
4865 }
734b4157 4866
5eddb70b
CW		 4867 I915_WRITE(HTOTAL(pipe),
4868 (adjusted_mode->crtc_hdisplay - 1) |
79e53945 4869 ((adjusted_mode->crtc_htotal - 1) << 16));
5eddb70b
CW		 4870 I915_WRITE(HBLANK(pipe),
4871 (adjusted_mode->crtc_hblank_start - 1) |
79e53945 4872 ((adjusted_mode->crtc_hblank_end - 1) << 16));
5eddb70b
CW		 4873 I915_WRITE(HSYNC(pipe),
4874 (adjusted_mode->crtc_hsync_start - 1) |
79e53945 4875 ((adjusted_mode->crtc_hsync_end - 1) << 16));
5eddb70b
CW		 4876
4877 I915_WRITE(VTOTAL(pipe),
4878 (adjusted_mode->crtc_vdisplay - 1) |
79e53945 4879 ((adjusted_mode->crtc_vtotal - 1) << 16));
5eddb70b
CW		 4880 I915_WRITE(VBLANK(pipe),
4881 (adjusted_mode->crtc_vblank_start - 1) |
79e53945 4882 ((adjusted_mode->crtc_vblank_end - 1) << 16));
5eddb70b
CW		 4883 I915_WRITE(VSYNC(pipe),
4884 (adjusted_mode->crtc_vsync_start - 1) |
79e53945 4885 ((adjusted_mode->crtc_vsync_end - 1) << 16));
5eddb70b 4886
8febb297
EA		 4887 /* pipesrc controls the size that is scaled from, which should
4888 * always be the user's requested size.
79e53945 4889 */
5eddb70b
CW		 4890 I915_WRITE(PIPESRC(pipe),
4891 ((mode->hdisplay - 1) << 16) | (mode->vdisplay - 1));
2c07245f 4892
8febb297
EA		 4893 I915_WRITE(PIPE_DATA_M1(pipe), TU_SIZE(m_n.tu) | m_n.gmch_m);
4894 I915_WRITE(PIPE_DATA_N1(pipe), m_n.gmch_n);
4895 I915_WRITE(PIPE_LINK_M1(pipe), m_n.link_m);
4896 I915_WRITE(PIPE_LINK_N1(pipe), m_n.link_n);
2c07245f 4897
e3aef172 4898 if (is_cpu_edp)
8febb297 4899 ironlake_set_pll_edp(crtc, adjusted_mode->clock);
2c07245f 4900
5eddb70b
CW		 4901 I915_WRITE(PIPECONF(pipe), pipeconf);
4902 POSTING_READ(PIPECONF(pipe));
79e53945 4903
9d0498a2 4904 intel_wait_for_vblank(dev, pipe);
79e53945 4905
5eddb70b 4906 I915_WRITE(DSPCNTR(plane), dspcntr);
b24e7179 4907 POSTING_READ(DSPCNTR(plane));
79e53945 4908
5c3b82e2 4909 ret = intel_pipe_set_base(crtc, x, y, old_fb);
7662c8bd
SL		 4910
4911 intel_update_watermarks(dev);
4912
1f8eeabf
ED		 4913 intel_update_linetime_watermarks(dev, pipe, adjusted_mode);
4914
1f803ee5 4915 return ret;
79e53945
JB		 4916}
4917
f564048e
EA		 4918static int intel_crtc_mode_set(struct drm_crtc *crtc,
4919 struct drm_display_mode *mode,
4920 struct drm_display_mode *adjusted_mode,
4921 int x, int y,
4922 struct drm_framebuffer *old_fb)
4923{
4924 struct drm_device *dev = crtc->dev;
4925 struct drm_i915_private *dev_priv = dev->dev_private;
0b701d27
EA		 4926 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
4927 int pipe = intel_crtc->pipe;
f564048e
EA		 4928 int ret;
4929
0b701d27 4930 drm_vblank_pre_modeset(dev, pipe);
7662c8bd 4931
f564048e
EA		 4932 ret = dev_priv->display.crtc_mode_set(crtc, mode, adjusted_mode,
4933 x, y, old_fb);
79e53945 4934 drm_vblank_post_modeset(dev, pipe);
5c3b82e2 4935
d8e70a25
JB		 4936 if (ret)
4937 intel_crtc->dpms_mode = DRM_MODE_DPMS_OFF;
4938 else
4939 intel_crtc->dpms_mode = DRM_MODE_DPMS_ON;
120eced9 4940
1f803ee5 4941 return ret;
79e53945
JB		 4942}
4943
3a9627f4
WF		 4944static bool intel_eld_uptodate(struct drm_connector *connector,
4945 int reg_eldv, uint32_t bits_eldv,
4946 int reg_elda, uint32_t bits_elda,
4947 int reg_edid)
4948{
4949 struct drm_i915_private *dev_priv = connector->dev->dev_private;
4950 uint8_t *eld = connector->eld;
4951 uint32_t i;
4952
4953 i = I915_READ(reg_eldv);
4954 i &= bits_eldv;
4955
4956 if (!eld[0])
4957 return !i;
4958
4959 if (!i)
4960 return false;
4961
4962 i = I915_READ(reg_elda);
4963 i &= ~bits_elda;
4964 I915_WRITE(reg_elda, i);
4965
4966 for (i = 0; i < eld[2]; i++)
4967 if (I915_READ(reg_edid) != *((uint32_t *)eld + i))
4968 return false;
4969
4970 return true;
4971}
4972
e0dac65e
WF		 4973static void g4x_write_eld(struct drm_connector *connector,
4974 struct drm_crtc *crtc)
4975{
4976 struct drm_i915_private *dev_priv = connector->dev->dev_private;
4977 uint8_t *eld = connector->eld;
4978 uint32_t eldv;
4979 uint32_t len;
4980 uint32_t i;
4981
4982 i = I915_READ(G4X_AUD_VID_DID);
4983
4984 if (i == INTEL_AUDIO_DEVBLC || i == INTEL_AUDIO_DEVCL)
4985 eldv = G4X_ELDV_DEVCL_DEVBLC;
4986 else
4987 eldv = G4X_ELDV_DEVCTG;
4988
3a9627f4
WF		 4989 if (intel_eld_uptodate(connector,
4990 G4X_AUD_CNTL_ST, eldv,
4991 G4X_AUD_CNTL_ST, G4X_ELD_ADDR,
4992 G4X_HDMIW_HDMIEDID))
4993 return;
4994
e0dac65e
WF		 4995 i = I915_READ(G4X_AUD_CNTL_ST);
4996 i &= ~(eldv | G4X_ELD_ADDR);
4997 len = (i >> 9) & 0x1f; /* ELD buffer size */
4998 I915_WRITE(G4X_AUD_CNTL_ST, i);
4999
5000 if (!eld[0])
5001 return;
5002
5003 len = min_t(uint8_t, eld[2], len);
5004 DRM_DEBUG_DRIVER("ELD size %d\n", len);
5005 for (i = 0; i < len; i++)
5006 I915_WRITE(G4X_HDMIW_HDMIEDID, *((uint32_t *)eld + i));
5007
5008 i = I915_READ(G4X_AUD_CNTL_ST);
5009 i |= eldv;
5010 I915_WRITE(G4X_AUD_CNTL_ST, i);
5011}
5012
83358c85
WX		 5013static void haswell_write_eld(struct drm_connector *connector,
5014 struct drm_crtc *crtc)
5015{
5016 struct drm_i915_private *dev_priv = connector->dev->dev_private;
5017 uint8_t *eld = connector->eld;
5018 struct drm_device *dev = crtc->dev;
5019 uint32_t eldv;
5020 uint32_t i;
5021 int len;
5022 int pipe = to_intel_crtc(crtc)->pipe;
5023 int tmp;
5024
5025 int hdmiw_hdmiedid = HSW_AUD_EDID_DATA(pipe);
5026 int aud_cntl_st = HSW_AUD_DIP_ELD_CTRL(pipe);
5027 int aud_config = HSW_AUD_CFG(pipe);
5028 int aud_cntrl_st2 = HSW_AUD_PIN_ELD_CP_VLD;
5029
5030
5031 DRM_DEBUG_DRIVER("HDMI: Haswell Audio initialize....\n");
5032
5033 /* Audio output enable */
5034 DRM_DEBUG_DRIVER("HDMI audio: enable codec\n");
5035 tmp = I915_READ(aud_cntrl_st2);
5036 tmp |= (AUDIO_OUTPUT_ENABLE_A << (pipe * 4));
5037 I915_WRITE(aud_cntrl_st2, tmp);
5038
5039 /* Wait for 1 vertical blank */
5040 intel_wait_for_vblank(dev, pipe);
5041
5042 /* Set ELD valid state */
5043 tmp = I915_READ(aud_cntrl_st2);
5044 DRM_DEBUG_DRIVER("HDMI audio: pin eld vld status=0x%8x\n", tmp);
5045 tmp |= (AUDIO_ELD_VALID_A << (pipe * 4));
5046 I915_WRITE(aud_cntrl_st2, tmp);
5047 tmp = I915_READ(aud_cntrl_st2);
5048 DRM_DEBUG_DRIVER("HDMI audio: eld vld status=0x%8x\n", tmp);
5049
5050 /* Enable HDMI mode */
5051 tmp = I915_READ(aud_config);
5052 DRM_DEBUG_DRIVER("HDMI audio: audio conf: 0x%8x\n", tmp);
5053 /* clear N_programing_enable and N_value_index */
5054 tmp &= ~(AUD_CONFIG_N_VALUE_INDEX | AUD_CONFIG_N_PROG_ENABLE);
5055 I915_WRITE(aud_config, tmp);
5056
5057 DRM_DEBUG_DRIVER("ELD on pipe %c\n", pipe_name(pipe));
5058
5059 eldv = AUDIO_ELD_VALID_A << (pipe * 4);
5060
5061 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT)) {
5062 DRM_DEBUG_DRIVER("ELD: DisplayPort detected\n");
5063 eld[5] |= (1 << 2); /* Conn_Type, 0x1 = DisplayPort */
5064 I915_WRITE(aud_config, AUD_CONFIG_N_VALUE_INDEX); /* 0x1 = DP */
5065 } else
5066 I915_WRITE(aud_config, 0);
5067
5068 if (intel_eld_uptodate(connector,
5069 aud_cntrl_st2, eldv,
5070 aud_cntl_st, IBX_ELD_ADDRESS,
5071 hdmiw_hdmiedid))
5072 return;
5073
5074 i = I915_READ(aud_cntrl_st2);
5075 i &= ~eldv;
5076 I915_WRITE(aud_cntrl_st2, i);
5077
5078 if (!eld[0])
5079 return;
5080
5081 i = I915_READ(aud_cntl_st);
5082 i &= ~IBX_ELD_ADDRESS;
5083 I915_WRITE(aud_cntl_st, i);
5084 i = (i >> 29) & DIP_PORT_SEL_MASK; /* DIP_Port_Select, 0x1 = PortB */
5085 DRM_DEBUG_DRIVER("port num:%d\n", i);
5086
5087 len = min_t(uint8_t, eld[2], 21); /* 84 bytes of hw ELD buffer */
5088 DRM_DEBUG_DRIVER("ELD size %d\n", len);
5089 for (i = 0; i < len; i++)
5090 I915_WRITE(hdmiw_hdmiedid, *((uint32_t *)eld + i));
5091
5092 i = I915_READ(aud_cntrl_st2);
5093 i |= eldv;
5094 I915_WRITE(aud_cntrl_st2, i);
5095
5096}
5097
e0dac65e
WF		 5098static void ironlake_write_eld(struct drm_connector *connector,
5099 struct drm_crtc *crtc)
5100{
5101 struct drm_i915_private *dev_priv = connector->dev->dev_private;
5102 uint8_t *eld = connector->eld;
5103 uint32_t eldv;
5104 uint32_t i;
5105 int len;
5106 int hdmiw_hdmiedid;
b6daa025 5107 int aud_config;
e0dac65e
WF		 5108 int aud_cntl_st;
5109 int aud_cntrl_st2;
9b138a83 5110 int pipe = to_intel_crtc(crtc)->pipe;
e0dac65e 5111
b3f33cbf 5112 if (HAS_PCH_IBX(connector->dev)) {
9b138a83
WX		 5113 hdmiw_hdmiedid = IBX_HDMIW_HDMIEDID(pipe);
5114 aud_config = IBX_AUD_CFG(pipe);
5115 aud_cntl_st = IBX_AUD_CNTL_ST(pipe);
1202b4c6 5116 aud_cntrl_st2 = IBX_AUD_CNTL_ST2;
e0dac65e 5117 } else {
9b138a83
WX		 5118 hdmiw_hdmiedid = CPT_HDMIW_HDMIEDID(pipe);
5119 aud_config = CPT_AUD_CFG(pipe);
5120 aud_cntl_st = CPT_AUD_CNTL_ST(pipe);
1202b4c6 5121 aud_cntrl_st2 = CPT_AUD_CNTRL_ST2;
e0dac65e
WF		 5122 }
5123
9b138a83 5124 DRM_DEBUG_DRIVER("ELD on pipe %c\n", pipe_name(pipe));
e0dac65e
WF		 5125
5126 i = I915_READ(aud_cntl_st);
9b138a83 5127 i = (i >> 29) & DIP_PORT_SEL_MASK; /* DIP_Port_Select, 0x1 = PortB */
e0dac65e
WF		 5128 if (!i) {
5129 DRM_DEBUG_DRIVER("Audio directed to unknown port\n");
5130 /* operate blindly on all ports */
1202b4c6
WF		 5131 eldv = IBX_ELD_VALIDB;
5132 eldv |= IBX_ELD_VALIDB << 4;
5133 eldv |= IBX_ELD_VALIDB << 8;
e0dac65e
WF		 5134 } else {
5135 DRM_DEBUG_DRIVER("ELD on port %c\n", 'A' + i);
1202b4c6 5136 eldv = IBX_ELD_VALIDB << ((i - 1) * 4);
e0dac65e
WF		 5137 }
5138
3a9627f4
WF		 5139 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT)) {
5140 DRM_DEBUG_DRIVER("ELD: DisplayPort detected\n");
5141 eld[5] |= (1 << 2); /* Conn_Type, 0x1 = DisplayPort */
b6daa025
WF		 5142 I915_WRITE(aud_config, AUD_CONFIG_N_VALUE_INDEX); /* 0x1 = DP */
5143 } else
5144 I915_WRITE(aud_config, 0);
e0dac65e 5145
3a9627f4
WF		 5146 if (intel_eld_uptodate(connector,
5147 aud_cntrl_st2, eldv,
5148 aud_cntl_st, IBX_ELD_ADDRESS,
5149 hdmiw_hdmiedid))
5150 return;
5151
e0dac65e
WF		 5152 i = I915_READ(aud_cntrl_st2);
5153 i &= ~eldv;
5154 I915_WRITE(aud_cntrl_st2, i);
5155
5156 if (!eld[0])
5157 return;
5158
e0dac65e 5159 i = I915_READ(aud_cntl_st);
1202b4c6 5160 i &= ~IBX_ELD_ADDRESS;
e0dac65e
WF		 5161 I915_WRITE(aud_cntl_st, i);
5162
5163 len = min_t(uint8_t, eld[2], 21); /* 84 bytes of hw ELD buffer */
5164 DRM_DEBUG_DRIVER("ELD size %d\n", len);
5165 for (i = 0; i < len; i++)
5166 I915_WRITE(hdmiw_hdmiedid, *((uint32_t *)eld + i));
5167
5168 i = I915_READ(aud_cntrl_st2);
5169 i |= eldv;
5170 I915_WRITE(aud_cntrl_st2, i);
5171}
5172
5173void intel_write_eld(struct drm_encoder *encoder,
5174 struct drm_display_mode *mode)
5175{
5176 struct drm_crtc *crtc = encoder->crtc;
5177 struct drm_connector *connector;
5178 struct drm_device *dev = encoder->dev;
5179 struct drm_i915_private *dev_priv = dev->dev_private;
5180
5181 connector = drm_select_eld(encoder, mode);
5182 if (!connector)
5183 return;
5184
5185 DRM_DEBUG_DRIVER("ELD on [CONNECTOR:%d:%s], [ENCODER:%d:%s]\n",
5186 connector->base.id,
5187 drm_get_connector_name(connector),
5188 connector->encoder->base.id,
5189 drm_get_encoder_name(connector->encoder));
5190
5191 connector->eld[6] = drm_av_sync_delay(connector, mode) / 2;
5192
5193 if (dev_priv->display.write_eld)
5194 dev_priv->display.write_eld(connector, crtc);
5195}
5196
79e53945
JB		 5197/** Loads the palette/gamma unit for the CRTC with the prepared values */
5198void intel_crtc_load_lut(struct drm_crtc *crtc)
5199{
5200 struct drm_device *dev = crtc->dev;
5201 struct drm_i915_private *dev_priv = dev->dev_private;
5202 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
9db4a9c7 5203 int palreg = PALETTE(intel_crtc->pipe);
79e53945
JB		 5204 int i;
5205
5206 /* The clocks have to be on to load the palette. */
aed3f09d 5207 if (!crtc->enabled || !intel_crtc->active)
79e53945
JB		 5208 return;
5209
f2b115e6 5210 /* use legacy palette for Ironlake */
bad720ff 5211 if (HAS_PCH_SPLIT(dev))
9db4a9c7 5212 palreg = LGC_PALETTE(intel_crtc->pipe);
2c07245f 5213
79e53945
JB		 5214 for (i = 0; i < 256; i++) {
5215 I915_WRITE(palreg + 4 * i,
5216 (intel_crtc->lut_r[i] << 16) |
5217 (intel_crtc->lut_g[i] << 8) |
5218 intel_crtc->lut_b[i]);
5219 }
5220}
5221
560b85bb
CW		 5222static void i845_update_cursor(struct drm_crtc *crtc, u32 base)
5223{
5224 struct drm_device *dev = crtc->dev;
5225 struct drm_i915_private *dev_priv = dev->dev_private;
5226 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
5227 bool visible = base != 0;
5228 u32 cntl;
5229
5230 if (intel_crtc->cursor_visible == visible)
5231 return;
5232
9db4a9c7 5233 cntl = I915_READ(_CURACNTR);
560b85bb
CW		 5234 if (visible) {
5235 /* On these chipsets we can only modify the base whilst
5236 * the cursor is disabled.
5237 */
9db4a9c7 5238 I915_WRITE(_CURABASE, base);
560b85bb
CW		 5239
5240 cntl &= ~(CURSOR_FORMAT_MASK);
5241 /* XXX width must be 64, stride 256 => 0x00 << 28 */
5242 cntl |= CURSOR_ENABLE |
5243 CURSOR_GAMMA_ENABLE |
5244 CURSOR_FORMAT_ARGB;
5245 } else
5246 cntl &= ~(CURSOR_ENABLE | CURSOR_GAMMA_ENABLE);
9db4a9c7 5247 I915_WRITE(_CURACNTR, cntl);
560b85bb
CW		 5248
5249 intel_crtc->cursor_visible = visible;
5250}
5251
5252static void i9xx_update_cursor(struct drm_crtc *crtc, u32 base)
5253{
5254 struct drm_device *dev = crtc->dev;
5255 struct drm_i915_private *dev_priv = dev->dev_private;
5256 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
5257 int pipe = intel_crtc->pipe;
5258 bool visible = base != 0;
5259
5260 if (intel_crtc->cursor_visible != visible) {
548f245b 5261 uint32_t cntl = I915_READ(CURCNTR(pipe));
560b85bb
CW		 5262 if (base) {
5263 cntl &= ~(CURSOR_MODE | MCURSOR_PIPE_SELECT);
5264 cntl |= CURSOR_MODE_64_ARGB_AX | MCURSOR_GAMMA_ENABLE;
5265 cntl |= pipe << 28; /* Connect to correct pipe */
5266 } else {
5267 cntl &= ~(CURSOR_MODE | MCURSOR_GAMMA_ENABLE);
5268 cntl |= CURSOR_MODE_DISABLE;
5269 }
9db4a9c7 5270 I915_WRITE(CURCNTR(pipe), cntl);
560b85bb
CW		 5271
5272 intel_crtc->cursor_visible = visible;
5273 }
5274 /* and commit changes on next vblank */
9db4a9c7 5275 I915_WRITE(CURBASE(pipe), base);
560b85bb
CW		 5276}
5277
65a21cd6
JB		 5278static void ivb_update_cursor(struct drm_crtc *crtc, u32 base)
5279{
5280 struct drm_device *dev = crtc->dev;
5281 struct drm_i915_private *dev_priv = dev->dev_private;
5282 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
5283 int pipe = intel_crtc->pipe;
5284 bool visible = base != 0;
5285
5286 if (intel_crtc->cursor_visible != visible) {
5287 uint32_t cntl = I915_READ(CURCNTR_IVB(pipe));
5288 if (base) {
5289 cntl &= ~CURSOR_MODE;
5290 cntl |= CURSOR_MODE_64_ARGB_AX | MCURSOR_GAMMA_ENABLE;
5291 } else {
5292 cntl &= ~(CURSOR_MODE | MCURSOR_GAMMA_ENABLE);
5293 cntl |= CURSOR_MODE_DISABLE;
5294 }
5295 I915_WRITE(CURCNTR_IVB(pipe), cntl);
5296
5297 intel_crtc->cursor_visible = visible;
5298 }
5299 /* and commit changes on next vblank */
5300 I915_WRITE(CURBASE_IVB(pipe), base);
5301}
5302
cda4b7d3 5303/* If no-part of the cursor is visible on the framebuffer, then the GPU may hang... */
6b383a7f
CW		 5304static void intel_crtc_update_cursor(struct drm_crtc *crtc,
5305 bool on)
cda4b7d3
CW		 5306{
5307 struct drm_device *dev = crtc->dev;
5308 struct drm_i915_private *dev_priv = dev->dev_private;
5309 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
5310 int pipe = intel_crtc->pipe;
5311 int x = intel_crtc->cursor_x;
5312 int y = intel_crtc->cursor_y;
560b85bb 5313 u32 base, pos;
cda4b7d3
CW		 5314 bool visible;
5315
5316 pos = 0;
5317
6b383a7f 5318 if (on && crtc->enabled && crtc->fb) {
cda4b7d3
CW		 5319 base = intel_crtc->cursor_addr;
5320 if (x > (int) crtc->fb->width)
5321 base = 0;
5322
5323 if (y > (int) crtc->fb->height)
5324 base = 0;
5325 } else
5326 base = 0;
5327
5328 if (x < 0) {
5329 if (x + intel_crtc->cursor_width < 0)
5330 base = 0;
5331
5332 pos |= CURSOR_POS_SIGN << CURSOR_X_SHIFT;
5333 x = -x;
5334 }
5335 pos |= x << CURSOR_X_SHIFT;
5336
5337 if (y < 0) {
5338 if (y + intel_crtc->cursor_height < 0)
5339 base = 0;
5340
5341 pos |= CURSOR_POS_SIGN << CURSOR_Y_SHIFT;
5342 y = -y;
5343 }
5344 pos |= y << CURSOR_Y_SHIFT;
5345
5346 visible = base != 0;
560b85bb 5347 if (!visible && !intel_crtc->cursor_visible)
cda4b7d3
CW		 5348 return;
5349
0cd83aa9 5350 if (IS_IVYBRIDGE(dev) || IS_HASWELL(dev)) {
65a21cd6
JB		 5351 I915_WRITE(CURPOS_IVB(pipe), pos);
5352 ivb_update_cursor(crtc, base);
5353 } else {
5354 I915_WRITE(CURPOS(pipe), pos);
5355 if (IS_845G(dev) || IS_I865G(dev))
5356 i845_update_cursor(crtc, base);
5357 else
5358 i9xx_update_cursor(crtc, base);
5359 }
cda4b7d3
CW		 5360}
5361
79e53945 5362static int intel_crtc_cursor_set(struct drm_crtc *crtc,
05394f39 5363 struct drm_file *file,
79e53945
JB		 5364 uint32_t handle,
5365 uint32_t width, uint32_t height)
5366{
5367 struct drm_device *dev = crtc->dev;
5368 struct drm_i915_private *dev_priv = dev->dev_private;
5369 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
05394f39 5370 struct drm_i915_gem_object *obj;
cda4b7d3 5371 uint32_t addr;
3f8bc370 5372 int ret;
79e53945 5373
28c97730 5374 DRM_DEBUG_KMS("\n");
79e53945
JB		 5375
5376 /* if we want to turn off the cursor ignore width and height */
5377 if (!handle) {
28c97730 5378 DRM_DEBUG_KMS("cursor off\n");
3f8bc370 5379 addr = 0;
05394f39 5380 obj = NULL;
5004417d 5381 mutex_lock(&dev->struct_mutex);
3f8bc370 5382 goto finish;
79e53945
JB		 5383 }
5384
5385 /* Currently we only support 64x64 cursors */
5386 if (width != 64 || height != 64) {
5387 DRM_ERROR("we currently only support 64x64 cursors\n");
5388 return -EINVAL;
5389 }
5390
05394f39 5391 obj = to_intel_bo(drm_gem_object_lookup(dev, file, handle));
c8725226 5392 if (&obj->base == NULL)
79e53945
JB		 5393 return -ENOENT;
5394
05394f39 5395 if (obj->base.size < width * height * 4) {
79e53945 5396 DRM_ERROR("buffer is to small\n");
34b8686e
DA		 5397 ret = -ENOMEM;
5398 goto fail;
79e53945
JB		 5399 }
5400
71acb5eb 5401 /* we only need to pin inside GTT if cursor is non-phy */
7f9872e0 5402 mutex_lock(&dev->struct_mutex);
b295d1b6 5403 if (!dev_priv->info->cursor_needs_physical) {
d9e86c0e
CW		 5404 if (obj->tiling_mode) {
5405 DRM_ERROR("cursor cannot be tiled\n");
5406 ret = -EINVAL;
5407 goto fail_locked;
5408 }
5409
2da3b9b9 5410 ret = i915_gem_object_pin_to_display_plane(obj, 0, NULL);
e7b526bb
CW		 5411 if (ret) {
5412 DRM_ERROR("failed to move cursor bo into the GTT\n");
2da3b9b9 5413 goto fail_locked;
e7b526bb
CW		 5414 }
5415
d9e86c0e
CW		 5416 ret = i915_gem_object_put_fence(obj);
5417 if (ret) {
2da3b9b9 5418 DRM_ERROR("failed to release fence for cursor");
d9e86c0e
CW		 5419 goto fail_unpin;
5420 }
5421
05394f39 5422 addr = obj->gtt_offset;
71acb5eb 5423 } else {
6eeefaf3 5424 int align = IS_I830(dev) ? 16 * 1024 : 256;
05394f39 5425 ret = i915_gem_attach_phys_object(dev, obj,
6eeefaf3
CW		 5426 (intel_crtc->pipe == 0) ? I915_GEM_PHYS_CURSOR_0 : I915_GEM_PHYS_CURSOR_1,
5427 align);
71acb5eb
DA		 5428 if (ret) {
5429 DRM_ERROR("failed to attach phys object\n");
7f9872e0 5430 goto fail_locked;
71acb5eb 5431 }
05394f39 5432 addr = obj->phys_obj->handle->busaddr;
3f8bc370
KH		 5433 }
5434
a6c45cf0 5435 if (IS_GEN2(dev))
14b60391
JB		 5436 I915_WRITE(CURSIZE, (height << 12) | width);
5437
3f8bc370 5438 finish:
3f8bc370 5439 if (intel_crtc->cursor_bo) {
b295d1b6 5440 if (dev_priv->info->cursor_needs_physical) {
05394f39 5441 if (intel_crtc->cursor_bo != obj)
71acb5eb
DA		 5442 i915_gem_detach_phys_object(dev, intel_crtc->cursor_bo);
5443 } else
5444 i915_gem_object_unpin(intel_crtc->cursor_bo);
05394f39 5445 drm_gem_object_unreference(&intel_crtc->cursor_bo->base);
3f8bc370 5446 }
80824003 5447
7f9872e0 5448 mutex_unlock(&dev->struct_mutex);
3f8bc370
KH		 5449
5450 intel_crtc->cursor_addr = addr;
05394f39 5451 intel_crtc->cursor_bo = obj;
cda4b7d3
CW		 5452 intel_crtc->cursor_width = width;
5453 intel_crtc->cursor_height = height;
5454
6b383a7f 5455 intel_crtc_update_cursor(crtc, true);
3f8bc370 5456
79e53945 5457 return 0;
e7b526bb 5458fail_unpin:
05394f39 5459 i915_gem_object_unpin(obj);
7f9872e0 5460fail_locked:
34b8686e 5461 mutex_unlock(&dev->struct_mutex);
bc9025bd 5462fail:
05394f39 5463 drm_gem_object_unreference_unlocked(&obj->base);
34b8686e 5464 return ret;
79e53945
JB		 5465}
5466
5467static int intel_crtc_cursor_move(struct drm_crtc *crtc, int x, int y)
5468{
79e53945 5469 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
79e53945 5470
cda4b7d3
CW		 5471 intel_crtc->cursor_x = x;
5472 intel_crtc->cursor_y = y;
652c393a 5473
6b383a7f 5474 intel_crtc_update_cursor(crtc, true);
79e53945
JB		 5475
5476 return 0;
5477}
5478
5479/** Sets the color ramps on behalf of RandR */
5480void intel_crtc_fb_gamma_set(struct drm_crtc *crtc, u16 red, u16 green,
5481 u16 blue, int regno)
5482{
5483 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
5484
5485 intel_crtc->lut_r[regno] = red >> 8;
5486 intel_crtc->lut_g[regno] = green >> 8;
5487 intel_crtc->lut_b[regno] = blue >> 8;
5488}
5489
b8c00ac5
DA		 5490void intel_crtc_fb_gamma_get(struct drm_crtc *crtc, u16 *red, u16 *green,
5491 u16 *blue, int regno)
5492{
5493 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
5494
5495 *red = intel_crtc->lut_r[regno] << 8;
5496 *green = intel_crtc->lut_g[regno] << 8;
5497 *blue = intel_crtc->lut_b[regno] << 8;
5498}
5499
79e53945 5500static void intel_crtc_gamma_set(struct drm_crtc *crtc, u16 *red, u16 *green,
7203425a 5501 u16 *blue, uint32_t start, uint32_t size)
79e53945 5502{
7203425a 5503 int end = (start + size > 256) ? 256 : start + size, i;
79e53945 5504 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
79e53945 5505
7203425a 5506 for (i = start; i < end; i++) {
79e53945
JB		 5507 intel_crtc->lut_r[i] = red[i] >> 8;
5508 intel_crtc->lut_g[i] = green[i] >> 8;
5509 intel_crtc->lut_b[i] = blue[i] >> 8;
5510 }
5511
5512 intel_crtc_load_lut(crtc);
5513}
5514
5515/**
5516 * Get a pipe with a simple mode set on it for doing load-based monitor
5517 * detection.
5518 *
5519 * It will be up to the load-detect code to adjust the pipe as appropriate for
c751ce4f 5520 * its requirements. The pipe will be connected to no other encoders.
79e53945 5521 *
c751ce4f 5522 * Currently this code will only succeed if there is a pipe with no encoders
79e53945
JB		 5523 * configured for it. In the future, it could choose to temporarily disable
5524 * some outputs to free up a pipe for its use.
5525 *
5526 * \return crtc, or NULL if no pipes are available.
5527 */
5528
5529/* VESA 640x480x72Hz mode to set on the pipe */
5530static struct drm_display_mode load_detect_mode = {
5531 DRM_MODE("640x480", DRM_MODE_TYPE_DEFAULT, 31500, 640, 664,
5532 704, 832, 0, 480, 489, 491, 520, 0, DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC),
5533};
5534
d2dff872
CW		 5535static struct drm_framebuffer *
5536intel_framebuffer_create(struct drm_device *dev,
308e5bcb 5537 struct drm_mode_fb_cmd2 *mode_cmd,
d2dff872
CW		 5538 struct drm_i915_gem_object *obj)
5539{
5540 struct intel_framebuffer *intel_fb;
5541 int ret;
5542
5543 intel_fb = kzalloc(sizeof(*intel_fb), GFP_KERNEL);
5544 if (!intel_fb) {
5545 drm_gem_object_unreference_unlocked(&obj->base);
5546 return ERR_PTR(-ENOMEM);
5547 }
5548
5549 ret = intel_framebuffer_init(dev, intel_fb, mode_cmd, obj);
5550 if (ret) {
5551 drm_gem_object_unreference_unlocked(&obj->base);
5552 kfree(intel_fb);
5553 return ERR_PTR(ret);
5554 }
5555
5556 return &intel_fb->base;
5557}
5558
5559static u32
5560intel_framebuffer_pitch_for_width(int width, int bpp)
5561{
5562 u32 pitch = DIV_ROUND_UP(width * bpp, 8);
5563 return ALIGN(pitch, 64);
5564}
5565
5566static u32
5567intel_framebuffer_size_for_mode(struct drm_display_mode *mode, int bpp)
5568{
5569 u32 pitch = intel_framebuffer_pitch_for_width(mode->hdisplay, bpp);
5570 return ALIGN(pitch * mode->vdisplay, PAGE_SIZE);
5571}
5572
5573static struct drm_framebuffer *
5574intel_framebuffer_create_for_mode(struct drm_device *dev,
5575 struct drm_display_mode *mode,
5576 int depth, int bpp)
5577{
5578 struct drm_i915_gem_object *obj;
308e5bcb 5579 struct drm_mode_fb_cmd2 mode_cmd;
d2dff872
CW		 5580
5581 obj = i915_gem_alloc_object(dev,
5582 intel_framebuffer_size_for_mode(mode, bpp));
5583 if (obj == NULL)
5584 return ERR_PTR(-ENOMEM);
5585
5586 mode_cmd.width = mode->hdisplay;
5587 mode_cmd.height = mode->vdisplay;
308e5bcb
JB		 5588 mode_cmd.pitches[0] = intel_framebuffer_pitch_for_width(mode_cmd.width,
5589 bpp);
5ca0c34a 5590 mode_cmd.pixel_format = drm_mode_legacy_fb_format(bpp, depth);
d2dff872
CW		 5591
5592 return intel_framebuffer_create(dev, &mode_cmd, obj);
5593}
5594
5595static struct drm_framebuffer *
5596mode_fits_in_fbdev(struct drm_device *dev,
5597 struct drm_display_mode *mode)
5598{
5599 struct drm_i915_private *dev_priv = dev->dev_private;
5600 struct drm_i915_gem_object *obj;
5601 struct drm_framebuffer *fb;
5602
5603 if (dev_priv->fbdev == NULL)
5604 return NULL;
5605
5606 obj = dev_priv->fbdev->ifb.obj;
5607 if (obj == NULL)
5608 return NULL;
5609
5610 fb = &dev_priv->fbdev->ifb.base;
01f2c773
VS		 5611 if (fb->pitches[0] < intel_framebuffer_pitch_for_width(mode->hdisplay,
5612 fb->bits_per_pixel))
d2dff872
CW		 5613 return NULL;
5614
01f2c773 5615 if (obj->base.size < mode->vdisplay * fb->pitches[0])
d2dff872
CW		 5616 return NULL;
5617
5618 return fb;
5619}
5620
d2434ab7 5621bool intel_get_load_detect_pipe(struct drm_connector *connector,
7173188d 5622 struct drm_display_mode *mode,
8261b191 5623 struct intel_load_detect_pipe *old)
79e53945
JB		 5624{
5625 struct intel_crtc *intel_crtc;
d2434ab7
DV		 5626 struct intel_encoder *intel_encoder =
5627 intel_attached_encoder(connector);
79e53945 5628 struct drm_crtc *possible_crtc;
4ef69c7a 5629 struct drm_encoder *encoder = &intel_encoder->base;
79e53945
JB		 5630 struct drm_crtc *crtc = NULL;
5631 struct drm_device *dev = encoder->dev;
d2dff872 5632 struct drm_framebuffer *old_fb;
79e53945
JB		 5633 int i = -1;
5634
d2dff872
CW		 5635 DRM_DEBUG_KMS("[CONNECTOR:%d:%s], [ENCODER:%d:%s]\n",
5636 connector->base.id, drm_get_connector_name(connector),
5637 encoder->base.id, drm_get_encoder_name(encoder));
5638
79e53945
JB		 5639 /*
5640 * Algorithm gets a little messy:
7a5e4805 5641 *
79e53945
JB		 5642 * - if the connector already has an assigned crtc, use it (but make
5643 * sure it's on first)
7a5e4805 5644 *
79e53945
JB		 5645 * - try to find the first unused crtc that can drive this connector,
5646 * and use that if we find one
79e53945
JB		 5647 */
5648
5649 /* See if we already have a CRTC for this connector */
5650 if (encoder->crtc) {
5651 crtc = encoder->crtc;
8261b191 5652
24218aac 5653 old->dpms_mode = connector->dpms;
8261b191
CW		 5654 old->load_detect_temp = false;
5655
5656 /* Make sure the crtc and connector are running */
24218aac
DV		 5657 if (connector->dpms != DRM_MODE_DPMS_ON)
5658 connector->funcs->dpms(connector, DRM_MODE_DPMS_ON);
8261b191 5659
7173188d 5660 return true;
79e53945
JB		 5661 }
5662
5663 /* Find an unused one (if possible) */
5664 list_for_each_entry(possible_crtc, &dev->mode_config.crtc_list, head) {
5665 i++;
5666 if (!(encoder->possible_crtcs & (1 << i)))
5667 continue;
5668 if (!possible_crtc->enabled) {
5669 crtc = possible_crtc;
5670 break;
5671 }
79e53945
JB		 5672 }
5673
5674 /*
5675 * If we didn't find an unused CRTC, don't use any.
5676 */
5677 if (!crtc) {
7173188d
CW		 5678 DRM_DEBUG_KMS("no pipe available for load-detect\n");
5679 return false;
79e53945
JB		 5680 }
5681
5682 encoder->crtc = crtc;
c1c43977 5683 connector->encoder = encoder;
79e53945
JB		 5684
5685 intel_crtc = to_intel_crtc(crtc);
24218aac 5686 old->dpms_mode = connector->dpms;
8261b191 5687 old->load_detect_temp = true;
d2dff872 5688 old->release_fb = NULL;
79e53945 5689
6492711d
CW		 5690 if (!mode)
5691 mode = &load_detect_mode;
79e53945 5692
d2dff872
CW		 5693 old_fb = crtc->fb;
5694
5695 /* We need a framebuffer large enough to accommodate all accesses
5696 * that the plane may generate whilst we perform load detection.
5697 * We can not rely on the fbcon either being present (we get called
5698 * during its initialisation to detect all boot displays, or it may
5699 * not even exist) or that it is large enough to satisfy the
5700 * requested mode.
5701 */
5702 crtc->fb = mode_fits_in_fbdev(dev, mode);
5703 if (crtc->fb == NULL) {
5704 DRM_DEBUG_KMS("creating tmp fb for load-detection\n");
5705 crtc->fb = intel_framebuffer_create_for_mode(dev, mode, 24, 32);
5706 old->release_fb = crtc->fb;
5707 } else
5708 DRM_DEBUG_KMS("reusing fbdev for load-detection framebuffer\n");
5709 if (IS_ERR(crtc->fb)) {
5710 DRM_DEBUG_KMS("failed to allocate framebuffer for load-detection\n");
24218aac 5711 goto fail;
79e53945 5712 }
79e53945 5713
d2dff872 5714 if (!drm_crtc_helper_set_mode(crtc, mode, 0, 0, old_fb)) {
6492711d 5715 DRM_DEBUG_KMS("failed to set mode on load-detect pipe\n");
d2dff872
CW		 5716 if (old->release_fb)
5717 old->release_fb->funcs->destroy(old->release_fb);
24218aac 5718 goto fail;
79e53945 5719 }
7173188d 5720
79e53945 5721 /* let the connector get through one full cycle before testing */
9d0498a2 5722 intel_wait_for_vblank(dev, intel_crtc->pipe);
79e53945 5723
7173188d 5724 return true;
24218aac
DV		 5725fail:
5726 connector->encoder = NULL;
5727 encoder->crtc = NULL;
5728 crtc->fb = old_fb;
5729 return false;
79e53945
JB		 5730}
5731
d2434ab7 5732void intel_release_load_detect_pipe(struct drm_connector *connector,
8261b191 5733 struct intel_load_detect_pipe *old)
79e53945 5734{
d2434ab7
DV		 5735 struct intel_encoder *intel_encoder =
5736 intel_attached_encoder(connector);
4ef69c7a 5737 struct drm_encoder *encoder = &intel_encoder->base;
79e53945 5738 struct drm_device *dev = encoder->dev;
79e53945 5739
d2dff872
CW		 5740 DRM_DEBUG_KMS("[CONNECTOR:%d:%s], [ENCODER:%d:%s]\n",
5741 connector->base.id, drm_get_connector_name(connector),
5742 encoder->base.id, drm_get_encoder_name(encoder));
5743
8261b191 5744 if (old->load_detect_temp) {
c1c43977 5745 connector->encoder = NULL;
24218aac 5746 encoder->crtc = NULL;
79e53945 5747 drm_helper_disable_unused_functions(dev);
d2dff872
CW		 5748
5749 if (old->release_fb)
5750 old->release_fb->funcs->destroy(old->release_fb);
5751
0622a53c 5752 return;
79e53945
JB		 5753 }
5754
c751ce4f 5755 /* Switch crtc and encoder back off if necessary */
24218aac
DV		 5756 if (old->dpms_mode != DRM_MODE_DPMS_ON)
5757 connector->funcs->dpms(connector, old->dpms_mode);
79e53945
JB		 5758}
5759
5760/* Returns the clock of the currently programmed mode of the given pipe. */
5761static int intel_crtc_clock_get(struct drm_device *dev, struct drm_crtc *crtc)
5762{
5763 struct drm_i915_private *dev_priv = dev->dev_private;
5764 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
5765 int pipe = intel_crtc->pipe;
548f245b 5766 u32 dpll = I915_READ(DPLL(pipe));
79e53945
JB		 5767 u32 fp;
5768 intel_clock_t clock;
5769
5770 if ((dpll & DISPLAY_RATE_SELECT_FPA1) == 0)
39adb7a5 5771 fp = I915_READ(FP0(pipe));
79e53945 5772 else
39adb7a5 5773 fp = I915_READ(FP1(pipe));
79e53945
JB		 5774
5775 clock.m1 = (fp & FP_M1_DIV_MASK) >> FP_M1_DIV_SHIFT;
f2b115e6
AJ		 5776 if (IS_PINEVIEW(dev)) {
5777 clock.n = ffs((fp & FP_N_PINEVIEW_DIV_MASK) >> FP_N_DIV_SHIFT) - 1;
5778 clock.m2 = (fp & FP_M2_PINEVIEW_DIV_MASK) >> FP_M2_DIV_SHIFT;
2177832f
SL		 5779 } else {
5780 clock.n = (fp & FP_N_DIV_MASK) >> FP_N_DIV_SHIFT;
5781 clock.m2 = (fp & FP_M2_DIV_MASK) >> FP_M2_DIV_SHIFT;
5782 }
5783
a6c45cf0 5784 if (!IS_GEN2(dev)) {
f2b115e6
AJ		 5785 if (IS_PINEVIEW(dev))
5786 clock.p1 = ffs((dpll & DPLL_FPA01_P1_POST_DIV_MASK_PINEVIEW) >>
5787 DPLL_FPA01_P1_POST_DIV_SHIFT_PINEVIEW);
2177832f
SL		 5788 else
5789 clock.p1 = ffs((dpll & DPLL_FPA01_P1_POST_DIV_MASK) >>
79e53945
JB		 5790 DPLL_FPA01_P1_POST_DIV_SHIFT);
5791
5792 switch (dpll & DPLL_MODE_MASK) {
5793 case DPLLB_MODE_DAC_SERIAL:
5794 clock.p2 = dpll & DPLL_DAC_SERIAL_P2_CLOCK_DIV_5 ?
5795 5 : 10;
5796 break;
5797 case DPLLB_MODE_LVDS:
5798 clock.p2 = dpll & DPLLB_LVDS_P2_CLOCK_DIV_7 ?
5799 7 : 14;
5800 break;
5801 default:
28c97730 5802 DRM_DEBUG_KMS("Unknown DPLL mode %08x in programmed "
79e53945
JB		 5803 "mode\n", (int)(dpll & DPLL_MODE_MASK));
5804 return 0;
5805 }
5806
5807 /* XXX: Handle the 100Mhz refclk */
2177832f 5808 intel_clock(dev, 96000, &clock);
79e53945
JB		 5809 } else {
5810 bool is_lvds = (pipe == 1) && (I915_READ(LVDS) & LVDS_PORT_EN);
5811
5812 if (is_lvds) {
5813 clock.p1 = ffs((dpll & DPLL_FPA01_P1_POST_DIV_MASK_I830_LVDS) >>
5814 DPLL_FPA01_P1_POST_DIV_SHIFT);
5815 clock.p2 = 14;
5816
5817 if ((dpll & PLL_REF_INPUT_MASK) ==
5818 PLLB_REF_INPUT_SPREADSPECTRUMIN) {
5819 /* XXX: might not be 66MHz */
2177832f 5820 intel_clock(dev, 66000, &clock);
79e53945 5821 } else
2177832f 5822 intel_clock(dev, 48000, &clock);
79e53945
JB		 5823 } else {
5824 if (dpll & PLL_P1_DIVIDE_BY_TWO)
5825 clock.p1 = 2;
5826 else {
5827 clock.p1 = ((dpll & DPLL_FPA01_P1_POST_DIV_MASK_I830) >>
5828 DPLL_FPA01_P1_POST_DIV_SHIFT) + 2;
5829 }
5830 if (dpll & PLL_P2_DIVIDE_BY_4)
5831 clock.p2 = 4;
5832 else
5833 clock.p2 = 2;
5834
2177832f 5835 intel_clock(dev, 48000, &clock);
79e53945
JB		 5836 }
5837 }
5838
5839 /* XXX: It would be nice to validate the clocks, but we can't reuse
5840 * i830PllIsValid() because it relies on the xf86_config connector
5841 * configuration being accurate, which it isn't necessarily.
5842 */
5843
5844 return clock.dot;
5845}
5846
5847/** Returns the currently programmed mode of the given pipe. */
5848struct drm_display_mode *intel_crtc_mode_get(struct drm_device *dev,
5849 struct drm_crtc *crtc)
5850{
548f245b 5851 struct drm_i915_private *dev_priv = dev->dev_private;
79e53945
JB		 5852 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
5853 int pipe = intel_crtc->pipe;
5854 struct drm_display_mode *mode;
548f245b
JB		 5855 int htot = I915_READ(HTOTAL(pipe));
5856 int hsync = I915_READ(HSYNC(pipe));
5857 int vtot = I915_READ(VTOTAL(pipe));
5858 int vsync = I915_READ(VSYNC(pipe));
79e53945
JB		 5859
5860 mode = kzalloc(sizeof(*mode), GFP_KERNEL);
5861 if (!mode)
5862 return NULL;
5863
5864 mode->clock = intel_crtc_clock_get(dev, crtc);
5865 mode->hdisplay = (htot & 0xffff) + 1;
5866 mode->htotal = ((htot & 0xffff0000) >> 16) + 1;
5867 mode->hsync_start = (hsync & 0xffff) + 1;
5868 mode->hsync_end = ((hsync & 0xffff0000) >> 16) + 1;
5869 mode->vdisplay = (vtot & 0xffff) + 1;
5870 mode->vtotal = ((vtot & 0xffff0000) >> 16) + 1;
5871 mode->vsync_start = (vsync & 0xffff) + 1;
5872 mode->vsync_end = ((vsync & 0xffff0000) >> 16) + 1;
5873
5874 drm_mode_set_name(mode);
79e53945
JB		 5875
5876 return mode;
5877}
5878
3dec0095 5879static void intel_increase_pllclock(struct drm_crtc *crtc)
652c393a
JB		 5880{
5881 struct drm_device *dev = crtc->dev;
5882 drm_i915_private_t *dev_priv = dev->dev_private;
5883 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
5884 int pipe = intel_crtc->pipe;
dbdc6479
JB		 5885 int dpll_reg = DPLL(pipe);
5886 int dpll;
652c393a 5887
bad720ff 5888 if (HAS_PCH_SPLIT(dev))
652c393a
JB		 5889 return;
5890
5891 if (!dev_priv->lvds_downclock_avail)
5892 return;
5893
dbdc6479 5894 dpll = I915_READ(dpll_reg);
652c393a 5895 if (!HAS_PIPE_CXSR(dev) && (dpll & DISPLAY_RATE_SELECT_FPA1)) {
44d98a61 5896 DRM_DEBUG_DRIVER("upclocking LVDS\n");
652c393a 5897
8ac5a6d5 5898 assert_panel_unlocked(dev_priv, pipe);
652c393a
JB		 5899
5900 dpll &= ~DISPLAY_RATE_SELECT_FPA1;
5901 I915_WRITE(dpll_reg, dpll);
9d0498a2 5902 intel_wait_for_vblank(dev, pipe);
dbdc6479 5903
652c393a
JB		 5904 dpll = I915_READ(dpll_reg);
5905 if (dpll & DISPLAY_RATE_SELECT_FPA1)
44d98a61 5906 DRM_DEBUG_DRIVER("failed to upclock LVDS!\n");
652c393a 5907 }
652c393a
JB		 5908}
5909
5910static void intel_decrease_pllclock(struct drm_crtc *crtc)
5911{
5912 struct drm_device *dev = crtc->dev;
5913 drm_i915_private_t *dev_priv = dev->dev_private;
5914 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
652c393a 5915
bad720ff 5916 if (HAS_PCH_SPLIT(dev))
652c393a
JB		 5917 return;
5918
5919 if (!dev_priv->lvds_downclock_avail)
5920 return;
5921
5922 /*
5923 * Since this is called by a timer, we should never get here in
5924 * the manual case.
5925 */
5926 if (!HAS_PIPE_CXSR(dev) && intel_crtc->lowfreq_avail) {
dc257cf1
DV		 5927 int pipe = intel_crtc->pipe;
5928 int dpll_reg = DPLL(pipe);
5929 int dpll;
f6e5b160 5930
44d98a61 5931 DRM_DEBUG_DRIVER("downclocking LVDS\n");
652c393a 5932
8ac5a6d5 5933 assert_panel_unlocked(dev_priv, pipe);
652c393a 5934
dc257cf1 5935 dpll = I915_READ(dpll_reg);
652c393a
JB		 5936 dpll |= DISPLAY_RATE_SELECT_FPA1;
5937 I915_WRITE(dpll_reg, dpll);
9d0498a2 5938 intel_wait_for_vblank(dev, pipe);
652c393a
JB		 5939 dpll = I915_READ(dpll_reg);
5940 if (!(dpll & DISPLAY_RATE_SELECT_FPA1))
44d98a61 5941 DRM_DEBUG_DRIVER("failed to downclock LVDS!\n");
652c393a
JB		 5942 }
5943
5944}
5945
f047e395
CW		 5946void intel_mark_busy(struct drm_device *dev)
5947{
f047e395
CW		 5948 i915_update_gfx_val(dev->dev_private);
5949}
5950
5951void intel_mark_idle(struct drm_device *dev)
652c393a 5952{
f047e395
CW		 5953}
5954
5955void intel_mark_fb_busy(struct drm_i915_gem_object *obj)
5956{
5957 struct drm_device *dev = obj->base.dev;
652c393a 5958 struct drm_crtc *crtc;
652c393a
JB		 5959
5960 if (!i915_powersave)
5961 return;
5962
652c393a 5963 list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) {
652c393a
JB		 5964 if (!crtc->fb)
5965 continue;
5966
f047e395
CW		 5967 if (to_intel_framebuffer(crtc->fb)->obj == obj)
5968 intel_increase_pllclock(crtc);
652c393a 5969 }
652c393a
JB		 5970}
5971
f047e395 5972void intel_mark_fb_idle(struct drm_i915_gem_object *obj)
652c393a 5973{
f047e395
CW		 5974 struct drm_device *dev = obj->base.dev;
5975 struct drm_crtc *crtc;
652c393a 5976
f047e395 5977 if (!i915_powersave)
acb87dfb
CW		 5978 return;
5979
652c393a
JB		 5980 list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) {
5981 if (!crtc->fb)
5982 continue;
5983
f047e395
CW		 5984 if (to_intel_framebuffer(crtc->fb)->obj == obj)
5985 intel_decrease_pllclock(crtc);
652c393a
JB		 5986 }
5987}
5988
79e53945
JB		 5989static void intel_crtc_destroy(struct drm_crtc *crtc)
5990{
5991 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
67e77c5a
DV		 5992 struct drm_device *dev = crtc->dev;
5993 struct intel_unpin_work *work;
5994 unsigned long flags;
5995
5996 spin_lock_irqsave(&dev->event_lock, flags);
5997 work = intel_crtc->unpin_work;
5998 intel_crtc->unpin_work = NULL;
5999 spin_unlock_irqrestore(&dev->event_lock, flags);
6000
6001 if (work) {
6002 cancel_work_sync(&work->work);
6003 kfree(work);
6004 }
79e53945
JB		 6005
6006 drm_crtc_cleanup(crtc);
67e77c5a 6007
79e53945
JB		 6008 kfree(intel_crtc);
6009}
6010
6b95a207
KH		 6011static void intel_unpin_work_fn(struct work_struct *__work)
6012{
6013 struct intel_unpin_work *work =
6014 container_of(__work, struct intel_unpin_work, work);
6015
6016 mutex_lock(&work->dev->struct_mutex);
1690e1eb 6017 intel_unpin_fb_obj(work->old_fb_obj);
05394f39
CW		 6018 drm_gem_object_unreference(&work->pending_flip_obj->base);
6019 drm_gem_object_unreference(&work->old_fb_obj->base);
d9e86c0e 6020
7782de3b 6021 intel_update_fbc(work->dev);
6b95a207
KH		 6022 mutex_unlock(&work->dev->struct_mutex);
6023 kfree(work);
6024}
6025
1afe3e9d 6026static void do_intel_finish_page_flip(struct drm_device *dev,
49b14a5c 6027 struct drm_crtc *crtc)
6b95a207
KH		 6028{
6029 drm_i915_private_t *dev_priv = dev->dev_private;
6b95a207
KH		 6030 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6031 struct intel_unpin_work *work;
05394f39 6032 struct drm_i915_gem_object *obj;
6b95a207 6033 struct drm_pending_vblank_event *e;
49b14a5c 6034 struct timeval tnow, tvbl;
6b95a207
KH		 6035 unsigned long flags;
6036
6037 /* Ignore early vblank irqs */
6038 if (intel_crtc == NULL)
6039 return;
6040
49b14a5c
MK		 6041 do_gettimeofday(&tnow);
6042
6b95a207
KH		 6043 spin_lock_irqsave(&dev->event_lock, flags);
6044 work = intel_crtc->unpin_work;
6045 if (work == NULL || !work->pending) {
6046 spin_unlock_irqrestore(&dev->event_lock, flags);
6047 return;
6048 }
6049
6050 intel_crtc->unpin_work = NULL;
6b95a207
KH		 6051
6052 if (work->event) {
6053 e = work->event;
49b14a5c 6054 e->event.sequence = drm_vblank_count_and_time(dev, intel_crtc->pipe, &tvbl);
0af7e4df
MK		 6055
6056 /* Called before vblank count and timestamps have
6057 * been updated for the vblank interval of flip
6058 * completion? Need to increment vblank count and
6059 * add one videorefresh duration to returned timestamp
49b14a5c
MK		 6060 * to account for this. We assume this happened if we
6061 * get called over 0.9 frame durations after the last
6062 * timestamped vblank.
6063 *
6064 * This calculation can not be used with vrefresh rates
6065 * below 5Hz (10Hz to be on the safe side) without
6066 * promoting to 64 integers.
0af7e4df 6067 */
49b14a5c
MK		 6068 if (10 * (timeval_to_ns(&tnow) - timeval_to_ns(&tvbl)) >
6069 9 * crtc->framedur_ns) {
0af7e4df 6070 e->event.sequence++;
49b14a5c
MK		 6071 tvbl = ns_to_timeval(timeval_to_ns(&tvbl) +
6072 crtc->framedur_ns);
0af7e4df
MK		 6073 }
6074
49b14a5c
MK		 6075 e->event.tv_sec = tvbl.tv_sec;
6076 e->event.tv_usec = tvbl.tv_usec;
0af7e4df 6077
6b95a207
KH		 6078 list_add_tail(&e->base.link,
6079 &e->base.file_priv->event_list);
6080 wake_up_interruptible(&e->base.file_priv->event_wait);
6081 }
6082
0af7e4df
MK		 6083 drm_vblank_put(dev, intel_crtc->pipe);
6084
6b95a207
KH		 6085 spin_unlock_irqrestore(&dev->event_lock, flags);
6086
05394f39 6087 obj = work->old_fb_obj;
d9e86c0e 6088
e59f2bac 6089 atomic_clear_mask(1 << intel_crtc->plane,
05394f39
CW		 6090 &obj->pending_flip.counter);
6091 if (atomic_read(&obj->pending_flip) == 0)
f787a5f5 6092 wake_up(&dev_priv->pending_flip_queue);
d9e86c0e 6093
6b95a207 6094 schedule_work(&work->work);
e5510fac
JB		 6095
6096 trace_i915_flip_complete(intel_crtc->plane, work->pending_flip_obj);
6b95a207
KH		 6097}
6098
1afe3e9d
JB		 6099void intel_finish_page_flip(struct drm_device *dev, int pipe)
6100{
6101 drm_i915_private_t *dev_priv = dev->dev_private;
6102 struct drm_crtc *crtc = dev_priv->pipe_to_crtc_mapping[pipe];
6103
49b14a5c 6104 do_intel_finish_page_flip(dev, crtc);
1afe3e9d
JB		 6105}
6106
6107void intel_finish_page_flip_plane(struct drm_device *dev, int plane)
6108{
6109 drm_i915_private_t *dev_priv = dev->dev_private;
6110 struct drm_crtc *crtc = dev_priv->plane_to_crtc_mapping[plane];
6111
49b14a5c 6112 do_intel_finish_page_flip(dev, crtc);
1afe3e9d
JB		 6113}
6114
6b95a207
KH		 6115void intel_prepare_page_flip(struct drm_device *dev, int plane)
6116{
6117 drm_i915_private_t *dev_priv = dev->dev_private;
6118 struct intel_crtc *intel_crtc =
6119 to_intel_crtc(dev_priv->plane_to_crtc_mapping[plane]);
6120 unsigned long flags;
6121
6122 spin_lock_irqsave(&dev->event_lock, flags);
de3f440f 6123 if (intel_crtc->unpin_work) {
4e5359cd
SF		 6124 if ((++intel_crtc->unpin_work->pending) > 1)
6125 DRM_ERROR("Prepared flip multiple times\n");
de3f440f
JB		 6126 } else {
6127 DRM_DEBUG_DRIVER("preparing flip with no unpin work?\n");
6128 }
6b95a207
KH		 6129 spin_unlock_irqrestore(&dev->event_lock, flags);
6130}
6131
8c9f3aaf
JB		 6132static int intel_gen2_queue_flip(struct drm_device *dev,
6133 struct drm_crtc *crtc,
6134 struct drm_framebuffer *fb,
6135 struct drm_i915_gem_object *obj)
6136{
6137 struct drm_i915_private *dev_priv = dev->dev_private;
6138 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
8c9f3aaf 6139 u32 flip_mask;
6d90c952 6140 struct intel_ring_buffer *ring = &dev_priv->ring[RCS];
8c9f3aaf
JB		 6141 int ret;
6142
6d90c952 6143 ret = intel_pin_and_fence_fb_obj(dev, obj, ring);
8c9f3aaf 6144 if (ret)
83d4092b 6145 goto err;
8c9f3aaf 6146
6d90c952 6147 ret = intel_ring_begin(ring, 6);
8c9f3aaf 6148 if (ret)
83d4092b 6149 goto err_unpin;
8c9f3aaf
JB		 6150
6151 /* Can't queue multiple flips, so wait for the previous
6152 * one to finish before executing the next.
6153 */
6154 if (intel_crtc->plane)
6155 flip_mask = MI_WAIT_FOR_PLANE_B_FLIP;
6156 else
6157 flip_mask = MI_WAIT_FOR_PLANE_A_FLIP;
6d90c952
DV		 6158 intel_ring_emit(ring, MI_WAIT_FOR_EVENT | flip_mask);
6159 intel_ring_emit(ring, MI_NOOP);
6160 intel_ring_emit(ring, MI_DISPLAY_FLIP |
6161 MI_DISPLAY_FLIP_PLANE(intel_crtc->plane));
6162 intel_ring_emit(ring, fb->pitches[0]);
e506a0c6 6163 intel_ring_emit(ring, obj->gtt_offset + intel_crtc->dspaddr_offset);
6d90c952
DV		 6164 intel_ring_emit(ring, 0); /* aux display base address, unused */
6165 intel_ring_advance(ring);
83d4092b
CW		 6166 return 0;
6167
6168err_unpin:
6169 intel_unpin_fb_obj(obj);
6170err:
8c9f3aaf
JB		 6171 return ret;
6172}
6173
6174static int intel_gen3_queue_flip(struct drm_device *dev,
6175 struct drm_crtc *crtc,
6176 struct drm_framebuffer *fb,
6177 struct drm_i915_gem_object *obj)
6178{
6179 struct drm_i915_private *dev_priv = dev->dev_private;
6180 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
8c9f3aaf 6181 u32 flip_mask;
6d90c952 6182 struct intel_ring_buffer *ring = &dev_priv->ring[RCS];
8c9f3aaf
JB		 6183 int ret;
6184
6d90c952 6185 ret = intel_pin_and_fence_fb_obj(dev, obj, ring);
8c9f3aaf 6186 if (ret)
83d4092b 6187 goto err;
8c9f3aaf 6188
6d90c952 6189 ret = intel_ring_begin(ring, 6);
8c9f3aaf 6190 if (ret)
83d4092b 6191 goto err_unpin;
8c9f3aaf
JB		 6192
6193 if (intel_crtc->plane)
6194 flip_mask = MI_WAIT_FOR_PLANE_B_FLIP;
6195 else
6196 flip_mask = MI_WAIT_FOR_PLANE_A_FLIP;
6d90c952
DV		 6197 intel_ring_emit(ring, MI_WAIT_FOR_EVENT | flip_mask);
6198 intel_ring_emit(ring, MI_NOOP);
6199 intel_ring_emit(ring, MI_DISPLAY_FLIP_I915 |
6200 MI_DISPLAY_FLIP_PLANE(intel_crtc->plane));
6201 intel_ring_emit(ring, fb->pitches[0]);
e506a0c6 6202 intel_ring_emit(ring, obj->gtt_offset + intel_crtc->dspaddr_offset);
6d90c952
DV		 6203 intel_ring_emit(ring, MI_NOOP);
6204
6205 intel_ring_advance(ring);
83d4092b
CW		 6206 return 0;
6207
6208err_unpin:
6209 intel_unpin_fb_obj(obj);
6210err:
8c9f3aaf
JB		 6211 return ret;
6212}
6213
6214static int intel_gen4_queue_flip(struct drm_device *dev,
6215 struct drm_crtc *crtc,
6216 struct drm_framebuffer *fb,
6217 struct drm_i915_gem_object *obj)
6218{
6219 struct drm_i915_private *dev_priv = dev->dev_private;
6220 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6221 uint32_t pf, pipesrc;
6d90c952 6222 struct intel_ring_buffer *ring = &dev_priv->ring[RCS];
8c9f3aaf
JB		 6223 int ret;
6224
6d90c952 6225 ret = intel_pin_and_fence_fb_obj(dev, obj, ring);
8c9f3aaf 6226 if (ret)
83d4092b 6227 goto err;
8c9f3aaf 6228
6d90c952 6229 ret = intel_ring_begin(ring, 4);
8c9f3aaf 6230 if (ret)
83d4092b 6231 goto err_unpin;
8c9f3aaf
JB		 6232
6233 /* i965+ uses the linear or tiled offsets from the
6234 * Display Registers (which do not change across a page-flip)
6235 * so we need only reprogram the base address.
6236 */
6d90c952
DV		 6237 intel_ring_emit(ring, MI_DISPLAY_FLIP |
6238 MI_DISPLAY_FLIP_PLANE(intel_crtc->plane));
6239 intel_ring_emit(ring, fb->pitches[0]);
c2c75131
DV		 6240 intel_ring_emit(ring,
6241 (obj->gtt_offset + intel_crtc->dspaddr_offset) |
6242 obj->tiling_mode);
8c9f3aaf
JB		 6243
6244 /* XXX Enabling the panel-fitter across page-flip is so far
6245 * untested on non-native modes, so ignore it for now.
6246 * pf = I915_READ(pipe == 0 ? PFA_CTL_1 : PFB_CTL_1) & PF_ENABLE;
6247 */
6248 pf = 0;
6249 pipesrc = I915_READ(PIPESRC(intel_crtc->pipe)) & 0x0fff0fff;
6d90c952
DV		 6250 intel_ring_emit(ring, pf | pipesrc);
6251 intel_ring_advance(ring);
83d4092b
CW		 6252 return 0;
6253
6254err_unpin:
6255 intel_unpin_fb_obj(obj);
6256err:
8c9f3aaf
JB		 6257 return ret;
6258}
6259
6260static int intel_gen6_queue_flip(struct drm_device *dev,
6261 struct drm_crtc *crtc,
6262 struct drm_framebuffer *fb,
6263 struct drm_i915_gem_object *obj)
6264{
6265 struct drm_i915_private *dev_priv = dev->dev_private;
6266 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6d90c952 6267 struct intel_ring_buffer *ring = &dev_priv->ring[RCS];
8c9f3aaf
JB		 6268 uint32_t pf, pipesrc;
6269 int ret;
6270
6d90c952 6271 ret = intel_pin_and_fence_fb_obj(dev, obj, ring);
8c9f3aaf 6272 if (ret)
83d4092b 6273 goto err;
8c9f3aaf 6274
6d90c952 6275 ret = intel_ring_begin(ring, 4);
8c9f3aaf 6276 if (ret)
83d4092b 6277 goto err_unpin;
8c9f3aaf 6278
6d90c952
DV		 6279 intel_ring_emit(ring, MI_DISPLAY_FLIP |
6280 MI_DISPLAY_FLIP_PLANE(intel_crtc->plane));
6281 intel_ring_emit(ring, fb->pitches[0] | obj->tiling_mode);
c2c75131 6282 intel_ring_emit(ring, obj->gtt_offset + intel_crtc->dspaddr_offset);
8c9f3aaf 6283
dc257cf1
DV		 6284 /* Contrary to the suggestions in the documentation,
6285 * "Enable Panel Fitter" does not seem to be required when page
6286 * flipping with a non-native mode, and worse causes a normal
6287 * modeset to fail.
6288 * pf = I915_READ(PF_CTL(intel_crtc->pipe)) & PF_ENABLE;
6289 */
6290 pf = 0;
8c9f3aaf 6291 pipesrc = I915_READ(PIPESRC(intel_crtc->pipe)) & 0x0fff0fff;
6d90c952
DV		 6292 intel_ring_emit(ring, pf | pipesrc);
6293 intel_ring_advance(ring);
83d4092b
CW		 6294 return 0;
6295
6296err_unpin:
6297 intel_unpin_fb_obj(obj);
6298err:
8c9f3aaf
JB		 6299 return ret;
6300}
6301
7c9017e5
JB		 6302/*
6303 * On gen7 we currently use the blit ring because (in early silicon at least)
6304 * the render ring doesn't give us interrpts for page flip completion, which
6305 * means clients will hang after the first flip is queued. Fortunately the
6306 * blit ring generates interrupts properly, so use it instead.
6307 */
6308static int intel_gen7_queue_flip(struct drm_device *dev,
6309 struct drm_crtc *crtc,
6310 struct drm_framebuffer *fb,
6311 struct drm_i915_gem_object *obj)
6312{
6313 struct drm_i915_private *dev_priv = dev->dev_private;
6314 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6315 struct intel_ring_buffer *ring = &dev_priv->ring[BCS];
cb05d8de 6316 uint32_t plane_bit = 0;
7c9017e5
JB		 6317 int ret;
6318
6319 ret = intel_pin_and_fence_fb_obj(dev, obj, ring);
6320 if (ret)
83d4092b 6321 goto err;
7c9017e5 6322
cb05d8de
DV		 6323 switch(intel_crtc->plane) {
6324 case PLANE_A:
6325 plane_bit = MI_DISPLAY_FLIP_IVB_PLANE_A;
6326 break;
6327 case PLANE_B:
6328 plane_bit = MI_DISPLAY_FLIP_IVB_PLANE_B;
6329 break;
6330 case PLANE_C:
6331 plane_bit = MI_DISPLAY_FLIP_IVB_PLANE_C;
6332 break;
6333 default:
6334 WARN_ONCE(1, "unknown plane in flip command\n");
6335 ret = -ENODEV;
ab3951eb 6336 goto err_unpin;
cb05d8de
DV		 6337 }
6338
7c9017e5
JB		 6339 ret = intel_ring_begin(ring, 4);
6340 if (ret)
83d4092b 6341 goto err_unpin;
7c9017e5 6342
cb05d8de 6343 intel_ring_emit(ring, MI_DISPLAY_FLIP_I915 | plane_bit);
01f2c773 6344 intel_ring_emit(ring, (fb->pitches[0] | obj->tiling_mode));
c2c75131 6345 intel_ring_emit(ring, obj->gtt_offset + intel_crtc->dspaddr_offset);
7c9017e5
JB		 6346 intel_ring_emit(ring, (MI_NOOP));
6347 intel_ring_advance(ring);
83d4092b
CW		 6348 return 0;
6349
6350err_unpin:
6351 intel_unpin_fb_obj(obj);
6352err:
7c9017e5
JB		 6353 return ret;
6354}
6355
8c9f3aaf
JB		 6356static int intel_default_queue_flip(struct drm_device *dev,
6357 struct drm_crtc *crtc,
6358 struct drm_framebuffer *fb,
6359 struct drm_i915_gem_object *obj)
6360{
6361 return -ENODEV;
6362}
6363
6b95a207
KH		 6364static int intel_crtc_page_flip(struct drm_crtc *crtc,
6365 struct drm_framebuffer *fb,
6366 struct drm_pending_vblank_event *event)
6367{
6368 struct drm_device *dev = crtc->dev;
6369 struct drm_i915_private *dev_priv = dev->dev_private;
6370 struct intel_framebuffer *intel_fb;
05394f39 6371 struct drm_i915_gem_object *obj;
6b95a207
KH		 6372 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6373 struct intel_unpin_work *work;
8c9f3aaf 6374 unsigned long flags;
52e68630 6375 int ret;
6b95a207 6376
e6a595d2
VS		 6377 /* Can't change pixel format via MI display flips. */
6378 if (fb->pixel_format != crtc->fb->pixel_format)
6379 return -EINVAL;
6380
6381 /*
6382 * TILEOFF/LINOFF registers can't be changed via MI display flips.
6383 * Note that pitch changes could also affect these register.
6384 */
6385 if (INTEL_INFO(dev)->gen > 3 &&
6386 (fb->offsets[0] != crtc->fb->offsets[0] ||
6387 fb->pitches[0] != crtc->fb->pitches[0]))
6388 return -EINVAL;
6389
6b95a207
KH		 6390 work = kzalloc(sizeof *work, GFP_KERNEL);
6391 if (work == NULL)
6392 return -ENOMEM;
6393
6b95a207
KH		 6394 work->event = event;
6395 work->dev = crtc->dev;
6396 intel_fb = to_intel_framebuffer(crtc->fb);
b1b87f6b 6397 work->old_fb_obj = intel_fb->obj;
6b95a207
KH		 6398 INIT_WORK(&work->work, intel_unpin_work_fn);
6399
7317c75e
JB		 6400 ret = drm_vblank_get(dev, intel_crtc->pipe);
6401 if (ret)
6402 goto free_work;
6403
6b95a207
KH		 6404 /* We borrow the event spin lock for protecting unpin_work */
6405 spin_lock_irqsave(&dev->event_lock, flags);
6406 if (intel_crtc->unpin_work) {
6407 spin_unlock_irqrestore(&dev->event_lock, flags);
6408 kfree(work);
7317c75e 6409 drm_vblank_put(dev, intel_crtc->pipe);
468f0b44
CW		 6410
6411 DRM_DEBUG_DRIVER("flip queue: crtc already busy\n");
6b95a207
KH		 6412 return -EBUSY;
6413 }
6414 intel_crtc->unpin_work = work;
6415 spin_unlock_irqrestore(&dev->event_lock, flags);
6416
6417 intel_fb = to_intel_framebuffer(fb);
6418 obj = intel_fb->obj;
6419
79158103
CW		 6420 ret = i915_mutex_lock_interruptible(dev);
6421 if (ret)
6422 goto cleanup;
6b95a207 6423
75dfca80 6424 /* Reference the objects for the scheduled work. */
05394f39
CW		 6425 drm_gem_object_reference(&work->old_fb_obj->base);
6426 drm_gem_object_reference(&obj->base);
6b95a207
KH		 6427
6428 crtc->fb = fb;
96b099fd 6429
e1f99ce6 6430 work->pending_flip_obj = obj;
e1f99ce6 6431
4e5359cd
SF		 6432 work->enable_stall_check = true;
6433
e1f99ce6
CW		 6434 /* Block clients from rendering to the new back buffer until
6435 * the flip occurs and the object is no longer visible.
6436 */
05394f39 6437 atomic_add(1 << intel_crtc->plane, &work->old_fb_obj->pending_flip);
e1f99ce6 6438
8c9f3aaf
JB		 6439 ret = dev_priv->display.queue_flip(dev, crtc, fb, obj);
6440 if (ret)
6441 goto cleanup_pending;
6b95a207 6442
7782de3b 6443 intel_disable_fbc(dev);
f047e395 6444 intel_mark_fb_busy(obj);
6b95a207
KH		 6445 mutex_unlock(&dev->struct_mutex);
6446
e5510fac
JB		 6447 trace_i915_flip_request(intel_crtc->plane, obj);
6448
6b95a207 6449 return 0;
96b099fd 6450
8c9f3aaf
JB		 6451cleanup_pending:
6452 atomic_sub(1 << intel_crtc->plane, &work->old_fb_obj->pending_flip);
05394f39
CW		 6453 drm_gem_object_unreference(&work->old_fb_obj->base);
6454 drm_gem_object_unreference(&obj->base);
96b099fd
CW		 6455 mutex_unlock(&dev->struct_mutex);
6456
79158103 6457cleanup:
96b099fd
CW		 6458 spin_lock_irqsave(&dev->event_lock, flags);
6459 intel_crtc->unpin_work = NULL;
6460 spin_unlock_irqrestore(&dev->event_lock, flags);
6461
7317c75e
JB		 6462 drm_vblank_put(dev, intel_crtc->pipe);
6463free_work:
96b099fd
CW		 6464 kfree(work);
6465
6466 return ret;
6b95a207
KH		 6467}
6468
47f1c6c9
CW		 6469static void intel_sanitize_modesetting(struct drm_device *dev,
6470 int pipe, int plane)
6471{
6472 struct drm_i915_private *dev_priv = dev->dev_private;
6473 u32 reg, val;
a9dcf84b 6474 int i;
47f1c6c9 6475
f47166d2 6476 /* Clear any frame start delays used for debugging left by the BIOS */
a9dcf84b
DV		 6477 for_each_pipe(i) {
6478 reg = PIPECONF(i);
f47166d2
CW		 6479 I915_WRITE(reg, I915_READ(reg) & ~PIPECONF_FRAME_START_DELAY_MASK);
6480 }
6481
47f1c6c9
CW		 6482 if (HAS_PCH_SPLIT(dev))
6483 return;
6484
6485 /* Who knows what state these registers were left in by the BIOS or
6486 * grub?
6487 *
6488 * If we leave the registers in a conflicting state (e.g. with the
6489 * display plane reading from the other pipe than the one we intend
6490 * to use) then when we attempt to teardown the active mode, we will
6491 * not disable the pipes and planes in the correct order -- leaving
6492 * a plane reading from a disabled pipe and possibly leading to
6493 * undefined behaviour.
6494 */
6495
6496 reg = DSPCNTR(plane);
6497 val = I915_READ(reg);
6498
6499 if ((val & DISPLAY_PLANE_ENABLE) == 0)
6500 return;
6501 if (!!(val & DISPPLANE_SEL_PIPE_MASK) == pipe)
6502 return;
6503
6504 /* This display plane is active and attached to the other CPU pipe. */
6505 pipe = !pipe;
6506
6507 /* Disable the plane and wait for it to stop reading from the pipe. */
b24e7179
JB		 6508 intel_disable_plane(dev_priv, plane, pipe);
6509 intel_disable_pipe(dev_priv, pipe);
47f1c6c9 6510}
79e53945 6511
f6e5b160
CW		 6512static void intel_crtc_reset(struct drm_crtc *crtc)
6513{
6514 struct drm_device *dev = crtc->dev;
6515 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6516
6517 /* Reset flags back to the 'unknown' status so that they
6518 * will be correctly set on the initial modeset.
6519 */
6520 intel_crtc->dpms_mode = -1;
6521
6522 /* We need to fix up any BIOS configuration that conflicts with
6523 * our expectations.
6524 */
6525 intel_sanitize_modesetting(dev, intel_crtc->pipe, intel_crtc->plane);
6526}
6527
6528static struct drm_crtc_helper_funcs intel_helper_funcs = {
6529 .dpms = intel_crtc_dpms,
6530 .mode_fixup = intel_crtc_mode_fixup,
6531 .mode_set = intel_crtc_mode_set,
6532 .mode_set_base = intel_pipe_set_base,
6533 .mode_set_base_atomic = intel_pipe_set_base_atomic,
6534 .load_lut = intel_crtc_load_lut,
6535 .disable = intel_crtc_disable,
6536};
6537
6538static const struct drm_crtc_funcs intel_crtc_funcs = {
6539 .reset = intel_crtc_reset,
6540 .cursor_set = intel_crtc_cursor_set,
6541 .cursor_move = intel_crtc_cursor_move,
6542 .gamma_set = intel_crtc_gamma_set,
6543 .set_config = drm_crtc_helper_set_config,
6544 .destroy = intel_crtc_destroy,
6545 .page_flip = intel_crtc_page_flip,
6546};
6547
ee7b9f93
JB		 6548static void intel_pch_pll_init(struct drm_device *dev)
6549{
6550 drm_i915_private_t *dev_priv = dev->dev_private;
6551 int i;
6552
6553 if (dev_priv->num_pch_pll == 0) {
6554 DRM_DEBUG_KMS("No PCH PLLs on this hardware, skipping initialisation\n");
6555 return;
6556 }
6557
6558 for (i = 0; i < dev_priv->num_pch_pll; i++) {
6559 dev_priv->pch_plls[i].pll_reg = _PCH_DPLL(i);
6560 dev_priv->pch_plls[i].fp0_reg = _PCH_FP0(i);
6561 dev_priv->pch_plls[i].fp1_reg = _PCH_FP1(i);
6562 }
6563}
6564
b358d0a6 6565static void intel_crtc_init(struct drm_device *dev, int pipe)
79e53945 6566{
22fd0fab 6567 drm_i915_private_t *dev_priv = dev->dev_private;
79e53945
JB		 6568 struct intel_crtc *intel_crtc;
6569 int i;
6570
6571 intel_crtc = kzalloc(sizeof(struct intel_crtc) + (INTELFB_CONN_LIMIT * sizeof(struct drm_connector *)), GFP_KERNEL);
6572 if (intel_crtc == NULL)
6573 return;
6574
6575 drm_crtc_init(dev, &intel_crtc->base, &intel_crtc_funcs);
6576
6577 drm_mode_crtc_set_gamma_size(&intel_crtc->base, 256);
79e53945
JB		 6578 for (i = 0; i < 256; i++) {
6579 intel_crtc->lut_r[i] = i;
6580 intel_crtc->lut_g[i] = i;
6581 intel_crtc->lut_b[i] = i;
6582 }
6583
80824003
JB		 6584 /* Swap pipes & planes for FBC on pre-965 */
6585 intel_crtc->pipe = pipe;
6586 intel_crtc->plane = pipe;
e2e767ab 6587 if (IS_MOBILE(dev) && IS_GEN3(dev)) {
28c97730 6588 DRM_DEBUG_KMS("swapping pipes & planes for FBC\n");
e2e767ab 6589 intel_crtc->plane = !pipe;
80824003
JB		 6590 }
6591
22fd0fab
JB		 6592 BUG_ON(pipe >= ARRAY_SIZE(dev_priv->plane_to_crtc_mapping) ||
6593 dev_priv->plane_to_crtc_mapping[intel_crtc->plane] != NULL);
6594 dev_priv->plane_to_crtc_mapping[intel_crtc->plane] = &intel_crtc->base;
6595 dev_priv->pipe_to_crtc_mapping[intel_crtc->pipe] = &intel_crtc->base;
6596
5d1d0cc8 6597 intel_crtc_reset(&intel_crtc->base);
04dbff52 6598 intel_crtc->active = true; /* force the pipe off on setup_init_config */
5a354204 6599 intel_crtc->bpp = 24; /* default for pre-Ironlake */
7e7d76c3 6600
eae307a5
DV		 6601 intel_helper_funcs.prepare = dev_priv->display.crtc_disable;
6602 intel_helper_funcs.commit = dev_priv->display.crtc_enable;
7e7d76c3 6603
79e53945 6604 drm_crtc_helper_add(&intel_crtc->base, &intel_helper_funcs);
79e53945
JB		 6605}
6606
08d7b3d1 6607int intel_get_pipe_from_crtc_id(struct drm_device *dev, void *data,
05394f39 6608 struct drm_file *file)
08d7b3d1 6609{
08d7b3d1 6610 struct drm_i915_get_pipe_from_crtc_id *pipe_from_crtc_id = data;
c05422d5
DV		 6611 struct drm_mode_object *drmmode_obj;
6612 struct intel_crtc *crtc;
08d7b3d1 6613
1cff8f6b
DV		 6614 if (!drm_core_check_feature(dev, DRIVER_MODESET))
6615 return -ENODEV;
08d7b3d1 6616
c05422d5
DV		 6617 drmmode_obj = drm_mode_object_find(dev, pipe_from_crtc_id->crtc_id,
6618 DRM_MODE_OBJECT_CRTC);
08d7b3d1 6619
c05422d5 6620 if (!drmmode_obj) {
08d7b3d1
CW		 6621 DRM_ERROR("no such CRTC id\n");
6622 return -EINVAL;
6623 }
6624
c05422d5
DV		 6625 crtc = to_intel_crtc(obj_to_crtc(drmmode_obj));
6626 pipe_from_crtc_id->pipe = crtc->pipe;
08d7b3d1 6627
c05422d5 6628 return 0;
08d7b3d1
CW		 6629}
6630
66a9278e 6631static int intel_encoder_clones(struct intel_encoder *encoder)
79e53945 6632{
66a9278e
DV		 6633 struct drm_device *dev = encoder->base.dev;
6634 struct intel_encoder *source_encoder;
79e53945 6635 int index_mask = 0;
79e53945
JB		 6636 int entry = 0;
6637
66a9278e
DV		 6638 list_for_each_entry(source_encoder,
6639 &dev->mode_config.encoder_list, base.head) {
6640
6641 if (encoder == source_encoder)
79e53945 6642 index_mask |= (1 << entry);
66a9278e
DV		 6643
6644 /* Intel hw has only one MUX where enocoders could be cloned. */
6645 if (encoder->cloneable && source_encoder->cloneable)
6646 index_mask |= (1 << entry);
6647
79e53945
JB		 6648 entry++;
6649 }
4ef69c7a 6650
79e53945
JB		 6651 return index_mask;
6652}
6653
4d302442
CW		 6654static bool has_edp_a(struct drm_device *dev)
6655{
6656 struct drm_i915_private *dev_priv = dev->dev_private;
6657
6658 if (!IS_MOBILE(dev))
6659 return false;
6660
6661 if ((I915_READ(DP_A) & DP_DETECTED) == 0)
6662 return false;
6663
6664 if (IS_GEN5(dev) &&
6665 (I915_READ(ILK_DISPLAY_CHICKEN_FUSES) & ILK_eDP_A_DISABLE))
6666 return false;
6667
6668 return true;
6669}
6670
79e53945
JB		 6671static void intel_setup_outputs(struct drm_device *dev)
6672{
725e30ad 6673 struct drm_i915_private *dev_priv = dev->dev_private;
4ef69c7a 6674 struct intel_encoder *encoder;
cb0953d7 6675 bool dpd_is_edp = false;
f3cfcba6 6676 bool has_lvds;
79e53945 6677
f3cfcba6 6678 has_lvds = intel_lvds_init(dev);
c5d1b51d
CW		 6679 if (!has_lvds && !HAS_PCH_SPLIT(dev)) {
6680 /* disable the panel fitter on everything but LVDS */
6681 I915_WRITE(PFIT_CONTROL, 0);
6682 }
79e53945 6683
bad720ff 6684 if (HAS_PCH_SPLIT(dev)) {
cb0953d7 6685 dpd_is_edp = intel_dpd_is_edp(dev);
30ad48b7 6686
4d302442 6687 if (has_edp_a(dev))
ab9d7c30 6688 intel_dp_init(dev, DP_A, PORT_A);
32f9d658 6689
cb0953d7 6690 if (dpd_is_edp && (I915_READ(PCH_DP_D) & DP_DETECTED))
ab9d7c30 6691 intel_dp_init(dev, PCH_DP_D, PORT_D);
cb0953d7
AJ		 6692 }
6693
6694 intel_crt_init(dev);
6695
0e72a5b5
ED		 6696 if (IS_HASWELL(dev)) {
6697 int found;
6698
6699 /* Haswell uses DDI functions to detect digital outputs */
6700 found = I915_READ(DDI_BUF_CTL_A) & DDI_INIT_DISPLAY_DETECTED;
6701 /* DDI A only supports eDP */
6702 if (found)
6703 intel_ddi_init(dev, PORT_A);
6704
6705 /* DDI B, C and D detection is indicated by the SFUSE_STRAP
6706 * register */
6707 found = I915_READ(SFUSE_STRAP);
6708
6709 if (found & SFUSE_STRAP_DDIB_DETECTED)
6710 intel_ddi_init(dev, PORT_B);
6711 if (found & SFUSE_STRAP_DDIC_DETECTED)
6712 intel_ddi_init(dev, PORT_C);
6713 if (found & SFUSE_STRAP_DDID_DETECTED)
6714 intel_ddi_init(dev, PORT_D);
6715 } else if (HAS_PCH_SPLIT(dev)) {
cb0953d7
AJ		 6716 int found;
6717
30ad48b7 6718 if (I915_READ(HDMIB) & PORT_DETECTED) {
461ed3ca 6719 /* PCH SDVOB multiplex with HDMIB */
eef4eacb 6720 found = intel_sdvo_init(dev, PCH_SDVOB, true);
30ad48b7 6721 if (!found)
08d644ad 6722 intel_hdmi_init(dev, HDMIB, PORT_B);
5eb08b69 6723 if (!found && (I915_READ(PCH_DP_B) & DP_DETECTED))
ab9d7c30 6724 intel_dp_init(dev, PCH_DP_B, PORT_B);
30ad48b7
ZW		 6725 }
6726
6727 if (I915_READ(HDMIC) & PORT_DETECTED)
08d644ad 6728 intel_hdmi_init(dev, HDMIC, PORT_C);
30ad48b7 6729
b708a1d5 6730 if (!dpd_is_edp && I915_READ(HDMID) & PORT_DETECTED)
08d644ad 6731 intel_hdmi_init(dev, HDMID, PORT_D);
30ad48b7 6732
5eb08b69 6733 if (I915_READ(PCH_DP_C) & DP_DETECTED)
ab9d7c30 6734 intel_dp_init(dev, PCH_DP_C, PORT_C);
5eb08b69 6735
cb0953d7 6736 if (!dpd_is_edp && (I915_READ(PCH_DP_D) & DP_DETECTED))
ab9d7c30 6737 intel_dp_init(dev, PCH_DP_D, PORT_D);
4a87d65d
JB		 6738 } else if (IS_VALLEYVIEW(dev)) {
6739 int found;
6740
6741 if (I915_READ(SDVOB) & PORT_DETECTED) {
6742 /* SDVOB multiplex with HDMIB */
6743 found = intel_sdvo_init(dev, SDVOB, true);
6744 if (!found)
08d644ad 6745 intel_hdmi_init(dev, SDVOB, PORT_B);
4a87d65d 6746 if (!found && (I915_READ(DP_B) & DP_DETECTED))
ab9d7c30 6747 intel_dp_init(dev, DP_B, PORT_B);
4a87d65d
JB		 6748 }
6749
6750 if (I915_READ(SDVOC) & PORT_DETECTED)
08d644ad 6751 intel_hdmi_init(dev, SDVOC, PORT_C);
5eb08b69 6752
4a87d65d
JB		 6753 /* Shares lanes with HDMI on SDVOC */
6754 if (I915_READ(DP_C) & DP_DETECTED)
ab9d7c30 6755 intel_dp_init(dev, DP_C, PORT_C);
103a196f 6756 } else if (SUPPORTS_DIGITAL_OUTPUTS(dev)) {
27185ae1 6757 bool found = false;
7d57382e 6758
725e30ad 6759 if (I915_READ(SDVOB) & SDVO_DETECTED) {
b01f2c3a 6760 DRM_DEBUG_KMS("probing SDVOB\n");
eef4eacb 6761 found = intel_sdvo_init(dev, SDVOB, true);
b01f2c3a
JB		 6762 if (!found && SUPPORTS_INTEGRATED_HDMI(dev)) {
6763 DRM_DEBUG_KMS("probing HDMI on SDVOB\n");
08d644ad 6764 intel_hdmi_init(dev, SDVOB, PORT_B);
b01f2c3a 6765 }
27185ae1 6766
b01f2c3a
JB		 6767 if (!found && SUPPORTS_INTEGRATED_DP(dev)) {
6768 DRM_DEBUG_KMS("probing DP_B\n");
ab9d7c30 6769 intel_dp_init(dev, DP_B, PORT_B);
b01f2c3a 6770 }
725e30ad 6771 }
13520b05
KH		 6772
6773 /* Before G4X SDVOC doesn't have its own detect register */
13520b05 6774
b01f2c3a
JB		 6775 if (I915_READ(SDVOB) & SDVO_DETECTED) {
6776 DRM_DEBUG_KMS("probing SDVOC\n");
eef4eacb 6777 found = intel_sdvo_init(dev, SDVOC, false);
b01f2c3a 6778 }
27185ae1
ML		 6779
6780 if (!found && (I915_READ(SDVOC) & SDVO_DETECTED)) {
6781
b01f2c3a
JB		 6782 if (SUPPORTS_INTEGRATED_HDMI(dev)) {
6783 DRM_DEBUG_KMS("probing HDMI on SDVOC\n");
08d644ad 6784 intel_hdmi_init(dev, SDVOC, PORT_C);
b01f2c3a
JB		 6785 }
6786 if (SUPPORTS_INTEGRATED_DP(dev)) {
6787 DRM_DEBUG_KMS("probing DP_C\n");
ab9d7c30 6788 intel_dp_init(dev, DP_C, PORT_C);
b01f2c3a 6789 }
725e30ad 6790 }
27185ae1 6791
b01f2c3a
JB		 6792 if (SUPPORTS_INTEGRATED_DP(dev) &&
6793 (I915_READ(DP_D) & DP_DETECTED)) {
6794 DRM_DEBUG_KMS("probing DP_D\n");
ab9d7c30 6795 intel_dp_init(dev, DP_D, PORT_D);
b01f2c3a 6796 }
bad720ff 6797 } else if (IS_GEN2(dev))
79e53945
JB		 6798 intel_dvo_init(dev);
6799
103a196f 6800 if (SUPPORTS_TV(dev))
79e53945
JB		 6801 intel_tv_init(dev);
6802
4ef69c7a
CW		 6803 list_for_each_entry(encoder, &dev->mode_config.encoder_list, base.head) {
6804 encoder->base.possible_crtcs = encoder->crtc_mask;
6805 encoder->base.possible_clones =
66a9278e 6806 intel_encoder_clones(encoder);
79e53945 6807 }
47356eb6 6808
2c7111db
CW		 6809 /* disable all the possible outputs/crtcs before entering KMS mode */
6810 drm_helper_disable_unused_functions(dev);
9fb526db 6811
40579abe 6812 if (HAS_PCH_IBX(dev) || HAS_PCH_CPT(dev))
9fb526db 6813 ironlake_init_pch_refclk(dev);
79e53945
JB		 6814}
6815
6816static void intel_user_framebuffer_destroy(struct drm_framebuffer *fb)
6817{
6818 struct intel_framebuffer *intel_fb = to_intel_framebuffer(fb);
79e53945
JB		 6819
6820 drm_framebuffer_cleanup(fb);
05394f39 6821 drm_gem_object_unreference_unlocked(&intel_fb->obj->base);
79e53945
JB		 6822
6823 kfree(intel_fb);
6824}
6825
6826static int intel_user_framebuffer_create_handle(struct drm_framebuffer *fb,
05394f39 6827 struct drm_file *file,
79e53945
JB		 6828 unsigned int *handle)
6829{
6830 struct intel_framebuffer *intel_fb = to_intel_framebuffer(fb);
05394f39 6831 struct drm_i915_gem_object *obj = intel_fb->obj;
79e53945 6832
05394f39 6833 return drm_gem_handle_create(file, &obj->base, handle);
79e53945
JB		 6834}
6835
6836static const struct drm_framebuffer_funcs intel_fb_funcs = {
6837 .destroy = intel_user_framebuffer_destroy,
6838 .create_handle = intel_user_framebuffer_create_handle,
6839};
6840
38651674
DA		 6841int intel_framebuffer_init(struct drm_device *dev,
6842 struct intel_framebuffer *intel_fb,
308e5bcb 6843 struct drm_mode_fb_cmd2 *mode_cmd,
05394f39 6844 struct drm_i915_gem_object *obj)
79e53945 6845{
79e53945
JB		 6846 int ret;
6847
05394f39 6848 if (obj->tiling_mode == I915_TILING_Y)
57cd6508
CW		 6849 return -EINVAL;
6850
308e5bcb 6851 if (mode_cmd->pitches[0] & 63)
57cd6508
CW		 6852 return -EINVAL;
6853
308e5bcb 6854 switch (mode_cmd->pixel_format) {
04b3924d
VS		 6855 case DRM_FORMAT_RGB332:
6856 case DRM_FORMAT_RGB565:
6857 case DRM_FORMAT_XRGB8888:
b250da79 6858 case DRM_FORMAT_XBGR8888:
04b3924d
VS		 6859 case DRM_FORMAT_ARGB8888:
6860 case DRM_FORMAT_XRGB2101010:
6861 case DRM_FORMAT_ARGB2101010:
308e5bcb 6862 /* RGB formats are common across chipsets */
b5626747 6863 break;
04b3924d
VS		 6864 case DRM_FORMAT_YUYV:
6865 case DRM_FORMAT_UYVY:
6866 case DRM_FORMAT_YVYU:
6867 case DRM_FORMAT_VYUY:
57cd6508
CW		 6868 break;
6869 default:
aca25848
ED		 6870 DRM_DEBUG_KMS("unsupported pixel format %u\n",
6871 mode_cmd->pixel_format);
57cd6508
CW		 6872 return -EINVAL;
6873 }
6874
79e53945
JB		 6875 ret = drm_framebuffer_init(dev, &intel_fb->base, &intel_fb_funcs);
6876 if (ret) {
6877 DRM_ERROR("framebuffer init failed %d\n", ret);
6878 return ret;
6879 }
6880
6881 drm_helper_mode_fill_fb_struct(&intel_fb->base, mode_cmd);
79e53945 6882 intel_fb->obj = obj;
79e53945
JB		 6883 return 0;
6884}
6885
79e53945
JB		 6886static struct drm_framebuffer *
6887intel_user_framebuffer_create(struct drm_device *dev,
6888 struct drm_file *filp,
308e5bcb 6889 struct drm_mode_fb_cmd2 *mode_cmd)
79e53945 6890{
05394f39 6891 struct drm_i915_gem_object *obj;
79e53945 6892
308e5bcb
JB		 6893 obj = to_intel_bo(drm_gem_object_lookup(dev, filp,
6894 mode_cmd->handles[0]));
c8725226 6895 if (&obj->base == NULL)
cce13ff7 6896 return ERR_PTR(-ENOENT);
79e53945 6897
d2dff872 6898 return intel_framebuffer_create(dev, mode_cmd, obj);
79e53945
JB		 6899}
6900
79e53945 6901static const struct drm_mode_config_funcs intel_mode_funcs = {
79e53945 6902 .fb_create = intel_user_framebuffer_create,
eb1f8e4f 6903 .output_poll_changed = intel_fb_output_poll_changed,
79e53945
JB		 6904};
6905
e70236a8
JB		 6906/* Set up chip specific display functions */
6907static void intel_init_display(struct drm_device *dev)
6908{
6909 struct drm_i915_private *dev_priv = dev->dev_private;
6910
6911 /* We always want a DPMS function */
f564048e 6912 if (HAS_PCH_SPLIT(dev)) {
f564048e 6913 dev_priv->display.crtc_mode_set = ironlake_crtc_mode_set;
76e5a89c
DV		 6914 dev_priv->display.crtc_enable = ironlake_crtc_enable;
6915 dev_priv->display.crtc_disable = ironlake_crtc_disable;
ee7b9f93 6916 dev_priv->display.off = ironlake_crtc_off;
17638cd6 6917 dev_priv->display.update_plane = ironlake_update_plane;
f564048e 6918 } else {
f564048e 6919 dev_priv->display.crtc_mode_set = i9xx_crtc_mode_set;
76e5a89c
DV		 6920 dev_priv->display.crtc_enable = i9xx_crtc_enable;
6921 dev_priv->display.crtc_disable = i9xx_crtc_disable;
ee7b9f93 6922 dev_priv->display.off = i9xx_crtc_off;
17638cd6 6923 dev_priv->display.update_plane = i9xx_update_plane;
f564048e 6924 }
e70236a8 6925
e70236a8 6926 /* Returns the core display clock speed */
25eb05fc
JB		 6927 if (IS_VALLEYVIEW(dev))
6928 dev_priv->display.get_display_clock_speed =
6929 valleyview_get_display_clock_speed;
6930 else if (IS_I945G(dev) || (IS_G33(dev) && !IS_PINEVIEW_M(dev)))
e70236a8
JB		 6931 dev_priv->display.get_display_clock_speed =
6932 i945_get_display_clock_speed;
6933 else if (IS_I915G(dev))
6934 dev_priv->display.get_display_clock_speed =
6935 i915_get_display_clock_speed;
f2b115e6 6936 else if (IS_I945GM(dev) || IS_845G(dev) || IS_PINEVIEW_M(dev))
e70236a8
JB		 6937 dev_priv->display.get_display_clock_speed =
6938 i9xx_misc_get_display_clock_speed;
6939 else if (IS_I915GM(dev))
6940 dev_priv->display.get_display_clock_speed =
6941 i915gm_get_display_clock_speed;
6942 else if (IS_I865G(dev))
6943 dev_priv->display.get_display_clock_speed =
6944 i865_get_display_clock_speed;
f0f8a9ce 6945 else if (IS_I85X(dev))
e70236a8
JB		 6946 dev_priv->display.get_display_clock_speed =
6947 i855_get_display_clock_speed;
6948 else /* 852, 830 */
6949 dev_priv->display.get_display_clock_speed =
6950 i830_get_display_clock_speed;
6951
7f8a8569 6952 if (HAS_PCH_SPLIT(dev)) {
f00a3ddf 6953 if (IS_GEN5(dev)) {
674cf967 6954 dev_priv->display.fdi_link_train = ironlake_fdi_link_train;
e0dac65e 6955 dev_priv->display.write_eld = ironlake_write_eld;
1398261a 6956 } else if (IS_GEN6(dev)) {
674cf967 6957 dev_priv->display.fdi_link_train = gen6_fdi_link_train;
e0dac65e 6958 dev_priv->display.write_eld = ironlake_write_eld;
357555c0
JB		 6959 } else if (IS_IVYBRIDGE(dev)) {
6960 /* FIXME: detect B0+ stepping and use auto training */
6961 dev_priv->display.fdi_link_train = ivb_manual_fdi_link_train;
e0dac65e 6962 dev_priv->display.write_eld = ironlake_write_eld;
c82e4d26
ED		 6963 } else if (IS_HASWELL(dev)) {
6964 dev_priv->display.fdi_link_train = hsw_fdi_link_train;
83358c85 6965 dev_priv->display.write_eld = haswell_write_eld;
7f8a8569
ZW		 6966 } else
6967 dev_priv->display.update_wm = NULL;
6067aaea 6968 } else if (IS_G4X(dev)) {
e0dac65e 6969 dev_priv->display.write_eld = g4x_write_eld;
e70236a8 6970 }
8c9f3aaf
JB		 6971
6972 /* Default just returns -ENODEV to indicate unsupported */
6973 dev_priv->display.queue_flip = intel_default_queue_flip;
6974
6975 switch (INTEL_INFO(dev)->gen) {
6976 case 2:
6977 dev_priv->display.queue_flip = intel_gen2_queue_flip;
6978 break;
6979
6980 case 3:
6981 dev_priv->display.queue_flip = intel_gen3_queue_flip;
6982 break;
6983
6984 case 4:
6985 case 5:
6986 dev_priv->display.queue_flip = intel_gen4_queue_flip;
6987 break;
6988
6989 case 6:
6990 dev_priv->display.queue_flip = intel_gen6_queue_flip;
6991 break;
7c9017e5
JB		 6992 case 7:
6993 dev_priv->display.queue_flip = intel_gen7_queue_flip;
6994 break;
8c9f3aaf 6995 }
e70236a8
JB		 6996}
6997
b690e96c
JB		 6998/*
6999 * Some BIOSes insist on assuming the GPU's pipe A is enabled at suspend,
7000 * resume, or other times. This quirk makes sure that's the case for
7001 * affected systems.
7002 */
0206e353 7003static void quirk_pipea_force(struct drm_device *dev)
b690e96c
JB		 7004{
7005 struct drm_i915_private *dev_priv = dev->dev_private;
7006
7007 dev_priv->quirks |= QUIRK_PIPEA_FORCE;
bc0daf48 7008 DRM_INFO("applying pipe a force quirk\n");
b690e96c
JB		 7009}
7010
435793df
KP		 7011/*
7012 * Some machines (Lenovo U160) do not work with SSC on LVDS for some reason
7013 */
7014static void quirk_ssc_force_disable(struct drm_device *dev)
7015{
7016 struct drm_i915_private *dev_priv = dev->dev_private;
7017 dev_priv->quirks |= QUIRK_LVDS_SSC_DISABLE;
bc0daf48 7018 DRM_INFO("applying lvds SSC disable quirk\n");
435793df
KP		 7019}
7020
4dca20ef 7021/*
5a15ab5b
CE		 7022 * A machine (e.g. Acer Aspire 5734Z) may need to invert the panel backlight
7023 * brightness value
4dca20ef
CE		 7024 */
7025static void quirk_invert_brightness(struct drm_device *dev)
7026{
7027 struct drm_i915_private *dev_priv = dev->dev_private;
7028 dev_priv->quirks |= QUIRK_INVERT_BRIGHTNESS;
bc0daf48 7029 DRM_INFO("applying inverted panel brightness quirk\n");
435793df
KP		 7030}
7031
b690e96c
JB		 7032struct intel_quirk {
7033 int device;
7034 int subsystem_vendor;
7035 int subsystem_device;
7036 void (*hook)(struct drm_device *dev);
7037};
7038
c43b5634 7039static struct intel_quirk intel_quirks[] = {
b690e96c 7040 /* HP Mini needs pipe A force quirk (LP: #322104) */
0206e353 7041 { 0x27ae, 0x103c, 0x361a, quirk_pipea_force },
b690e96c 7042
b690e96c
JB		 7043 /* Toshiba Protege R-205, S-209 needs pipe A force quirk */
7044 { 0x2592, 0x1179, 0x0001, quirk_pipea_force },
7045
b690e96c
JB		 7046 /* ThinkPad T60 needs pipe A force quirk (bug #16494) */
7047 { 0x2782, 0x17aa, 0x201a, quirk_pipea_force },
7048
7049 /* 855 & before need to leave pipe A & dpll A up */
7050 { 0x3582, PCI_ANY_ID, PCI_ANY_ID, quirk_pipea_force },
7051 { 0x2562, PCI_ANY_ID, PCI_ANY_ID, quirk_pipea_force },
dcdaed6e 7052 { 0x3577, PCI_ANY_ID, PCI_ANY_ID, quirk_pipea_force },
435793df
KP		 7053
7054 /* Lenovo U160 cannot use SSC on LVDS */
7055 { 0x0046, 0x17aa, 0x3920, quirk_ssc_force_disable },
070d329a
MAS		 7056
7057 /* Sony Vaio Y cannot use SSC on LVDS */
7058 { 0x0046, 0x104d, 0x9076, quirk_ssc_force_disable },
5a15ab5b
CE		 7059
7060 /* Acer Aspire 5734Z must invert backlight brightness */
7061 { 0x2a42, 0x1025, 0x0459, quirk_invert_brightness },
b690e96c
JB		 7062};
7063
7064static void intel_init_quirks(struct drm_device *dev)
7065{
7066 struct pci_dev *d = dev->pdev;
7067 int i;
7068
7069 for (i = 0; i < ARRAY_SIZE(intel_quirks); i++) {
7070 struct intel_quirk *q = &intel_quirks[i];
7071
7072 if (d->device == q->device &&
7073 (d->subsystem_vendor == q->subsystem_vendor ||
7074 q->subsystem_vendor == PCI_ANY_ID) &&
7075 (d->subsystem_device == q->subsystem_device ||
7076 q->subsystem_device == PCI_ANY_ID))
7077 q->hook(dev);
7078 }
7079}
7080
9cce37f4
JB		 7081/* Disable the VGA plane that we never use */
7082static void i915_disable_vga(struct drm_device *dev)
7083{
7084 struct drm_i915_private *dev_priv = dev->dev_private;
7085 u8 sr1;
7086 u32 vga_reg;
7087
7088 if (HAS_PCH_SPLIT(dev))
7089 vga_reg = CPU_VGACNTRL;
7090 else
7091 vga_reg = VGACNTRL;
7092
7093 vga_get_uninterruptible(dev->pdev, VGA_RSRC_LEGACY_IO);
3fdcf431 7094 outb(SR01, VGA_SR_INDEX);
9cce37f4
JB		 7095 sr1 = inb(VGA_SR_DATA);
7096 outb(sr1 | 1<<5, VGA_SR_DATA);
7097 vga_put(dev->pdev, VGA_RSRC_LEGACY_IO);
7098 udelay(300);
7099
7100 I915_WRITE(vga_reg, VGA_DISP_DISABLE);
7101 POSTING_READ(vga_reg);
7102}
7103
f817586c
DV		 7104void intel_modeset_init_hw(struct drm_device *dev)
7105{
0232e927
ED		 7106 /* We attempt to init the necessary power wells early in the initialization
7107 * time, so the subsystems that expect power to be enabled can work.
7108 */
7109 intel_init_power_wells(dev);
7110
a8f78b58
ED		 7111 intel_prepare_ddi(dev);
7112
f817586c
DV		 7113 intel_init_clock_gating(dev);
7114
79f5b2c7 7115 mutex_lock(&dev->struct_mutex);
8090c6b9 7116 intel_enable_gt_powersave(dev);
79f5b2c7 7117 mutex_unlock(&dev->struct_mutex);
f817586c
DV		 7118}
7119
79e53945
JB		 7120void intel_modeset_init(struct drm_device *dev)
7121{
652c393a 7122 struct drm_i915_private *dev_priv = dev->dev_private;
b840d907 7123 int i, ret;
79e53945
JB		 7124
7125 drm_mode_config_init(dev);
7126
7127 dev->mode_config.min_width = 0;
7128 dev->mode_config.min_height = 0;
7129
019d96cb
DA		 7130 dev->mode_config.preferred_depth = 24;
7131 dev->mode_config.prefer_shadow = 1;
7132
e6ecefaa 7133 dev->mode_config.funcs = &intel_mode_funcs;
79e53945 7134
b690e96c
JB		 7135 intel_init_quirks(dev);
7136
1fa61106
ED		 7137 intel_init_pm(dev);
7138
e70236a8
JB		 7139 intel_init_display(dev);
7140
a6c45cf0
CW		 7141 if (IS_GEN2(dev)) {
7142 dev->mode_config.max_width = 2048;
7143 dev->mode_config.max_height = 2048;
7144 } else if (IS_GEN3(dev)) {
5e4d6fa7
KP		 7145 dev->mode_config.max_width = 4096;
7146 dev->mode_config.max_height = 4096;
79e53945 7147 } else {
a6c45cf0
CW		 7148 dev->mode_config.max_width = 8192;
7149 dev->mode_config.max_height = 8192;
79e53945 7150 }
dd2757f8 7151 dev->mode_config.fb_base = dev_priv->mm.gtt_base_addr;
79e53945 7152
28c97730 7153 DRM_DEBUG_KMS("%d display pipe%s available.\n",
a3524f1b 7154 dev_priv->num_pipe, dev_priv->num_pipe > 1 ? "s" : "");
79e53945 7155
a3524f1b 7156 for (i = 0; i < dev_priv->num_pipe; i++) {
79e53945 7157 intel_crtc_init(dev, i);
00c2064b
JB		 7158 ret = intel_plane_init(dev, i);
7159 if (ret)
7160 DRM_DEBUG_KMS("plane %d init failed: %d\n", i, ret);
79e53945
JB		 7161 }
7162
ee7b9f93
JB		 7163 intel_pch_pll_init(dev);
7164
9cce37f4
JB		 7165 /* Just disable it once at startup */
7166 i915_disable_vga(dev);
79e53945 7167 intel_setup_outputs(dev);
2c7111db
CW		 7168}
7169
7170void intel_modeset_gem_init(struct drm_device *dev)
7171{
1833b134 7172 intel_modeset_init_hw(dev);
02e792fb
DV		 7173
7174 intel_setup_overlay(dev);
79e53945
JB		 7175}
7176
7177void intel_modeset_cleanup(struct drm_device *dev)
7178{
652c393a
JB		 7179 struct drm_i915_private *dev_priv = dev->dev_private;
7180 struct drm_crtc *crtc;
7181 struct intel_crtc *intel_crtc;
7182
f87ea761 7183 drm_kms_helper_poll_fini(dev);
652c393a
JB		 7184 mutex_lock(&dev->struct_mutex);
7185
723bfd70
JB		 7186 intel_unregister_dsm_handler();
7187
7188
652c393a
JB		 7189 list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) {
7190 /* Skip inactive CRTCs */
7191 if (!crtc->fb)
7192 continue;
7193
7194 intel_crtc = to_intel_crtc(crtc);
3dec0095 7195 intel_increase_pllclock(crtc);
652c393a
JB		 7196 }
7197
973d04f9 7198 intel_disable_fbc(dev);
e70236a8 7199
8090c6b9 7200 intel_disable_gt_powersave(dev);
0cdab21f 7201
930ebb46
DV		 7202 ironlake_teardown_rc6(dev);
7203
57f350b6
JB		 7204 if (IS_VALLEYVIEW(dev))
7205 vlv_init_dpio(dev);
7206
69341a5e
KH		 7207 mutex_unlock(&dev->struct_mutex);
7208
6c0d9350
DV		 7209 /* Disable the irq before mode object teardown, for the irq might
7210 * enqueue unpin/hotplug work. */
7211 drm_irq_uninstall(dev);
7212 cancel_work_sync(&dev_priv->hotplug_work);
c6a828d3 7213 cancel_work_sync(&dev_priv->rps.work);
6c0d9350 7214
1630fe75
CW		 7215 /* flush any delayed tasks or pending work */
7216 flush_scheduled_work();
7217
79e53945
JB		 7218 drm_mode_config_cleanup(dev);
7219}
7220
f1c79df3
ZW		 7221/*
7222 * Return which encoder is currently attached for connector.
7223 */
df0e9248 7224struct drm_encoder *intel_best_encoder(struct drm_connector *connector)
79e53945 7225{
df0e9248
CW		 7226 return &intel_attached_encoder(connector)->base;
7227}
f1c79df3 7228
df0e9248
CW		 7229void intel_connector_attach_encoder(struct intel_connector *connector,
7230 struct intel_encoder *encoder)
7231{
7232 connector->encoder = encoder;
7233 drm_mode_connector_attach_encoder(&connector->base,
7234 &encoder->base);
79e53945 7235}
28d52043
DA		 7236
7237/*
7238 * set vga decode state - true == enable VGA decode
7239 */
7240int intel_modeset_vga_set_state(struct drm_device *dev, bool state)
7241{
7242 struct drm_i915_private *dev_priv = dev->dev_private;
7243 u16 gmch_ctrl;
7244
7245 pci_read_config_word(dev_priv->bridge_dev, INTEL_GMCH_CTRL, &gmch_ctrl);
7246 if (state)
7247 gmch_ctrl &= ~INTEL_GMCH_VGA_DISABLE;
7248 else
7249 gmch_ctrl |= INTEL_GMCH_VGA_DISABLE;
7250 pci_write_config_word(dev_priv->bridge_dev, INTEL_GMCH_CTRL, gmch_ctrl);
7251 return 0;
7252}
c4a1d9e4
CW		 7253
7254#ifdef CONFIG_DEBUG_FS
7255#include <linux/seq_file.h>
7256
7257struct intel_display_error_state {
7258 struct intel_cursor_error_state {
7259 u32 control;
7260 u32 position;
7261 u32 base;
7262 u32 size;
52331309 7263 } cursor[I915_MAX_PIPES];
c4a1d9e4
CW		 7264
7265 struct intel_pipe_error_state {
7266 u32 conf;
7267 u32 source;
7268
7269 u32 htotal;
7270 u32 hblank;
7271 u32 hsync;
7272 u32 vtotal;
7273 u32 vblank;
7274 u32 vsync;
52331309 7275 } pipe[I915_MAX_PIPES];
c4a1d9e4
CW		 7276
7277 struct intel_plane_error_state {
7278 u32 control;
7279 u32 stride;
7280 u32 size;
7281 u32 pos;
7282 u32 addr;
7283 u32 surface;
7284 u32 tile_offset;
52331309 7285 } plane[I915_MAX_PIPES];
c4a1d9e4
CW		 7286};
7287
7288struct intel_display_error_state *
7289intel_display_capture_error_state(struct drm_device *dev)
7290{
0206e353 7291 drm_i915_private_t *dev_priv = dev->dev_private;
c4a1d9e4
CW		 7292 struct intel_display_error_state *error;
7293 int i;
7294
7295 error = kmalloc(sizeof(*error), GFP_ATOMIC);
7296 if (error == NULL)
7297 return NULL;
7298
52331309 7299 for_each_pipe(i) {
c4a1d9e4
CW		 7300 error->cursor[i].control = I915_READ(CURCNTR(i));
7301 error->cursor[i].position = I915_READ(CURPOS(i));
7302 error->cursor[i].base = I915_READ(CURBASE(i));
7303
7304 error->plane[i].control = I915_READ(DSPCNTR(i));
7305 error->plane[i].stride = I915_READ(DSPSTRIDE(i));
7306 error->plane[i].size = I915_READ(DSPSIZE(i));
0206e353 7307 error->plane[i].pos = I915_READ(DSPPOS(i));
c4a1d9e4
CW		 7308 error->plane[i].addr = I915_READ(DSPADDR(i));
7309 if (INTEL_INFO(dev)->gen >= 4) {
7310 error->plane[i].surface = I915_READ(DSPSURF(i));
7311 error->plane[i].tile_offset = I915_READ(DSPTILEOFF(i));
7312 }
7313
7314 error->pipe[i].conf = I915_READ(PIPECONF(i));
7315 error->pipe[i].source = I915_READ(PIPESRC(i));
7316 error->pipe[i].htotal = I915_READ(HTOTAL(i));
7317 error->pipe[i].hblank = I915_READ(HBLANK(i));
7318 error->pipe[i].hsync = I915_READ(HSYNC(i));
7319 error->pipe[i].vtotal = I915_READ(VTOTAL(i));
7320 error->pipe[i].vblank = I915_READ(VBLANK(i));
7321 error->pipe[i].vsync = I915_READ(VSYNC(i));
7322 }
7323
7324 return error;
7325}
7326
7327void
7328intel_display_print_error_state(struct seq_file *m,
7329 struct drm_device *dev,
7330 struct intel_display_error_state *error)
7331{
52331309 7332 drm_i915_private_t *dev_priv = dev->dev_private;
c4a1d9e4
CW		 7333 int i;
7334
52331309
DL		 7335 seq_printf(m, "Num Pipes: %d\n", dev_priv->num_pipe);
7336 for_each_pipe(i) {
c4a1d9e4
CW		 7337 seq_printf(m, "Pipe [%d]:\n", i);
7338 seq_printf(m, " CONF: %08x\n", error->pipe[i].conf);
7339 seq_printf(m, " SRC: %08x\n", error->pipe[i].source);
7340 seq_printf(m, " HTOTAL: %08x\n", error->pipe[i].htotal);
7341 seq_printf(m, " HBLANK: %08x\n", error->pipe[i].hblank);
7342 seq_printf(m, " HSYNC: %08x\n", error->pipe[i].hsync);
7343 seq_printf(m, " VTOTAL: %08x\n", error->pipe[i].vtotal);
7344 seq_printf(m, " VBLANK: %08x\n", error->pipe[i].vblank);
7345 seq_printf(m, " VSYNC: %08x\n", error->pipe[i].vsync);
7346
7347 seq_printf(m, "Plane [%d]:\n", i);
7348 seq_printf(m, " CNTR: %08x\n", error->plane[i].control);
7349 seq_printf(m, " STRIDE: %08x\n", error->plane[i].stride);
7350 seq_printf(m, " SIZE: %08x\n", error->plane[i].size);
7351 seq_printf(m, " POS: %08x\n", error->plane[i].pos);
7352 seq_printf(m, " ADDR: %08x\n", error->plane[i].addr);
7353 if (INTEL_INFO(dev)->gen >= 4) {
7354 seq_printf(m, " SURF: %08x\n", error->plane[i].surface);
7355 seq_printf(m, " TILEOFF: %08x\n", error->plane[i].tile_offset);
7356 }
7357
7358 seq_printf(m, "Cursor [%d]:\n", i);
7359 seq_printf(m, " CNTR: %08x\n", error->cursor[i].control);
7360 seq_printf(m, " POS: %08x\n", error->cursor[i].position);
7361 seq_printf(m, " BASE: %08x\n", error->cursor[i].base);
7362 }
7363}
7364#endif
Ubuntu Jammy Linux kernel mirror