]>
Commit | Line | Data |
---|---|---|
a4fc5ed6 KP |
1 | /* |
2 | * Copyright © 2008 Intel Corporation | |
3 | * | |
4 | * Permission is hereby granted, free of charge, to any person obtaining a | |
5 | * copy of this software and associated documentation files (the "Software"), | |
6 | * to deal in the Software without restriction, including without limitation | |
7 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
8 | * and/or sell copies of the Software, and to permit persons to whom the | |
9 | * Software is furnished to do so, subject to the following conditions: | |
10 | * | |
11 | * The above copyright notice and this permission notice (including the next | |
12 | * paragraph) shall be included in all copies or substantial portions of the | |
13 | * Software. | |
14 | * | |
15 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
16 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
17 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
18 | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER | |
19 | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING | |
20 | * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS | |
21 | * IN THE SOFTWARE. | |
22 | * | |
23 | * Authors: | |
24 | * Keith Packard <keithp@keithp.com> | |
25 | * | |
26 | */ | |
27 | ||
28 | #include <linux/i2c.h> | |
5a0e3ad6 | 29 | #include <linux/slab.h> |
a4fc5ed6 KP |
30 | #include "drmP.h" |
31 | #include "drm.h" | |
32 | #include "drm_crtc.h" | |
33 | #include "drm_crtc_helper.h" | |
34 | #include "intel_drv.h" | |
35 | #include "i915_drm.h" | |
36 | #include "i915_drv.h" | |
ab2c0672 | 37 | #include "drm_dp_helper.h" |
a4fc5ed6 | 38 | |
ae266c98 | 39 | |
a4fc5ed6 KP |
40 | #define DP_LINK_STATUS_SIZE 6 |
41 | #define DP_LINK_CHECK_TIMEOUT (10 * 1000) | |
42 | ||
43 | #define DP_LINK_CONFIGURATION_SIZE 9 | |
44 | ||
ea5b213a CW |
45 | struct intel_dp { |
46 | struct intel_encoder base; | |
a4fc5ed6 KP |
47 | uint32_t output_reg; |
48 | uint32_t DP; | |
49 | uint8_t link_configuration[DP_LINK_CONFIGURATION_SIZE]; | |
a4fc5ed6 | 50 | bool has_audio; |
c8110e52 | 51 | int dpms_mode; |
a4fc5ed6 KP |
52 | uint8_t link_bw; |
53 | uint8_t lane_count; | |
54 | uint8_t dpcd[4]; | |
a4fc5ed6 KP |
55 | struct i2c_adapter adapter; |
56 | struct i2c_algo_dp_aux_data algo; | |
f0917379 | 57 | bool is_pch_edp; |
33a34e4e JB |
58 | uint8_t train_set[4]; |
59 | uint8_t link_status[DP_LINK_STATUS_SIZE]; | |
a4fc5ed6 KP |
60 | }; |
61 | ||
cfcb0fc9 JB |
62 | /** |
63 | * is_edp - is the given port attached to an eDP panel (either CPU or PCH) | |
64 | * @intel_dp: DP struct | |
65 | * | |
66 | * If a CPU or PCH DP output is attached to an eDP panel, this function | |
67 | * will return true, and false otherwise. | |
68 | */ | |
69 | static bool is_edp(struct intel_dp *intel_dp) | |
70 | { | |
71 | return intel_dp->base.type == INTEL_OUTPUT_EDP; | |
72 | } | |
73 | ||
74 | /** | |
75 | * is_pch_edp - is the port on the PCH and attached to an eDP panel? | |
76 | * @intel_dp: DP struct | |
77 | * | |
78 | * Returns true if the given DP struct corresponds to a PCH DP port attached | |
79 | * to an eDP panel, false otherwise. Helpful for determining whether we | |
80 | * may need FDI resources for a given DP output or not. | |
81 | */ | |
82 | static bool is_pch_edp(struct intel_dp *intel_dp) | |
83 | { | |
84 | return intel_dp->is_pch_edp; | |
85 | } | |
86 | ||
ea5b213a CW |
87 | static struct intel_dp *enc_to_intel_dp(struct drm_encoder *encoder) |
88 | { | |
4ef69c7a | 89 | return container_of(encoder, struct intel_dp, base.base); |
ea5b213a | 90 | } |
a4fc5ed6 | 91 | |
df0e9248 CW |
92 | static struct intel_dp *intel_attached_dp(struct drm_connector *connector) |
93 | { | |
94 | return container_of(intel_attached_encoder(connector), | |
95 | struct intel_dp, base); | |
96 | } | |
97 | ||
33a34e4e JB |
98 | static void intel_dp_start_link_train(struct intel_dp *intel_dp); |
99 | static void intel_dp_complete_link_train(struct intel_dp *intel_dp); | |
ea5b213a | 100 | static void intel_dp_link_down(struct intel_dp *intel_dp); |
a4fc5ed6 | 101 | |
32f9d658 | 102 | void |
21d40d37 | 103 | intel_edp_link_config (struct intel_encoder *intel_encoder, |
ea5b213a | 104 | int *lane_num, int *link_bw) |
32f9d658 | 105 | { |
ea5b213a | 106 | struct intel_dp *intel_dp = container_of(intel_encoder, struct intel_dp, base); |
32f9d658 | 107 | |
ea5b213a CW |
108 | *lane_num = intel_dp->lane_count; |
109 | if (intel_dp->link_bw == DP_LINK_BW_1_62) | |
32f9d658 | 110 | *link_bw = 162000; |
ea5b213a | 111 | else if (intel_dp->link_bw == DP_LINK_BW_2_7) |
32f9d658 ZW |
112 | *link_bw = 270000; |
113 | } | |
114 | ||
a4fc5ed6 | 115 | static int |
ea5b213a | 116 | intel_dp_max_lane_count(struct intel_dp *intel_dp) |
a4fc5ed6 | 117 | { |
a4fc5ed6 KP |
118 | int max_lane_count = 4; |
119 | ||
ea5b213a CW |
120 | if (intel_dp->dpcd[0] >= 0x11) { |
121 | max_lane_count = intel_dp->dpcd[2] & 0x1f; | |
a4fc5ed6 KP |
122 | switch (max_lane_count) { |
123 | case 1: case 2: case 4: | |
124 | break; | |
125 | default: | |
126 | max_lane_count = 4; | |
127 | } | |
128 | } | |
129 | return max_lane_count; | |
130 | } | |
131 | ||
132 | static int | |
ea5b213a | 133 | intel_dp_max_link_bw(struct intel_dp *intel_dp) |
a4fc5ed6 | 134 | { |
ea5b213a | 135 | int max_link_bw = intel_dp->dpcd[1]; |
a4fc5ed6 KP |
136 | |
137 | switch (max_link_bw) { | |
138 | case DP_LINK_BW_1_62: | |
139 | case DP_LINK_BW_2_7: | |
140 | break; | |
141 | default: | |
142 | max_link_bw = DP_LINK_BW_1_62; | |
143 | break; | |
144 | } | |
145 | return max_link_bw; | |
146 | } | |
147 | ||
148 | static int | |
149 | intel_dp_link_clock(uint8_t link_bw) | |
150 | { | |
151 | if (link_bw == DP_LINK_BW_2_7) | |
152 | return 270000; | |
153 | else | |
154 | return 162000; | |
155 | } | |
156 | ||
157 | /* I think this is a fiction */ | |
158 | static int | |
ea5b213a | 159 | intel_dp_link_required(struct drm_device *dev, struct intel_dp *intel_dp, int pixel_clock) |
a4fc5ed6 | 160 | { |
885a5fb5 ZW |
161 | struct drm_i915_private *dev_priv = dev->dev_private; |
162 | ||
4d926461 | 163 | if (is_edp(intel_dp)) |
5ceb0f9b | 164 | return (pixel_clock * dev_priv->edp.bpp + 7) / 8; |
885a5fb5 ZW |
165 | else |
166 | return pixel_clock * 3; | |
a4fc5ed6 KP |
167 | } |
168 | ||
fe27d53e DA |
169 | static int |
170 | intel_dp_max_data_rate(int max_link_clock, int max_lanes) | |
171 | { | |
172 | return (max_link_clock * max_lanes * 8) / 10; | |
173 | } | |
174 | ||
a4fc5ed6 KP |
175 | static int |
176 | intel_dp_mode_valid(struct drm_connector *connector, | |
177 | struct drm_display_mode *mode) | |
178 | { | |
df0e9248 | 179 | struct intel_dp *intel_dp = intel_attached_dp(connector); |
7de56f43 ZY |
180 | struct drm_device *dev = connector->dev; |
181 | struct drm_i915_private *dev_priv = dev->dev_private; | |
ea5b213a CW |
182 | int max_link_clock = intel_dp_link_clock(intel_dp_max_link_bw(intel_dp)); |
183 | int max_lanes = intel_dp_max_lane_count(intel_dp); | |
a4fc5ed6 | 184 | |
4d926461 | 185 | if (is_edp(intel_dp) && dev_priv->panel_fixed_mode) { |
7de56f43 ZY |
186 | if (mode->hdisplay > dev_priv->panel_fixed_mode->hdisplay) |
187 | return MODE_PANEL; | |
188 | ||
189 | if (mode->vdisplay > dev_priv->panel_fixed_mode->vdisplay) | |
190 | return MODE_PANEL; | |
191 | } | |
192 | ||
fe27d53e DA |
193 | /* only refuse the mode on non eDP since we have seen some wierd eDP panels |
194 | which are outside spec tolerances but somehow work by magic */ | |
cfcb0fc9 | 195 | if (!is_edp(intel_dp) && |
ea5b213a | 196 | (intel_dp_link_required(connector->dev, intel_dp, mode->clock) |
fe27d53e | 197 | > intel_dp_max_data_rate(max_link_clock, max_lanes))) |
a4fc5ed6 KP |
198 | return MODE_CLOCK_HIGH; |
199 | ||
200 | if (mode->clock < 10000) | |
201 | return MODE_CLOCK_LOW; | |
202 | ||
203 | return MODE_OK; | |
204 | } | |
205 | ||
206 | static uint32_t | |
207 | pack_aux(uint8_t *src, int src_bytes) | |
208 | { | |
209 | int i; | |
210 | uint32_t v = 0; | |
211 | ||
212 | if (src_bytes > 4) | |
213 | src_bytes = 4; | |
214 | for (i = 0; i < src_bytes; i++) | |
215 | v |= ((uint32_t) src[i]) << ((3-i) * 8); | |
216 | return v; | |
217 | } | |
218 | ||
219 | static void | |
220 | unpack_aux(uint32_t src, uint8_t *dst, int dst_bytes) | |
221 | { | |
222 | int i; | |
223 | if (dst_bytes > 4) | |
224 | dst_bytes = 4; | |
225 | for (i = 0; i < dst_bytes; i++) | |
226 | dst[i] = src >> ((3-i) * 8); | |
227 | } | |
228 | ||
fb0f8fbf KP |
229 | /* hrawclock is 1/4 the FSB frequency */ |
230 | static int | |
231 | intel_hrawclk(struct drm_device *dev) | |
232 | { | |
233 | struct drm_i915_private *dev_priv = dev->dev_private; | |
234 | uint32_t clkcfg; | |
235 | ||
236 | clkcfg = I915_READ(CLKCFG); | |
237 | switch (clkcfg & CLKCFG_FSB_MASK) { | |
238 | case CLKCFG_FSB_400: | |
239 | return 100; | |
240 | case CLKCFG_FSB_533: | |
241 | return 133; | |
242 | case CLKCFG_FSB_667: | |
243 | return 166; | |
244 | case CLKCFG_FSB_800: | |
245 | return 200; | |
246 | case CLKCFG_FSB_1067: | |
247 | return 266; | |
248 | case CLKCFG_FSB_1333: | |
249 | return 333; | |
250 | /* these two are just a guess; one of them might be right */ | |
251 | case CLKCFG_FSB_1600: | |
252 | case CLKCFG_FSB_1600_ALT: | |
253 | return 400; | |
254 | default: | |
255 | return 133; | |
256 | } | |
257 | } | |
258 | ||
a4fc5ed6 | 259 | static int |
ea5b213a | 260 | intel_dp_aux_ch(struct intel_dp *intel_dp, |
a4fc5ed6 KP |
261 | uint8_t *send, int send_bytes, |
262 | uint8_t *recv, int recv_size) | |
263 | { | |
ea5b213a | 264 | uint32_t output_reg = intel_dp->output_reg; |
4ef69c7a | 265 | struct drm_device *dev = intel_dp->base.base.dev; |
a4fc5ed6 KP |
266 | struct drm_i915_private *dev_priv = dev->dev_private; |
267 | uint32_t ch_ctl = output_reg + 0x10; | |
268 | uint32_t ch_data = ch_ctl + 4; | |
269 | int i; | |
270 | int recv_bytes; | |
a4fc5ed6 | 271 | uint32_t status; |
fb0f8fbf | 272 | uint32_t aux_clock_divider; |
e3421a18 | 273 | int try, precharge; |
a4fc5ed6 KP |
274 | |
275 | /* The clock divider is based off the hrawclk, | |
fb0f8fbf KP |
276 | * and would like to run at 2MHz. So, take the |
277 | * hrawclk value and divide by 2 and use that | |
6176b8f9 JB |
278 | * |
279 | * Note that PCH attached eDP panels should use a 125MHz input | |
280 | * clock divider. | |
a4fc5ed6 | 281 | */ |
cfcb0fc9 | 282 | if (is_edp(intel_dp) && !is_pch_edp(intel_dp)) { |
e3421a18 ZW |
283 | if (IS_GEN6(dev)) |
284 | aux_clock_divider = 200; /* SNB eDP input clock at 400Mhz */ | |
285 | else | |
286 | aux_clock_divider = 225; /* eDP input clock at 450Mhz */ | |
287 | } else if (HAS_PCH_SPLIT(dev)) | |
f2b115e6 | 288 | aux_clock_divider = 62; /* IRL input clock fixed at 125Mhz */ |
5eb08b69 ZW |
289 | else |
290 | aux_clock_divider = intel_hrawclk(dev) / 2; | |
291 | ||
e3421a18 ZW |
292 | if (IS_GEN6(dev)) |
293 | precharge = 3; | |
294 | else | |
295 | precharge = 5; | |
296 | ||
4f7f7b7e CW |
297 | if (I915_READ(ch_ctl) & DP_AUX_CH_CTL_SEND_BUSY) { |
298 | DRM_ERROR("dp_aux_ch not started status 0x%08x\n", | |
299 | I915_READ(ch_ctl)); | |
300 | return -EBUSY; | |
301 | } | |
302 | ||
fb0f8fbf KP |
303 | /* Must try at least 3 times according to DP spec */ |
304 | for (try = 0; try < 5; try++) { | |
305 | /* Load the send data into the aux channel data registers */ | |
4f7f7b7e CW |
306 | for (i = 0; i < send_bytes; i += 4) |
307 | I915_WRITE(ch_data + i, | |
308 | pack_aux(send + i, send_bytes - i)); | |
fb0f8fbf KP |
309 | |
310 | /* Send the command and wait for it to complete */ | |
4f7f7b7e CW |
311 | I915_WRITE(ch_ctl, |
312 | DP_AUX_CH_CTL_SEND_BUSY | | |
313 | DP_AUX_CH_CTL_TIME_OUT_400us | | |
314 | (send_bytes << DP_AUX_CH_CTL_MESSAGE_SIZE_SHIFT) | | |
315 | (precharge << DP_AUX_CH_CTL_PRECHARGE_2US_SHIFT) | | |
316 | (aux_clock_divider << DP_AUX_CH_CTL_BIT_CLOCK_2X_SHIFT) | | |
317 | DP_AUX_CH_CTL_DONE | | |
318 | DP_AUX_CH_CTL_TIME_OUT_ERROR | | |
319 | DP_AUX_CH_CTL_RECEIVE_ERROR); | |
fb0f8fbf | 320 | for (;;) { |
fb0f8fbf KP |
321 | status = I915_READ(ch_ctl); |
322 | if ((status & DP_AUX_CH_CTL_SEND_BUSY) == 0) | |
323 | break; | |
4f7f7b7e | 324 | udelay(100); |
fb0f8fbf KP |
325 | } |
326 | ||
327 | /* Clear done status and any errors */ | |
4f7f7b7e CW |
328 | I915_WRITE(ch_ctl, |
329 | status | | |
330 | DP_AUX_CH_CTL_DONE | | |
331 | DP_AUX_CH_CTL_TIME_OUT_ERROR | | |
332 | DP_AUX_CH_CTL_RECEIVE_ERROR); | |
333 | if (status & DP_AUX_CH_CTL_DONE) | |
a4fc5ed6 KP |
334 | break; |
335 | } | |
336 | ||
a4fc5ed6 | 337 | if ((status & DP_AUX_CH_CTL_DONE) == 0) { |
1ae8c0a5 | 338 | DRM_ERROR("dp_aux_ch not done status 0x%08x\n", status); |
a5b3da54 | 339 | return -EBUSY; |
a4fc5ed6 KP |
340 | } |
341 | ||
342 | /* Check for timeout or receive error. | |
343 | * Timeouts occur when the sink is not connected | |
344 | */ | |
a5b3da54 | 345 | if (status & DP_AUX_CH_CTL_RECEIVE_ERROR) { |
1ae8c0a5 | 346 | DRM_ERROR("dp_aux_ch receive error status 0x%08x\n", status); |
a5b3da54 KP |
347 | return -EIO; |
348 | } | |
1ae8c0a5 KP |
349 | |
350 | /* Timeouts occur when the device isn't connected, so they're | |
351 | * "normal" -- don't fill the kernel log with these */ | |
a5b3da54 | 352 | if (status & DP_AUX_CH_CTL_TIME_OUT_ERROR) { |
28c97730 | 353 | DRM_DEBUG_KMS("dp_aux_ch timeout status 0x%08x\n", status); |
a5b3da54 | 354 | return -ETIMEDOUT; |
a4fc5ed6 KP |
355 | } |
356 | ||
357 | /* Unload any bytes sent back from the other side */ | |
358 | recv_bytes = ((status & DP_AUX_CH_CTL_MESSAGE_SIZE_MASK) >> | |
359 | DP_AUX_CH_CTL_MESSAGE_SIZE_SHIFT); | |
a4fc5ed6 KP |
360 | if (recv_bytes > recv_size) |
361 | recv_bytes = recv_size; | |
362 | ||
4f7f7b7e CW |
363 | for (i = 0; i < recv_bytes; i += 4) |
364 | unpack_aux(I915_READ(ch_data + i), | |
365 | recv + i, recv_bytes - i); | |
a4fc5ed6 KP |
366 | |
367 | return recv_bytes; | |
368 | } | |
369 | ||
370 | /* Write data to the aux channel in native mode */ | |
371 | static int | |
ea5b213a | 372 | intel_dp_aux_native_write(struct intel_dp *intel_dp, |
a4fc5ed6 KP |
373 | uint16_t address, uint8_t *send, int send_bytes) |
374 | { | |
375 | int ret; | |
376 | uint8_t msg[20]; | |
377 | int msg_bytes; | |
378 | uint8_t ack; | |
379 | ||
380 | if (send_bytes > 16) | |
381 | return -1; | |
382 | msg[0] = AUX_NATIVE_WRITE << 4; | |
383 | msg[1] = address >> 8; | |
eebc863e | 384 | msg[2] = address & 0xff; |
a4fc5ed6 KP |
385 | msg[3] = send_bytes - 1; |
386 | memcpy(&msg[4], send, send_bytes); | |
387 | msg_bytes = send_bytes + 4; | |
388 | for (;;) { | |
ea5b213a | 389 | ret = intel_dp_aux_ch(intel_dp, msg, msg_bytes, &ack, 1); |
a4fc5ed6 KP |
390 | if (ret < 0) |
391 | return ret; | |
392 | if ((ack & AUX_NATIVE_REPLY_MASK) == AUX_NATIVE_REPLY_ACK) | |
393 | break; | |
394 | else if ((ack & AUX_NATIVE_REPLY_MASK) == AUX_NATIVE_REPLY_DEFER) | |
395 | udelay(100); | |
396 | else | |
a5b3da54 | 397 | return -EIO; |
a4fc5ed6 KP |
398 | } |
399 | return send_bytes; | |
400 | } | |
401 | ||
402 | /* Write a single byte to the aux channel in native mode */ | |
403 | static int | |
ea5b213a | 404 | intel_dp_aux_native_write_1(struct intel_dp *intel_dp, |
a4fc5ed6 KP |
405 | uint16_t address, uint8_t byte) |
406 | { | |
ea5b213a | 407 | return intel_dp_aux_native_write(intel_dp, address, &byte, 1); |
a4fc5ed6 KP |
408 | } |
409 | ||
410 | /* read bytes from a native aux channel */ | |
411 | static int | |
ea5b213a | 412 | intel_dp_aux_native_read(struct intel_dp *intel_dp, |
a4fc5ed6 KP |
413 | uint16_t address, uint8_t *recv, int recv_bytes) |
414 | { | |
415 | uint8_t msg[4]; | |
416 | int msg_bytes; | |
417 | uint8_t reply[20]; | |
418 | int reply_bytes; | |
419 | uint8_t ack; | |
420 | int ret; | |
421 | ||
422 | msg[0] = AUX_NATIVE_READ << 4; | |
423 | msg[1] = address >> 8; | |
424 | msg[2] = address & 0xff; | |
425 | msg[3] = recv_bytes - 1; | |
426 | ||
427 | msg_bytes = 4; | |
428 | reply_bytes = recv_bytes + 1; | |
429 | ||
430 | for (;;) { | |
ea5b213a | 431 | ret = intel_dp_aux_ch(intel_dp, msg, msg_bytes, |
a4fc5ed6 | 432 | reply, reply_bytes); |
a5b3da54 KP |
433 | if (ret == 0) |
434 | return -EPROTO; | |
435 | if (ret < 0) | |
a4fc5ed6 KP |
436 | return ret; |
437 | ack = reply[0]; | |
438 | if ((ack & AUX_NATIVE_REPLY_MASK) == AUX_NATIVE_REPLY_ACK) { | |
439 | memcpy(recv, reply + 1, ret - 1); | |
440 | return ret - 1; | |
441 | } | |
442 | else if ((ack & AUX_NATIVE_REPLY_MASK) == AUX_NATIVE_REPLY_DEFER) | |
443 | udelay(100); | |
444 | else | |
a5b3da54 | 445 | return -EIO; |
a4fc5ed6 KP |
446 | } |
447 | } | |
448 | ||
449 | static int | |
ab2c0672 DA |
450 | intel_dp_i2c_aux_ch(struct i2c_adapter *adapter, int mode, |
451 | uint8_t write_byte, uint8_t *read_byte) | |
a4fc5ed6 | 452 | { |
ab2c0672 | 453 | struct i2c_algo_dp_aux_data *algo_data = adapter->algo_data; |
ea5b213a CW |
454 | struct intel_dp *intel_dp = container_of(adapter, |
455 | struct intel_dp, | |
456 | adapter); | |
ab2c0672 DA |
457 | uint16_t address = algo_data->address; |
458 | uint8_t msg[5]; | |
459 | uint8_t reply[2]; | |
460 | int msg_bytes; | |
461 | int reply_bytes; | |
462 | int ret; | |
463 | ||
464 | /* Set up the command byte */ | |
465 | if (mode & MODE_I2C_READ) | |
466 | msg[0] = AUX_I2C_READ << 4; | |
467 | else | |
468 | msg[0] = AUX_I2C_WRITE << 4; | |
469 | ||
470 | if (!(mode & MODE_I2C_STOP)) | |
471 | msg[0] |= AUX_I2C_MOT << 4; | |
a4fc5ed6 | 472 | |
ab2c0672 DA |
473 | msg[1] = address >> 8; |
474 | msg[2] = address; | |
475 | ||
476 | switch (mode) { | |
477 | case MODE_I2C_WRITE: | |
478 | msg[3] = 0; | |
479 | msg[4] = write_byte; | |
480 | msg_bytes = 5; | |
481 | reply_bytes = 1; | |
482 | break; | |
483 | case MODE_I2C_READ: | |
484 | msg[3] = 0; | |
485 | msg_bytes = 4; | |
486 | reply_bytes = 2; | |
487 | break; | |
488 | default: | |
489 | msg_bytes = 3; | |
490 | reply_bytes = 1; | |
491 | break; | |
492 | } | |
493 | ||
494 | for (;;) { | |
ea5b213a | 495 | ret = intel_dp_aux_ch(intel_dp, |
ab2c0672 DA |
496 | msg, msg_bytes, |
497 | reply, reply_bytes); | |
498 | if (ret < 0) { | |
3ff99164 | 499 | DRM_DEBUG_KMS("aux_ch failed %d\n", ret); |
ab2c0672 DA |
500 | return ret; |
501 | } | |
502 | switch (reply[0] & AUX_I2C_REPLY_MASK) { | |
503 | case AUX_I2C_REPLY_ACK: | |
504 | if (mode == MODE_I2C_READ) { | |
505 | *read_byte = reply[1]; | |
506 | } | |
507 | return reply_bytes - 1; | |
508 | case AUX_I2C_REPLY_NACK: | |
3ff99164 | 509 | DRM_DEBUG_KMS("aux_ch nack\n"); |
ab2c0672 DA |
510 | return -EREMOTEIO; |
511 | case AUX_I2C_REPLY_DEFER: | |
3ff99164 | 512 | DRM_DEBUG_KMS("aux_ch defer\n"); |
ab2c0672 DA |
513 | udelay(100); |
514 | break; | |
515 | default: | |
516 | DRM_ERROR("aux_ch invalid reply 0x%02x\n", reply[0]); | |
517 | return -EREMOTEIO; | |
518 | } | |
519 | } | |
a4fc5ed6 KP |
520 | } |
521 | ||
522 | static int | |
ea5b213a | 523 | intel_dp_i2c_init(struct intel_dp *intel_dp, |
55f78c43 | 524 | struct intel_connector *intel_connector, const char *name) |
a4fc5ed6 | 525 | { |
d54e9d28 | 526 | DRM_DEBUG_KMS("i2c_init %s\n", name); |
ea5b213a CW |
527 | intel_dp->algo.running = false; |
528 | intel_dp->algo.address = 0; | |
529 | intel_dp->algo.aux_ch = intel_dp_i2c_aux_ch; | |
530 | ||
531 | memset(&intel_dp->adapter, '\0', sizeof (intel_dp->adapter)); | |
532 | intel_dp->adapter.owner = THIS_MODULE; | |
533 | intel_dp->adapter.class = I2C_CLASS_DDC; | |
534 | strncpy (intel_dp->adapter.name, name, sizeof(intel_dp->adapter.name) - 1); | |
535 | intel_dp->adapter.name[sizeof(intel_dp->adapter.name) - 1] = '\0'; | |
536 | intel_dp->adapter.algo_data = &intel_dp->algo; | |
537 | intel_dp->adapter.dev.parent = &intel_connector->base.kdev; | |
538 | ||
539 | return i2c_dp_aux_add_bus(&intel_dp->adapter); | |
a4fc5ed6 KP |
540 | } |
541 | ||
542 | static bool | |
543 | intel_dp_mode_fixup(struct drm_encoder *encoder, struct drm_display_mode *mode, | |
544 | struct drm_display_mode *adjusted_mode) | |
545 | { | |
0d3a1bee ZY |
546 | struct drm_device *dev = encoder->dev; |
547 | struct drm_i915_private *dev_priv = dev->dev_private; | |
ea5b213a | 548 | struct intel_dp *intel_dp = enc_to_intel_dp(encoder); |
a4fc5ed6 | 549 | int lane_count, clock; |
ea5b213a CW |
550 | int max_lane_count = intel_dp_max_lane_count(intel_dp); |
551 | int max_clock = intel_dp_max_link_bw(intel_dp) == DP_LINK_BW_2_7 ? 1 : 0; | |
a4fc5ed6 KP |
552 | static int bws[2] = { DP_LINK_BW_1_62, DP_LINK_BW_2_7 }; |
553 | ||
4d926461 | 554 | if (is_edp(intel_dp) && dev_priv->panel_fixed_mode) { |
1d8e1c75 CW |
555 | intel_fixed_panel_mode(dev_priv->panel_fixed_mode, adjusted_mode); |
556 | intel_pch_panel_fitting(dev, DRM_MODE_SCALE_FULLSCREEN, | |
557 | mode, adjusted_mode); | |
0d3a1bee ZY |
558 | /* |
559 | * the mode->clock is used to calculate the Data&Link M/N | |
560 | * of the pipe. For the eDP the fixed clock should be used. | |
561 | */ | |
562 | mode->clock = dev_priv->panel_fixed_mode->clock; | |
563 | } | |
564 | ||
a4fc5ed6 KP |
565 | for (lane_count = 1; lane_count <= max_lane_count; lane_count <<= 1) { |
566 | for (clock = 0; clock <= max_clock; clock++) { | |
fe27d53e | 567 | int link_avail = intel_dp_max_data_rate(intel_dp_link_clock(bws[clock]), lane_count); |
a4fc5ed6 | 568 | |
ea5b213a | 569 | if (intel_dp_link_required(encoder->dev, intel_dp, mode->clock) |
885a5fb5 | 570 | <= link_avail) { |
ea5b213a CW |
571 | intel_dp->link_bw = bws[clock]; |
572 | intel_dp->lane_count = lane_count; | |
573 | adjusted_mode->clock = intel_dp_link_clock(intel_dp->link_bw); | |
28c97730 ZY |
574 | DRM_DEBUG_KMS("Display port link bw %02x lane " |
575 | "count %d clock %d\n", | |
ea5b213a | 576 | intel_dp->link_bw, intel_dp->lane_count, |
a4fc5ed6 KP |
577 | adjusted_mode->clock); |
578 | return true; | |
579 | } | |
580 | } | |
581 | } | |
fe27d53e | 582 | |
4d926461 | 583 | if (is_edp(intel_dp)) { |
fe27d53e | 584 | /* okay we failed just pick the highest */ |
ea5b213a CW |
585 | intel_dp->lane_count = max_lane_count; |
586 | intel_dp->link_bw = bws[max_clock]; | |
587 | adjusted_mode->clock = intel_dp_link_clock(intel_dp->link_bw); | |
fe27d53e DA |
588 | DRM_DEBUG_KMS("Force picking display port link bw %02x lane " |
589 | "count %d clock %d\n", | |
ea5b213a | 590 | intel_dp->link_bw, intel_dp->lane_count, |
fe27d53e | 591 | adjusted_mode->clock); |
1d8e1c75 | 592 | |
fe27d53e DA |
593 | return true; |
594 | } | |
1d8e1c75 | 595 | |
a4fc5ed6 KP |
596 | return false; |
597 | } | |
598 | ||
599 | struct intel_dp_m_n { | |
600 | uint32_t tu; | |
601 | uint32_t gmch_m; | |
602 | uint32_t gmch_n; | |
603 | uint32_t link_m; | |
604 | uint32_t link_n; | |
605 | }; | |
606 | ||
607 | static void | |
608 | intel_reduce_ratio(uint32_t *num, uint32_t *den) | |
609 | { | |
610 | while (*num > 0xffffff || *den > 0xffffff) { | |
611 | *num >>= 1; | |
612 | *den >>= 1; | |
613 | } | |
614 | } | |
615 | ||
616 | static void | |
36e83a18 | 617 | intel_dp_compute_m_n(int bpp, |
a4fc5ed6 KP |
618 | int nlanes, |
619 | int pixel_clock, | |
620 | int link_clock, | |
621 | struct intel_dp_m_n *m_n) | |
622 | { | |
623 | m_n->tu = 64; | |
36e83a18 | 624 | m_n->gmch_m = (pixel_clock * bpp) >> 3; |
a4fc5ed6 KP |
625 | m_n->gmch_n = link_clock * nlanes; |
626 | intel_reduce_ratio(&m_n->gmch_m, &m_n->gmch_n); | |
627 | m_n->link_m = pixel_clock; | |
628 | m_n->link_n = link_clock; | |
629 | intel_reduce_ratio(&m_n->link_m, &m_n->link_n); | |
630 | } | |
631 | ||
36e83a18 ZY |
632 | bool intel_pch_has_edp(struct drm_crtc *crtc) |
633 | { | |
634 | struct drm_device *dev = crtc->dev; | |
635 | struct drm_mode_config *mode_config = &dev->mode_config; | |
636 | struct drm_encoder *encoder; | |
637 | ||
638 | list_for_each_entry(encoder, &mode_config->encoder_list, head) { | |
ea5b213a | 639 | struct intel_dp *intel_dp; |
36e83a18 | 640 | |
ea5b213a | 641 | if (encoder->crtc != crtc) |
36e83a18 ZY |
642 | continue; |
643 | ||
ea5b213a CW |
644 | intel_dp = enc_to_intel_dp(encoder); |
645 | if (intel_dp->base.type == INTEL_OUTPUT_DISPLAYPORT) | |
646 | return intel_dp->is_pch_edp; | |
36e83a18 ZY |
647 | } |
648 | return false; | |
649 | } | |
650 | ||
a4fc5ed6 KP |
651 | void |
652 | intel_dp_set_m_n(struct drm_crtc *crtc, struct drm_display_mode *mode, | |
653 | struct drm_display_mode *adjusted_mode) | |
654 | { | |
655 | struct drm_device *dev = crtc->dev; | |
656 | struct drm_mode_config *mode_config = &dev->mode_config; | |
55f78c43 | 657 | struct drm_encoder *encoder; |
a4fc5ed6 KP |
658 | struct drm_i915_private *dev_priv = dev->dev_private; |
659 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
36e83a18 | 660 | int lane_count = 4, bpp = 24; |
a4fc5ed6 KP |
661 | struct intel_dp_m_n m_n; |
662 | ||
663 | /* | |
21d40d37 | 664 | * Find the lane count in the intel_encoder private |
a4fc5ed6 | 665 | */ |
55f78c43 | 666 | list_for_each_entry(encoder, &mode_config->encoder_list, head) { |
ea5b213a | 667 | struct intel_dp *intel_dp; |
a4fc5ed6 | 668 | |
d8201ab6 | 669 | if (encoder->crtc != crtc) |
a4fc5ed6 KP |
670 | continue; |
671 | ||
ea5b213a CW |
672 | intel_dp = enc_to_intel_dp(encoder); |
673 | if (intel_dp->base.type == INTEL_OUTPUT_DISPLAYPORT) { | |
674 | lane_count = intel_dp->lane_count; | |
cfcb0fc9 | 675 | if (is_pch_edp(intel_dp)) |
5ceb0f9b | 676 | bpp = dev_priv->edp.bpp; |
a4fc5ed6 KP |
677 | break; |
678 | } | |
679 | } | |
680 | ||
681 | /* | |
682 | * Compute the GMCH and Link ratios. The '3' here is | |
683 | * the number of bytes_per_pixel post-LUT, which we always | |
684 | * set up for 8-bits of R/G/B, or 3 bytes total. | |
685 | */ | |
36e83a18 | 686 | intel_dp_compute_m_n(bpp, lane_count, |
a4fc5ed6 KP |
687 | mode->clock, adjusted_mode->clock, &m_n); |
688 | ||
c619eed4 | 689 | if (HAS_PCH_SPLIT(dev)) { |
5eb08b69 ZW |
690 | if (intel_crtc->pipe == 0) { |
691 | I915_WRITE(TRANSA_DATA_M1, | |
692 | ((m_n.tu - 1) << PIPE_GMCH_DATA_M_TU_SIZE_SHIFT) | | |
693 | m_n.gmch_m); | |
694 | I915_WRITE(TRANSA_DATA_N1, m_n.gmch_n); | |
695 | I915_WRITE(TRANSA_DP_LINK_M1, m_n.link_m); | |
696 | I915_WRITE(TRANSA_DP_LINK_N1, m_n.link_n); | |
697 | } else { | |
698 | I915_WRITE(TRANSB_DATA_M1, | |
699 | ((m_n.tu - 1) << PIPE_GMCH_DATA_M_TU_SIZE_SHIFT) | | |
700 | m_n.gmch_m); | |
701 | I915_WRITE(TRANSB_DATA_N1, m_n.gmch_n); | |
702 | I915_WRITE(TRANSB_DP_LINK_M1, m_n.link_m); | |
703 | I915_WRITE(TRANSB_DP_LINK_N1, m_n.link_n); | |
704 | } | |
a4fc5ed6 | 705 | } else { |
5eb08b69 ZW |
706 | if (intel_crtc->pipe == 0) { |
707 | I915_WRITE(PIPEA_GMCH_DATA_M, | |
708 | ((m_n.tu - 1) << PIPE_GMCH_DATA_M_TU_SIZE_SHIFT) | | |
709 | m_n.gmch_m); | |
710 | I915_WRITE(PIPEA_GMCH_DATA_N, | |
711 | m_n.gmch_n); | |
712 | I915_WRITE(PIPEA_DP_LINK_M, m_n.link_m); | |
713 | I915_WRITE(PIPEA_DP_LINK_N, m_n.link_n); | |
714 | } else { | |
715 | I915_WRITE(PIPEB_GMCH_DATA_M, | |
716 | ((m_n.tu - 1) << PIPE_GMCH_DATA_M_TU_SIZE_SHIFT) | | |
717 | m_n.gmch_m); | |
718 | I915_WRITE(PIPEB_GMCH_DATA_N, | |
719 | m_n.gmch_n); | |
720 | I915_WRITE(PIPEB_DP_LINK_M, m_n.link_m); | |
721 | I915_WRITE(PIPEB_DP_LINK_N, m_n.link_n); | |
722 | } | |
a4fc5ed6 KP |
723 | } |
724 | } | |
725 | ||
726 | static void | |
727 | intel_dp_mode_set(struct drm_encoder *encoder, struct drm_display_mode *mode, | |
728 | struct drm_display_mode *adjusted_mode) | |
729 | { | |
e3421a18 | 730 | struct drm_device *dev = encoder->dev; |
ea5b213a | 731 | struct intel_dp *intel_dp = enc_to_intel_dp(encoder); |
4ef69c7a | 732 | struct drm_crtc *crtc = intel_dp->base.base.crtc; |
a4fc5ed6 KP |
733 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); |
734 | ||
ea5b213a | 735 | intel_dp->DP = (DP_VOLTAGE_0_4 | |
9c9e7927 AJ |
736 | DP_PRE_EMPHASIS_0); |
737 | ||
738 | if (adjusted_mode->flags & DRM_MODE_FLAG_PHSYNC) | |
ea5b213a | 739 | intel_dp->DP |= DP_SYNC_HS_HIGH; |
9c9e7927 | 740 | if (adjusted_mode->flags & DRM_MODE_FLAG_PVSYNC) |
ea5b213a | 741 | intel_dp->DP |= DP_SYNC_VS_HIGH; |
a4fc5ed6 | 742 | |
cfcb0fc9 | 743 | if (HAS_PCH_CPT(dev) && !is_edp(intel_dp)) |
ea5b213a | 744 | intel_dp->DP |= DP_LINK_TRAIN_OFF_CPT; |
e3421a18 | 745 | else |
ea5b213a | 746 | intel_dp->DP |= DP_LINK_TRAIN_OFF; |
a4fc5ed6 | 747 | |
ea5b213a | 748 | switch (intel_dp->lane_count) { |
a4fc5ed6 | 749 | case 1: |
ea5b213a | 750 | intel_dp->DP |= DP_PORT_WIDTH_1; |
a4fc5ed6 KP |
751 | break; |
752 | case 2: | |
ea5b213a | 753 | intel_dp->DP |= DP_PORT_WIDTH_2; |
a4fc5ed6 KP |
754 | break; |
755 | case 4: | |
ea5b213a | 756 | intel_dp->DP |= DP_PORT_WIDTH_4; |
a4fc5ed6 KP |
757 | break; |
758 | } | |
ea5b213a CW |
759 | if (intel_dp->has_audio) |
760 | intel_dp->DP |= DP_AUDIO_OUTPUT_ENABLE; | |
a4fc5ed6 | 761 | |
ea5b213a CW |
762 | memset(intel_dp->link_configuration, 0, DP_LINK_CONFIGURATION_SIZE); |
763 | intel_dp->link_configuration[0] = intel_dp->link_bw; | |
764 | intel_dp->link_configuration[1] = intel_dp->lane_count; | |
a4fc5ed6 KP |
765 | |
766 | /* | |
9962c925 | 767 | * Check for DPCD version > 1.1 and enhanced framing support |
a4fc5ed6 | 768 | */ |
ea5b213a CW |
769 | if (intel_dp->dpcd[0] >= 0x11 && (intel_dp->dpcd[2] & DP_ENHANCED_FRAME_CAP)) { |
770 | intel_dp->link_configuration[1] |= DP_LANE_COUNT_ENHANCED_FRAME_EN; | |
771 | intel_dp->DP |= DP_ENHANCED_FRAMING; | |
a4fc5ed6 KP |
772 | } |
773 | ||
e3421a18 ZW |
774 | /* CPT DP's pipe select is decided in TRANS_DP_CTL */ |
775 | if (intel_crtc->pipe == 1 && !HAS_PCH_CPT(dev)) | |
ea5b213a | 776 | intel_dp->DP |= DP_PIPEB_SELECT; |
32f9d658 | 777 | |
cfcb0fc9 | 778 | if (is_edp(intel_dp)) { |
32f9d658 | 779 | /* don't miss out required setting for eDP */ |
ea5b213a | 780 | intel_dp->DP |= DP_PLL_ENABLE; |
32f9d658 | 781 | if (adjusted_mode->clock < 200000) |
ea5b213a | 782 | intel_dp->DP |= DP_PLL_FREQ_160MHZ; |
32f9d658 | 783 | else |
ea5b213a | 784 | intel_dp->DP |= DP_PLL_FREQ_270MHZ; |
32f9d658 | 785 | } |
a4fc5ed6 KP |
786 | } |
787 | ||
7eaf5547 JB |
788 | /* Returns true if the panel was already on when called */ |
789 | static bool ironlake_edp_panel_on (struct drm_device *dev) | |
9934c132 JB |
790 | { |
791 | struct drm_i915_private *dev_priv = dev->dev_private; | |
913d8d11 | 792 | u32 pp; |
9934c132 | 793 | |
913d8d11 | 794 | if (I915_READ(PCH_PP_STATUS) & PP_ON) |
7eaf5547 | 795 | return true; |
9934c132 JB |
796 | |
797 | pp = I915_READ(PCH_PP_CONTROL); | |
37c6c9b0 JB |
798 | |
799 | /* ILK workaround: disable reset around power sequence */ | |
800 | pp &= ~PANEL_POWER_RESET; | |
801 | I915_WRITE(PCH_PP_CONTROL, pp); | |
802 | POSTING_READ(PCH_PP_CONTROL); | |
803 | ||
4d12fe0b | 804 | pp |= POWER_TARGET_ON; |
9934c132 | 805 | I915_WRITE(PCH_PP_CONTROL, pp); |
9934c132 | 806 | |
27d64339 HV |
807 | /* Ouch. We need to wait here for some panels, like Dell e6510 |
808 | * https://bugs.freedesktop.org/show_bug.cgi?id=29278i | |
809 | */ | |
810 | msleep(300); | |
811 | ||
481b6af3 | 812 | if (wait_for(I915_READ(PCH_PP_STATUS) & PP_ON, 5000)) |
913d8d11 CW |
813 | DRM_ERROR("panel on wait timed out: 0x%08x\n", |
814 | I915_READ(PCH_PP_STATUS)); | |
9934c132 | 815 | |
3969c9c9 | 816 | pp &= ~(PANEL_UNLOCK_REGS); |
37c6c9b0 | 817 | pp |= PANEL_POWER_RESET; /* restore panel reset bit */ |
9934c132 | 818 | I915_WRITE(PCH_PP_CONTROL, pp); |
37c6c9b0 | 819 | POSTING_READ(PCH_PP_CONTROL); |
7eaf5547 JB |
820 | |
821 | return false; | |
9934c132 JB |
822 | } |
823 | ||
824 | static void ironlake_edp_panel_off (struct drm_device *dev) | |
825 | { | |
826 | struct drm_i915_private *dev_priv = dev->dev_private; | |
913d8d11 | 827 | u32 pp; |
9934c132 JB |
828 | |
829 | pp = I915_READ(PCH_PP_CONTROL); | |
37c6c9b0 JB |
830 | |
831 | /* ILK workaround: disable reset around power sequence */ | |
832 | pp &= ~PANEL_POWER_RESET; | |
833 | I915_WRITE(PCH_PP_CONTROL, pp); | |
834 | POSTING_READ(PCH_PP_CONTROL); | |
835 | ||
9934c132 JB |
836 | pp &= ~POWER_TARGET_ON; |
837 | I915_WRITE(PCH_PP_CONTROL, pp); | |
9934c132 | 838 | |
481b6af3 | 839 | if (wait_for((I915_READ(PCH_PP_STATUS) & PP_ON) == 0, 5000)) |
913d8d11 CW |
840 | DRM_ERROR("panel off wait timed out: 0x%08x\n", |
841 | I915_READ(PCH_PP_STATUS)); | |
9934c132 JB |
842 | |
843 | /* Make sure VDD is enabled so DP AUX will work */ | |
3969c9c9 | 844 | pp |= PANEL_POWER_RESET; /* restore panel reset bit */ |
9934c132 | 845 | I915_WRITE(PCH_PP_CONTROL, pp); |
37c6c9b0 | 846 | POSTING_READ(PCH_PP_CONTROL); |
27d64339 HV |
847 | |
848 | /* Ouch. We need to wait here for some panels, like Dell e6510 | |
849 | * https://bugs.freedesktop.org/show_bug.cgi?id=29278i | |
850 | */ | |
851 | msleep(300); | |
9934c132 JB |
852 | } |
853 | ||
b2094bba JB |
854 | static void ironlake_edp_panel_vdd_on(struct drm_device *dev) |
855 | { | |
856 | struct drm_i915_private *dev_priv = dev->dev_private; | |
857 | u32 pp; | |
858 | ||
859 | pp = I915_READ(PCH_PP_CONTROL); | |
860 | pp |= EDP_FORCE_VDD; | |
861 | I915_WRITE(PCH_PP_CONTROL, pp); | |
862 | POSTING_READ(PCH_PP_CONTROL); | |
3ba5c569 | 863 | msleep(300); |
b2094bba JB |
864 | } |
865 | ||
866 | static void ironlake_edp_panel_vdd_off(struct drm_device *dev) | |
867 | { | |
868 | struct drm_i915_private *dev_priv = dev->dev_private; | |
869 | u32 pp; | |
870 | ||
871 | pp = I915_READ(PCH_PP_CONTROL); | |
872 | pp &= ~EDP_FORCE_VDD; | |
873 | I915_WRITE(PCH_PP_CONTROL, pp); | |
874 | POSTING_READ(PCH_PP_CONTROL); | |
3ba5c569 | 875 | msleep(300); |
b2094bba JB |
876 | } |
877 | ||
f2b115e6 | 878 | static void ironlake_edp_backlight_on (struct drm_device *dev) |
32f9d658 ZW |
879 | { |
880 | struct drm_i915_private *dev_priv = dev->dev_private; | |
881 | u32 pp; | |
882 | ||
28c97730 | 883 | DRM_DEBUG_KMS("\n"); |
32f9d658 ZW |
884 | pp = I915_READ(PCH_PP_CONTROL); |
885 | pp |= EDP_BLC_ENABLE; | |
886 | I915_WRITE(PCH_PP_CONTROL, pp); | |
887 | } | |
888 | ||
f2b115e6 | 889 | static void ironlake_edp_backlight_off (struct drm_device *dev) |
32f9d658 ZW |
890 | { |
891 | struct drm_i915_private *dev_priv = dev->dev_private; | |
892 | u32 pp; | |
893 | ||
28c97730 | 894 | DRM_DEBUG_KMS("\n"); |
32f9d658 ZW |
895 | pp = I915_READ(PCH_PP_CONTROL); |
896 | pp &= ~EDP_BLC_ENABLE; | |
897 | I915_WRITE(PCH_PP_CONTROL, pp); | |
898 | } | |
a4fc5ed6 | 899 | |
d240f20f JB |
900 | static void ironlake_edp_pll_on(struct drm_encoder *encoder) |
901 | { | |
902 | struct drm_device *dev = encoder->dev; | |
903 | struct drm_i915_private *dev_priv = dev->dev_private; | |
904 | u32 dpa_ctl; | |
905 | ||
906 | DRM_DEBUG_KMS("\n"); | |
907 | dpa_ctl = I915_READ(DP_A); | |
908 | dpa_ctl &= ~DP_PLL_ENABLE; | |
909 | I915_WRITE(DP_A, dpa_ctl); | |
910 | } | |
911 | ||
912 | static void ironlake_edp_pll_off(struct drm_encoder *encoder) | |
913 | { | |
914 | struct drm_device *dev = encoder->dev; | |
915 | struct drm_i915_private *dev_priv = dev->dev_private; | |
916 | u32 dpa_ctl; | |
917 | ||
918 | dpa_ctl = I915_READ(DP_A); | |
919 | dpa_ctl |= DP_PLL_ENABLE; | |
920 | I915_WRITE(DP_A, dpa_ctl); | |
1af5fa1b | 921 | POSTING_READ(DP_A); |
d240f20f JB |
922 | udelay(200); |
923 | } | |
924 | ||
925 | static void intel_dp_prepare(struct drm_encoder *encoder) | |
926 | { | |
927 | struct intel_dp *intel_dp = enc_to_intel_dp(encoder); | |
928 | struct drm_device *dev = encoder->dev; | |
929 | struct drm_i915_private *dev_priv = dev->dev_private; | |
930 | uint32_t dp_reg = I915_READ(intel_dp->output_reg); | |
931 | ||
4d926461 | 932 | if (is_edp(intel_dp)) { |
2c9d9754 | 933 | ironlake_edp_panel_off(dev); |
d240f20f | 934 | ironlake_edp_backlight_off(dev); |
b2094bba | 935 | ironlake_edp_panel_vdd_on(dev); |
d240f20f JB |
936 | ironlake_edp_pll_on(encoder); |
937 | } | |
938 | if (dp_reg & DP_PORT_EN) | |
939 | intel_dp_link_down(intel_dp); | |
940 | } | |
941 | ||
942 | static void intel_dp_commit(struct drm_encoder *encoder) | |
943 | { | |
944 | struct intel_dp *intel_dp = enc_to_intel_dp(encoder); | |
945 | struct drm_device *dev = encoder->dev; | |
d240f20f | 946 | |
33a34e4e JB |
947 | intel_dp_start_link_train(intel_dp); |
948 | ||
4d926461 | 949 | if (is_edp(intel_dp)) |
b2094bba | 950 | ironlake_edp_panel_on(dev); |
33a34e4e JB |
951 | |
952 | intel_dp_complete_link_train(intel_dp); | |
953 | ||
4d926461 | 954 | if (is_edp(intel_dp)) |
d240f20f JB |
955 | ironlake_edp_backlight_on(dev); |
956 | } | |
957 | ||
a4fc5ed6 KP |
958 | static void |
959 | intel_dp_dpms(struct drm_encoder *encoder, int mode) | |
960 | { | |
ea5b213a | 961 | struct intel_dp *intel_dp = enc_to_intel_dp(encoder); |
55f78c43 | 962 | struct drm_device *dev = encoder->dev; |
a4fc5ed6 | 963 | struct drm_i915_private *dev_priv = dev->dev_private; |
ea5b213a | 964 | uint32_t dp_reg = I915_READ(intel_dp->output_reg); |
a4fc5ed6 KP |
965 | |
966 | if (mode != DRM_MODE_DPMS_ON) { | |
4d926461 | 967 | if (is_edp(intel_dp)) { |
7643a7fa JB |
968 | ironlake_edp_backlight_off(dev); |
969 | ironlake_edp_panel_off(dev); | |
32f9d658 | 970 | } |
7643a7fa JB |
971 | if (dp_reg & DP_PORT_EN) |
972 | intel_dp_link_down(intel_dp); | |
4d926461 | 973 | if (is_edp(intel_dp)) |
d240f20f | 974 | ironlake_edp_pll_off(encoder); |
a4fc5ed6 | 975 | } else { |
32f9d658 | 976 | if (!(dp_reg & DP_PORT_EN)) { |
33a34e4e | 977 | intel_dp_start_link_train(intel_dp); |
4d926461 | 978 | if (is_edp(intel_dp)) |
9934c132 | 979 | ironlake_edp_panel_on(dev); |
33a34e4e | 980 | intel_dp_complete_link_train(intel_dp); |
4d926461 | 981 | if (is_edp(intel_dp)) |
f2b115e6 | 982 | ironlake_edp_backlight_on(dev); |
32f9d658 | 983 | } |
a4fc5ed6 | 984 | } |
ea5b213a | 985 | intel_dp->dpms_mode = mode; |
a4fc5ed6 KP |
986 | } |
987 | ||
988 | /* | |
989 | * Fetch AUX CH registers 0x202 - 0x207 which contain | |
990 | * link status information | |
991 | */ | |
992 | static bool | |
33a34e4e | 993 | intel_dp_get_link_status(struct intel_dp *intel_dp) |
a4fc5ed6 KP |
994 | { |
995 | int ret; | |
996 | ||
ea5b213a | 997 | ret = intel_dp_aux_native_read(intel_dp, |
a4fc5ed6 | 998 | DP_LANE0_1_STATUS, |
33a34e4e | 999 | intel_dp->link_status, DP_LINK_STATUS_SIZE); |
a4fc5ed6 KP |
1000 | if (ret != DP_LINK_STATUS_SIZE) |
1001 | return false; | |
1002 | return true; | |
1003 | } | |
1004 | ||
1005 | static uint8_t | |
1006 | intel_dp_link_status(uint8_t link_status[DP_LINK_STATUS_SIZE], | |
1007 | int r) | |
1008 | { | |
1009 | return link_status[r - DP_LANE0_1_STATUS]; | |
1010 | } | |
1011 | ||
a4fc5ed6 KP |
1012 | static uint8_t |
1013 | intel_get_adjust_request_voltage(uint8_t link_status[DP_LINK_STATUS_SIZE], | |
1014 | int lane) | |
1015 | { | |
1016 | int i = DP_ADJUST_REQUEST_LANE0_1 + (lane >> 1); | |
1017 | int s = ((lane & 1) ? | |
1018 | DP_ADJUST_VOLTAGE_SWING_LANE1_SHIFT : | |
1019 | DP_ADJUST_VOLTAGE_SWING_LANE0_SHIFT); | |
1020 | uint8_t l = intel_dp_link_status(link_status, i); | |
1021 | ||
1022 | return ((l >> s) & 3) << DP_TRAIN_VOLTAGE_SWING_SHIFT; | |
1023 | } | |
1024 | ||
1025 | static uint8_t | |
1026 | intel_get_adjust_request_pre_emphasis(uint8_t link_status[DP_LINK_STATUS_SIZE], | |
1027 | int lane) | |
1028 | { | |
1029 | int i = DP_ADJUST_REQUEST_LANE0_1 + (lane >> 1); | |
1030 | int s = ((lane & 1) ? | |
1031 | DP_ADJUST_PRE_EMPHASIS_LANE1_SHIFT : | |
1032 | DP_ADJUST_PRE_EMPHASIS_LANE0_SHIFT); | |
1033 | uint8_t l = intel_dp_link_status(link_status, i); | |
1034 | ||
1035 | return ((l >> s) & 3) << DP_TRAIN_PRE_EMPHASIS_SHIFT; | |
1036 | } | |
1037 | ||
1038 | ||
1039 | #if 0 | |
1040 | static char *voltage_names[] = { | |
1041 | "0.4V", "0.6V", "0.8V", "1.2V" | |
1042 | }; | |
1043 | static char *pre_emph_names[] = { | |
1044 | "0dB", "3.5dB", "6dB", "9.5dB" | |
1045 | }; | |
1046 | static char *link_train_names[] = { | |
1047 | "pattern 1", "pattern 2", "idle", "off" | |
1048 | }; | |
1049 | #endif | |
1050 | ||
1051 | /* | |
1052 | * These are source-specific values; current Intel hardware supports | |
1053 | * a maximum voltage of 800mV and a maximum pre-emphasis of 6dB | |
1054 | */ | |
1055 | #define I830_DP_VOLTAGE_MAX DP_TRAIN_VOLTAGE_SWING_800 | |
1056 | ||
1057 | static uint8_t | |
1058 | intel_dp_pre_emphasis_max(uint8_t voltage_swing) | |
1059 | { | |
1060 | switch (voltage_swing & DP_TRAIN_VOLTAGE_SWING_MASK) { | |
1061 | case DP_TRAIN_VOLTAGE_SWING_400: | |
1062 | return DP_TRAIN_PRE_EMPHASIS_6; | |
1063 | case DP_TRAIN_VOLTAGE_SWING_600: | |
1064 | return DP_TRAIN_PRE_EMPHASIS_6; | |
1065 | case DP_TRAIN_VOLTAGE_SWING_800: | |
1066 | return DP_TRAIN_PRE_EMPHASIS_3_5; | |
1067 | case DP_TRAIN_VOLTAGE_SWING_1200: | |
1068 | default: | |
1069 | return DP_TRAIN_PRE_EMPHASIS_0; | |
1070 | } | |
1071 | } | |
1072 | ||
1073 | static void | |
33a34e4e | 1074 | intel_get_adjust_train(struct intel_dp *intel_dp) |
a4fc5ed6 KP |
1075 | { |
1076 | uint8_t v = 0; | |
1077 | uint8_t p = 0; | |
1078 | int lane; | |
1079 | ||
33a34e4e JB |
1080 | for (lane = 0; lane < intel_dp->lane_count; lane++) { |
1081 | uint8_t this_v = intel_get_adjust_request_voltage(intel_dp->link_status, lane); | |
1082 | uint8_t this_p = intel_get_adjust_request_pre_emphasis(intel_dp->link_status, lane); | |
a4fc5ed6 KP |
1083 | |
1084 | if (this_v > v) | |
1085 | v = this_v; | |
1086 | if (this_p > p) | |
1087 | p = this_p; | |
1088 | } | |
1089 | ||
1090 | if (v >= I830_DP_VOLTAGE_MAX) | |
1091 | v = I830_DP_VOLTAGE_MAX | DP_TRAIN_MAX_SWING_REACHED; | |
1092 | ||
1093 | if (p >= intel_dp_pre_emphasis_max(v)) | |
1094 | p = intel_dp_pre_emphasis_max(v) | DP_TRAIN_MAX_PRE_EMPHASIS_REACHED; | |
1095 | ||
1096 | for (lane = 0; lane < 4; lane++) | |
33a34e4e | 1097 | intel_dp->train_set[lane] = v | p; |
a4fc5ed6 KP |
1098 | } |
1099 | ||
1100 | static uint32_t | |
1101 | intel_dp_signal_levels(uint8_t train_set, int lane_count) | |
1102 | { | |
1103 | uint32_t signal_levels = 0; | |
1104 | ||
1105 | switch (train_set & DP_TRAIN_VOLTAGE_SWING_MASK) { | |
1106 | case DP_TRAIN_VOLTAGE_SWING_400: | |
1107 | default: | |
1108 | signal_levels |= DP_VOLTAGE_0_4; | |
1109 | break; | |
1110 | case DP_TRAIN_VOLTAGE_SWING_600: | |
1111 | signal_levels |= DP_VOLTAGE_0_6; | |
1112 | break; | |
1113 | case DP_TRAIN_VOLTAGE_SWING_800: | |
1114 | signal_levels |= DP_VOLTAGE_0_8; | |
1115 | break; | |
1116 | case DP_TRAIN_VOLTAGE_SWING_1200: | |
1117 | signal_levels |= DP_VOLTAGE_1_2; | |
1118 | break; | |
1119 | } | |
1120 | switch (train_set & DP_TRAIN_PRE_EMPHASIS_MASK) { | |
1121 | case DP_TRAIN_PRE_EMPHASIS_0: | |
1122 | default: | |
1123 | signal_levels |= DP_PRE_EMPHASIS_0; | |
1124 | break; | |
1125 | case DP_TRAIN_PRE_EMPHASIS_3_5: | |
1126 | signal_levels |= DP_PRE_EMPHASIS_3_5; | |
1127 | break; | |
1128 | case DP_TRAIN_PRE_EMPHASIS_6: | |
1129 | signal_levels |= DP_PRE_EMPHASIS_6; | |
1130 | break; | |
1131 | case DP_TRAIN_PRE_EMPHASIS_9_5: | |
1132 | signal_levels |= DP_PRE_EMPHASIS_9_5; | |
1133 | break; | |
1134 | } | |
1135 | return signal_levels; | |
1136 | } | |
1137 | ||
e3421a18 ZW |
1138 | /* Gen6's DP voltage swing and pre-emphasis control */ |
1139 | static uint32_t | |
1140 | intel_gen6_edp_signal_levels(uint8_t train_set) | |
1141 | { | |
1142 | switch (train_set & (DP_TRAIN_VOLTAGE_SWING_MASK|DP_TRAIN_PRE_EMPHASIS_MASK)) { | |
1143 | case DP_TRAIN_VOLTAGE_SWING_400 | DP_TRAIN_PRE_EMPHASIS_0: | |
1144 | return EDP_LINK_TRAIN_400MV_0DB_SNB_B; | |
1145 | case DP_TRAIN_VOLTAGE_SWING_400 | DP_TRAIN_PRE_EMPHASIS_6: | |
1146 | return EDP_LINK_TRAIN_400MV_6DB_SNB_B; | |
1147 | case DP_TRAIN_VOLTAGE_SWING_600 | DP_TRAIN_PRE_EMPHASIS_3_5: | |
1148 | return EDP_LINK_TRAIN_600MV_3_5DB_SNB_B; | |
1149 | case DP_TRAIN_VOLTAGE_SWING_800 | DP_TRAIN_PRE_EMPHASIS_0: | |
1150 | return EDP_LINK_TRAIN_800MV_0DB_SNB_B; | |
1151 | default: | |
1152 | DRM_DEBUG_KMS("Unsupported voltage swing/pre-emphasis level\n"); | |
1153 | return EDP_LINK_TRAIN_400MV_0DB_SNB_B; | |
1154 | } | |
1155 | } | |
1156 | ||
a4fc5ed6 KP |
1157 | static uint8_t |
1158 | intel_get_lane_status(uint8_t link_status[DP_LINK_STATUS_SIZE], | |
1159 | int lane) | |
1160 | { | |
1161 | int i = DP_LANE0_1_STATUS + (lane >> 1); | |
1162 | int s = (lane & 1) * 4; | |
1163 | uint8_t l = intel_dp_link_status(link_status, i); | |
1164 | ||
1165 | return (l >> s) & 0xf; | |
1166 | } | |
1167 | ||
1168 | /* Check for clock recovery is done on all channels */ | |
1169 | static bool | |
1170 | intel_clock_recovery_ok(uint8_t link_status[DP_LINK_STATUS_SIZE], int lane_count) | |
1171 | { | |
1172 | int lane; | |
1173 | uint8_t lane_status; | |
1174 | ||
1175 | for (lane = 0; lane < lane_count; lane++) { | |
1176 | lane_status = intel_get_lane_status(link_status, lane); | |
1177 | if ((lane_status & DP_LANE_CR_DONE) == 0) | |
1178 | return false; | |
1179 | } | |
1180 | return true; | |
1181 | } | |
1182 | ||
1183 | /* Check to see if channel eq is done on all channels */ | |
1184 | #define CHANNEL_EQ_BITS (DP_LANE_CR_DONE|\ | |
1185 | DP_LANE_CHANNEL_EQ_DONE|\ | |
1186 | DP_LANE_SYMBOL_LOCKED) | |
1187 | static bool | |
33a34e4e | 1188 | intel_channel_eq_ok(struct intel_dp *intel_dp) |
a4fc5ed6 KP |
1189 | { |
1190 | uint8_t lane_align; | |
1191 | uint8_t lane_status; | |
1192 | int lane; | |
1193 | ||
33a34e4e | 1194 | lane_align = intel_dp_link_status(intel_dp->link_status, |
a4fc5ed6 KP |
1195 | DP_LANE_ALIGN_STATUS_UPDATED); |
1196 | if ((lane_align & DP_INTERLANE_ALIGN_DONE) == 0) | |
1197 | return false; | |
33a34e4e JB |
1198 | for (lane = 0; lane < intel_dp->lane_count; lane++) { |
1199 | lane_status = intel_get_lane_status(intel_dp->link_status, lane); | |
a4fc5ed6 KP |
1200 | if ((lane_status & CHANNEL_EQ_BITS) != CHANNEL_EQ_BITS) |
1201 | return false; | |
1202 | } | |
1203 | return true; | |
1204 | } | |
1205 | ||
1206 | static bool | |
ea5b213a | 1207 | intel_dp_set_link_train(struct intel_dp *intel_dp, |
a4fc5ed6 | 1208 | uint32_t dp_reg_value, |
58e10eb9 | 1209 | uint8_t dp_train_pat) |
a4fc5ed6 | 1210 | { |
4ef69c7a | 1211 | struct drm_device *dev = intel_dp->base.base.dev; |
a4fc5ed6 | 1212 | struct drm_i915_private *dev_priv = dev->dev_private; |
a4fc5ed6 KP |
1213 | int ret; |
1214 | ||
ea5b213a CW |
1215 | I915_WRITE(intel_dp->output_reg, dp_reg_value); |
1216 | POSTING_READ(intel_dp->output_reg); | |
a4fc5ed6 | 1217 | |
ea5b213a | 1218 | intel_dp_aux_native_write_1(intel_dp, |
a4fc5ed6 KP |
1219 | DP_TRAINING_PATTERN_SET, |
1220 | dp_train_pat); | |
1221 | ||
ea5b213a | 1222 | ret = intel_dp_aux_native_write(intel_dp, |
58e10eb9 CW |
1223 | DP_TRAINING_LANE0_SET, |
1224 | intel_dp->train_set, 4); | |
a4fc5ed6 KP |
1225 | if (ret != 4) |
1226 | return false; | |
1227 | ||
1228 | return true; | |
1229 | } | |
1230 | ||
33a34e4e | 1231 | /* Enable corresponding port and start training pattern 1 */ |
a4fc5ed6 | 1232 | static void |
33a34e4e | 1233 | intel_dp_start_link_train(struct intel_dp *intel_dp) |
a4fc5ed6 | 1234 | { |
4ef69c7a | 1235 | struct drm_device *dev = intel_dp->base.base.dev; |
a4fc5ed6 | 1236 | struct drm_i915_private *dev_priv = dev->dev_private; |
58e10eb9 | 1237 | struct intel_crtc *intel_crtc = to_intel_crtc(intel_dp->base.base.crtc); |
a4fc5ed6 KP |
1238 | int i; |
1239 | uint8_t voltage; | |
1240 | bool clock_recovery = false; | |
a4fc5ed6 | 1241 | int tries; |
e3421a18 | 1242 | u32 reg; |
ea5b213a | 1243 | uint32_t DP = intel_dp->DP; |
a4fc5ed6 | 1244 | |
b99a9d9b KP |
1245 | /* Enable output, wait for it to become active */ |
1246 | I915_WRITE(intel_dp->output_reg, intel_dp->DP); | |
1247 | POSTING_READ(intel_dp->output_reg); | |
1248 | intel_wait_for_vblank(dev, intel_crtc->pipe); | |
a4fc5ed6 KP |
1249 | |
1250 | /* Write the link configuration data */ | |
ea5b213a CW |
1251 | intel_dp_aux_native_write(intel_dp, DP_LINK_BW_SET, |
1252 | intel_dp->link_configuration, | |
1253 | DP_LINK_CONFIGURATION_SIZE); | |
a4fc5ed6 KP |
1254 | |
1255 | DP |= DP_PORT_EN; | |
cfcb0fc9 | 1256 | if (HAS_PCH_CPT(dev) && !is_edp(intel_dp)) |
e3421a18 ZW |
1257 | DP &= ~DP_LINK_TRAIN_MASK_CPT; |
1258 | else | |
1259 | DP &= ~DP_LINK_TRAIN_MASK; | |
33a34e4e | 1260 | memset(intel_dp->train_set, 0, 4); |
a4fc5ed6 KP |
1261 | voltage = 0xff; |
1262 | tries = 0; | |
1263 | clock_recovery = false; | |
1264 | for (;;) { | |
33a34e4e | 1265 | /* Use intel_dp->train_set[0] to set the voltage and pre emphasis values */ |
e3421a18 | 1266 | uint32_t signal_levels; |
cfcb0fc9 | 1267 | if (IS_GEN6(dev) && is_edp(intel_dp)) { |
33a34e4e | 1268 | signal_levels = intel_gen6_edp_signal_levels(intel_dp->train_set[0]); |
e3421a18 ZW |
1269 | DP = (DP & ~EDP_LINK_TRAIN_VOL_EMP_MASK_SNB) | signal_levels; |
1270 | } else { | |
33a34e4e | 1271 | signal_levels = intel_dp_signal_levels(intel_dp->train_set[0], intel_dp->lane_count); |
e3421a18 ZW |
1272 | DP = (DP & ~(DP_VOLTAGE_MASK|DP_PRE_EMPHASIS_MASK)) | signal_levels; |
1273 | } | |
a4fc5ed6 | 1274 | |
cfcb0fc9 | 1275 | if (HAS_PCH_CPT(dev) && !is_edp(intel_dp)) |
e3421a18 ZW |
1276 | reg = DP | DP_LINK_TRAIN_PAT_1_CPT; |
1277 | else | |
1278 | reg = DP | DP_LINK_TRAIN_PAT_1; | |
1279 | ||
ea5b213a | 1280 | if (!intel_dp_set_link_train(intel_dp, reg, |
58e10eb9 | 1281 | DP_TRAINING_PATTERN_1)) |
a4fc5ed6 | 1282 | break; |
a4fc5ed6 KP |
1283 | /* Set training pattern 1 */ |
1284 | ||
1285 | udelay(100); | |
33a34e4e | 1286 | if (!intel_dp_get_link_status(intel_dp)) |
a4fc5ed6 KP |
1287 | break; |
1288 | ||
33a34e4e | 1289 | if (intel_clock_recovery_ok(intel_dp->link_status, intel_dp->lane_count)) { |
a4fc5ed6 KP |
1290 | clock_recovery = true; |
1291 | break; | |
1292 | } | |
1293 | ||
1294 | /* Check to see if we've tried the max voltage */ | |
ea5b213a | 1295 | for (i = 0; i < intel_dp->lane_count; i++) |
33a34e4e | 1296 | if ((intel_dp->train_set[i] & DP_TRAIN_MAX_SWING_REACHED) == 0) |
a4fc5ed6 | 1297 | break; |
ea5b213a | 1298 | if (i == intel_dp->lane_count) |
a4fc5ed6 KP |
1299 | break; |
1300 | ||
1301 | /* Check to see if we've tried the same voltage 5 times */ | |
33a34e4e | 1302 | if ((intel_dp->train_set[0] & DP_TRAIN_VOLTAGE_SWING_MASK) == voltage) { |
a4fc5ed6 KP |
1303 | ++tries; |
1304 | if (tries == 5) | |
1305 | break; | |
1306 | } else | |
1307 | tries = 0; | |
33a34e4e | 1308 | voltage = intel_dp->train_set[0] & DP_TRAIN_VOLTAGE_SWING_MASK; |
a4fc5ed6 | 1309 | |
33a34e4e JB |
1310 | /* Compute new intel_dp->train_set as requested by target */ |
1311 | intel_get_adjust_train(intel_dp); | |
a4fc5ed6 KP |
1312 | } |
1313 | ||
33a34e4e JB |
1314 | intel_dp->DP = DP; |
1315 | } | |
1316 | ||
1317 | static void | |
1318 | intel_dp_complete_link_train(struct intel_dp *intel_dp) | |
1319 | { | |
4ef69c7a | 1320 | struct drm_device *dev = intel_dp->base.base.dev; |
33a34e4e JB |
1321 | struct drm_i915_private *dev_priv = dev->dev_private; |
1322 | bool channel_eq = false; | |
1323 | int tries; | |
1324 | u32 reg; | |
1325 | uint32_t DP = intel_dp->DP; | |
1326 | ||
a4fc5ed6 KP |
1327 | /* channel equalization */ |
1328 | tries = 0; | |
1329 | channel_eq = false; | |
1330 | for (;;) { | |
33a34e4e | 1331 | /* Use intel_dp->train_set[0] to set the voltage and pre emphasis values */ |
e3421a18 ZW |
1332 | uint32_t signal_levels; |
1333 | ||
cfcb0fc9 | 1334 | if (IS_GEN6(dev) && is_edp(intel_dp)) { |
33a34e4e | 1335 | signal_levels = intel_gen6_edp_signal_levels(intel_dp->train_set[0]); |
e3421a18 ZW |
1336 | DP = (DP & ~EDP_LINK_TRAIN_VOL_EMP_MASK_SNB) | signal_levels; |
1337 | } else { | |
33a34e4e | 1338 | signal_levels = intel_dp_signal_levels(intel_dp->train_set[0], intel_dp->lane_count); |
e3421a18 ZW |
1339 | DP = (DP & ~(DP_VOLTAGE_MASK|DP_PRE_EMPHASIS_MASK)) | signal_levels; |
1340 | } | |
1341 | ||
cfcb0fc9 | 1342 | if (HAS_PCH_CPT(dev) && !is_edp(intel_dp)) |
e3421a18 ZW |
1343 | reg = DP | DP_LINK_TRAIN_PAT_2_CPT; |
1344 | else | |
1345 | reg = DP | DP_LINK_TRAIN_PAT_2; | |
a4fc5ed6 KP |
1346 | |
1347 | /* channel eq pattern */ | |
ea5b213a | 1348 | if (!intel_dp_set_link_train(intel_dp, reg, |
58e10eb9 | 1349 | DP_TRAINING_PATTERN_2)) |
a4fc5ed6 KP |
1350 | break; |
1351 | ||
1352 | udelay(400); | |
33a34e4e | 1353 | if (!intel_dp_get_link_status(intel_dp)) |
a4fc5ed6 KP |
1354 | break; |
1355 | ||
33a34e4e | 1356 | if (intel_channel_eq_ok(intel_dp)) { |
a4fc5ed6 KP |
1357 | channel_eq = true; |
1358 | break; | |
1359 | } | |
1360 | ||
1361 | /* Try 5 times */ | |
1362 | if (tries > 5) | |
1363 | break; | |
1364 | ||
33a34e4e JB |
1365 | /* Compute new intel_dp->train_set as requested by target */ |
1366 | intel_get_adjust_train(intel_dp); | |
a4fc5ed6 KP |
1367 | ++tries; |
1368 | } | |
1369 | ||
cfcb0fc9 | 1370 | if (HAS_PCH_CPT(dev) && !is_edp(intel_dp)) |
e3421a18 ZW |
1371 | reg = DP | DP_LINK_TRAIN_OFF_CPT; |
1372 | else | |
1373 | reg = DP | DP_LINK_TRAIN_OFF; | |
1374 | ||
ea5b213a CW |
1375 | I915_WRITE(intel_dp->output_reg, reg); |
1376 | POSTING_READ(intel_dp->output_reg); | |
1377 | intel_dp_aux_native_write_1(intel_dp, | |
a4fc5ed6 KP |
1378 | DP_TRAINING_PATTERN_SET, DP_TRAINING_PATTERN_DISABLE); |
1379 | } | |
1380 | ||
1381 | static void | |
ea5b213a | 1382 | intel_dp_link_down(struct intel_dp *intel_dp) |
a4fc5ed6 | 1383 | { |
4ef69c7a | 1384 | struct drm_device *dev = intel_dp->base.base.dev; |
a4fc5ed6 | 1385 | struct drm_i915_private *dev_priv = dev->dev_private; |
ea5b213a | 1386 | uint32_t DP = intel_dp->DP; |
a4fc5ed6 | 1387 | |
28c97730 | 1388 | DRM_DEBUG_KMS("\n"); |
32f9d658 | 1389 | |
cfcb0fc9 | 1390 | if (is_edp(intel_dp)) { |
32f9d658 | 1391 | DP &= ~DP_PLL_ENABLE; |
ea5b213a CW |
1392 | I915_WRITE(intel_dp->output_reg, DP); |
1393 | POSTING_READ(intel_dp->output_reg); | |
32f9d658 ZW |
1394 | udelay(100); |
1395 | } | |
1396 | ||
cfcb0fc9 | 1397 | if (HAS_PCH_CPT(dev) && !is_edp(intel_dp)) { |
e3421a18 | 1398 | DP &= ~DP_LINK_TRAIN_MASK_CPT; |
ea5b213a | 1399 | I915_WRITE(intel_dp->output_reg, DP | DP_LINK_TRAIN_PAT_IDLE_CPT); |
e3421a18 ZW |
1400 | } else { |
1401 | DP &= ~DP_LINK_TRAIN_MASK; | |
ea5b213a | 1402 | I915_WRITE(intel_dp->output_reg, DP | DP_LINK_TRAIN_PAT_IDLE); |
e3421a18 | 1403 | } |
fe255d00 | 1404 | POSTING_READ(intel_dp->output_reg); |
5eb08b69 | 1405 | |
fe255d00 | 1406 | msleep(17); |
5eb08b69 | 1407 | |
cfcb0fc9 | 1408 | if (is_edp(intel_dp)) |
32f9d658 | 1409 | DP |= DP_LINK_TRAIN_OFF; |
ea5b213a CW |
1410 | I915_WRITE(intel_dp->output_reg, DP & ~DP_PORT_EN); |
1411 | POSTING_READ(intel_dp->output_reg); | |
a4fc5ed6 KP |
1412 | } |
1413 | ||
a4fc5ed6 KP |
1414 | /* |
1415 | * According to DP spec | |
1416 | * 5.1.2: | |
1417 | * 1. Read DPCD | |
1418 | * 2. Configure link according to Receiver Capabilities | |
1419 | * 3. Use Link Training from 2.5.3.3 and 3.5.1.3 | |
1420 | * 4. Check link status on receipt of hot-plug interrupt | |
1421 | */ | |
1422 | ||
1423 | static void | |
ea5b213a | 1424 | intel_dp_check_link_status(struct intel_dp *intel_dp) |
a4fc5ed6 | 1425 | { |
4ef69c7a | 1426 | if (!intel_dp->base.base.crtc) |
a4fc5ed6 KP |
1427 | return; |
1428 | ||
33a34e4e | 1429 | if (!intel_dp_get_link_status(intel_dp)) { |
ea5b213a | 1430 | intel_dp_link_down(intel_dp); |
a4fc5ed6 KP |
1431 | return; |
1432 | } | |
1433 | ||
33a34e4e JB |
1434 | if (!intel_channel_eq_ok(intel_dp)) { |
1435 | intel_dp_start_link_train(intel_dp); | |
1436 | intel_dp_complete_link_train(intel_dp); | |
1437 | } | |
a4fc5ed6 | 1438 | } |
a4fc5ed6 | 1439 | |
5eb08b69 | 1440 | static enum drm_connector_status |
f2b115e6 | 1441 | ironlake_dp_detect(struct drm_connector *connector) |
5eb08b69 | 1442 | { |
df0e9248 | 1443 | struct intel_dp *intel_dp = intel_attached_dp(connector); |
5eb08b69 ZW |
1444 | enum drm_connector_status status; |
1445 | ||
7eaf5547 | 1446 | /* Panel needs power for AUX to work */ |
4d926461 | 1447 | if (is_edp(intel_dp)) |
b2094bba | 1448 | ironlake_edp_panel_vdd_on(connector->dev); |
5eb08b69 | 1449 | status = connector_status_disconnected; |
ea5b213a CW |
1450 | if (intel_dp_aux_native_read(intel_dp, |
1451 | 0x000, intel_dp->dpcd, | |
1452 | sizeof (intel_dp->dpcd)) == sizeof (intel_dp->dpcd)) | |
5eb08b69 | 1453 | { |
ea5b213a | 1454 | if (intel_dp->dpcd[0] != 0) |
5eb08b69 ZW |
1455 | status = connector_status_connected; |
1456 | } | |
ea5b213a CW |
1457 | DRM_DEBUG_KMS("DPCD: %hx%hx%hx%hx\n", intel_dp->dpcd[0], |
1458 | intel_dp->dpcd[1], intel_dp->dpcd[2], intel_dp->dpcd[3]); | |
4d926461 | 1459 | if (is_edp(intel_dp)) |
b2094bba | 1460 | ironlake_edp_panel_vdd_off(connector->dev); |
5eb08b69 ZW |
1461 | return status; |
1462 | } | |
1463 | ||
a4fc5ed6 KP |
1464 | /** |
1465 | * Uses CRT_HOTPLUG_EN and CRT_HOTPLUG_STAT to detect DP connection. | |
1466 | * | |
1467 | * \return true if DP port is connected. | |
1468 | * \return false if DP port is disconnected. | |
1469 | */ | |
1470 | static enum drm_connector_status | |
930a9e28 | 1471 | intel_dp_detect(struct drm_connector *connector, bool force) |
a4fc5ed6 | 1472 | { |
df0e9248 | 1473 | struct intel_dp *intel_dp = intel_attached_dp(connector); |
4ef69c7a | 1474 | struct drm_device *dev = intel_dp->base.base.dev; |
a4fc5ed6 | 1475 | struct drm_i915_private *dev_priv = dev->dev_private; |
a4fc5ed6 KP |
1476 | uint32_t temp, bit; |
1477 | enum drm_connector_status status; | |
1478 | ||
ea5b213a | 1479 | intel_dp->has_audio = false; |
a4fc5ed6 | 1480 | |
c619eed4 | 1481 | if (HAS_PCH_SPLIT(dev)) |
f2b115e6 | 1482 | return ironlake_dp_detect(connector); |
5eb08b69 | 1483 | |
ea5b213a | 1484 | switch (intel_dp->output_reg) { |
a4fc5ed6 KP |
1485 | case DP_B: |
1486 | bit = DPB_HOTPLUG_INT_STATUS; | |
1487 | break; | |
1488 | case DP_C: | |
1489 | bit = DPC_HOTPLUG_INT_STATUS; | |
1490 | break; | |
1491 | case DP_D: | |
1492 | bit = DPD_HOTPLUG_INT_STATUS; | |
1493 | break; | |
1494 | default: | |
1495 | return connector_status_unknown; | |
1496 | } | |
1497 | ||
1498 | temp = I915_READ(PORT_HOTPLUG_STAT); | |
1499 | ||
1500 | if ((temp & bit) == 0) | |
1501 | return connector_status_disconnected; | |
1502 | ||
1503 | status = connector_status_disconnected; | |
ea5b213a CW |
1504 | if (intel_dp_aux_native_read(intel_dp, |
1505 | 0x000, intel_dp->dpcd, | |
1506 | sizeof (intel_dp->dpcd)) == sizeof (intel_dp->dpcd)) | |
a4fc5ed6 | 1507 | { |
ea5b213a | 1508 | if (intel_dp->dpcd[0] != 0) |
a4fc5ed6 KP |
1509 | status = connector_status_connected; |
1510 | } | |
1511 | return status; | |
1512 | } | |
1513 | ||
1514 | static int intel_dp_get_modes(struct drm_connector *connector) | |
1515 | { | |
df0e9248 | 1516 | struct intel_dp *intel_dp = intel_attached_dp(connector); |
4ef69c7a | 1517 | struct drm_device *dev = intel_dp->base.base.dev; |
32f9d658 ZW |
1518 | struct drm_i915_private *dev_priv = dev->dev_private; |
1519 | int ret; | |
a4fc5ed6 KP |
1520 | |
1521 | /* We should parse the EDID data and find out if it has an audio sink | |
1522 | */ | |
1523 | ||
f899fc64 | 1524 | ret = intel_ddc_get_modes(connector, &intel_dp->adapter); |
b9efc480 | 1525 | if (ret) { |
4d926461 | 1526 | if (is_edp(intel_dp) && !dev_priv->panel_fixed_mode) { |
b9efc480 ZY |
1527 | struct drm_display_mode *newmode; |
1528 | list_for_each_entry(newmode, &connector->probed_modes, | |
1529 | head) { | |
1530 | if (newmode->type & DRM_MODE_TYPE_PREFERRED) { | |
1531 | dev_priv->panel_fixed_mode = | |
1532 | drm_mode_duplicate(dev, newmode); | |
1533 | break; | |
1534 | } | |
1535 | } | |
1536 | } | |
1537 | ||
32f9d658 | 1538 | return ret; |
b9efc480 | 1539 | } |
32f9d658 ZW |
1540 | |
1541 | /* if eDP has no EDID, try to use fixed panel mode from VBT */ | |
4d926461 | 1542 | if (is_edp(intel_dp)) { |
32f9d658 ZW |
1543 | if (dev_priv->panel_fixed_mode != NULL) { |
1544 | struct drm_display_mode *mode; | |
1545 | mode = drm_mode_duplicate(dev, dev_priv->panel_fixed_mode); | |
1546 | drm_mode_probed_add(connector, mode); | |
1547 | return 1; | |
1548 | } | |
1549 | } | |
1550 | return 0; | |
a4fc5ed6 KP |
1551 | } |
1552 | ||
1553 | static void | |
1554 | intel_dp_destroy (struct drm_connector *connector) | |
1555 | { | |
a4fc5ed6 KP |
1556 | drm_sysfs_connector_remove(connector); |
1557 | drm_connector_cleanup(connector); | |
55f78c43 | 1558 | kfree(connector); |
a4fc5ed6 KP |
1559 | } |
1560 | ||
24d05927 DV |
1561 | static void intel_dp_encoder_destroy(struct drm_encoder *encoder) |
1562 | { | |
1563 | struct intel_dp *intel_dp = enc_to_intel_dp(encoder); | |
1564 | ||
1565 | i2c_del_adapter(&intel_dp->adapter); | |
1566 | drm_encoder_cleanup(encoder); | |
1567 | kfree(intel_dp); | |
1568 | } | |
1569 | ||
a4fc5ed6 KP |
1570 | static const struct drm_encoder_helper_funcs intel_dp_helper_funcs = { |
1571 | .dpms = intel_dp_dpms, | |
1572 | .mode_fixup = intel_dp_mode_fixup, | |
d240f20f | 1573 | .prepare = intel_dp_prepare, |
a4fc5ed6 | 1574 | .mode_set = intel_dp_mode_set, |
d240f20f | 1575 | .commit = intel_dp_commit, |
a4fc5ed6 KP |
1576 | }; |
1577 | ||
1578 | static const struct drm_connector_funcs intel_dp_connector_funcs = { | |
1579 | .dpms = drm_helper_connector_dpms, | |
a4fc5ed6 KP |
1580 | .detect = intel_dp_detect, |
1581 | .fill_modes = drm_helper_probe_single_connector_modes, | |
1582 | .destroy = intel_dp_destroy, | |
1583 | }; | |
1584 | ||
1585 | static const struct drm_connector_helper_funcs intel_dp_connector_helper_funcs = { | |
1586 | .get_modes = intel_dp_get_modes, | |
1587 | .mode_valid = intel_dp_mode_valid, | |
df0e9248 | 1588 | .best_encoder = intel_best_encoder, |
a4fc5ed6 KP |
1589 | }; |
1590 | ||
a4fc5ed6 | 1591 | static const struct drm_encoder_funcs intel_dp_enc_funcs = { |
24d05927 | 1592 | .destroy = intel_dp_encoder_destroy, |
a4fc5ed6 KP |
1593 | }; |
1594 | ||
995b6762 | 1595 | static void |
21d40d37 | 1596 | intel_dp_hot_plug(struct intel_encoder *intel_encoder) |
c8110e52 | 1597 | { |
ea5b213a | 1598 | struct intel_dp *intel_dp = container_of(intel_encoder, struct intel_dp, base); |
c8110e52 | 1599 | |
ea5b213a CW |
1600 | if (intel_dp->dpms_mode == DRM_MODE_DPMS_ON) |
1601 | intel_dp_check_link_status(intel_dp); | |
c8110e52 | 1602 | } |
6207937d | 1603 | |
e3421a18 ZW |
1604 | /* Return which DP Port should be selected for Transcoder DP control */ |
1605 | int | |
1606 | intel_trans_dp_port_sel (struct drm_crtc *crtc) | |
1607 | { | |
1608 | struct drm_device *dev = crtc->dev; | |
1609 | struct drm_mode_config *mode_config = &dev->mode_config; | |
1610 | struct drm_encoder *encoder; | |
e3421a18 ZW |
1611 | |
1612 | list_for_each_entry(encoder, &mode_config->encoder_list, head) { | |
ea5b213a CW |
1613 | struct intel_dp *intel_dp; |
1614 | ||
d8201ab6 | 1615 | if (encoder->crtc != crtc) |
e3421a18 ZW |
1616 | continue; |
1617 | ||
ea5b213a CW |
1618 | intel_dp = enc_to_intel_dp(encoder); |
1619 | if (intel_dp->base.type == INTEL_OUTPUT_DISPLAYPORT) | |
1620 | return intel_dp->output_reg; | |
e3421a18 | 1621 | } |
ea5b213a | 1622 | |
e3421a18 ZW |
1623 | return -1; |
1624 | } | |
1625 | ||
36e83a18 | 1626 | /* check the VBT to see whether the eDP is on DP-D port */ |
cb0953d7 | 1627 | bool intel_dpd_is_edp(struct drm_device *dev) |
36e83a18 ZY |
1628 | { |
1629 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1630 | struct child_device_config *p_child; | |
1631 | int i; | |
1632 | ||
1633 | if (!dev_priv->child_dev_num) | |
1634 | return false; | |
1635 | ||
1636 | for (i = 0; i < dev_priv->child_dev_num; i++) { | |
1637 | p_child = dev_priv->child_dev + i; | |
1638 | ||
1639 | if (p_child->dvo_port == PORT_IDPD && | |
1640 | p_child->device_type == DEVICE_TYPE_eDP) | |
1641 | return true; | |
1642 | } | |
1643 | return false; | |
1644 | } | |
1645 | ||
a4fc5ed6 KP |
1646 | void |
1647 | intel_dp_init(struct drm_device *dev, int output_reg) | |
1648 | { | |
1649 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1650 | struct drm_connector *connector; | |
ea5b213a | 1651 | struct intel_dp *intel_dp; |
21d40d37 | 1652 | struct intel_encoder *intel_encoder; |
55f78c43 | 1653 | struct intel_connector *intel_connector; |
5eb08b69 | 1654 | const char *name = NULL; |
b329530c | 1655 | int type; |
a4fc5ed6 | 1656 | |
ea5b213a CW |
1657 | intel_dp = kzalloc(sizeof(struct intel_dp), GFP_KERNEL); |
1658 | if (!intel_dp) | |
a4fc5ed6 KP |
1659 | return; |
1660 | ||
55f78c43 ZW |
1661 | intel_connector = kzalloc(sizeof(struct intel_connector), GFP_KERNEL); |
1662 | if (!intel_connector) { | |
ea5b213a | 1663 | kfree(intel_dp); |
55f78c43 ZW |
1664 | return; |
1665 | } | |
ea5b213a | 1666 | intel_encoder = &intel_dp->base; |
55f78c43 | 1667 | |
ea5b213a | 1668 | if (HAS_PCH_SPLIT(dev) && output_reg == PCH_DP_D) |
b329530c | 1669 | if (intel_dpd_is_edp(dev)) |
ea5b213a | 1670 | intel_dp->is_pch_edp = true; |
b329530c | 1671 | |
cfcb0fc9 | 1672 | if (output_reg == DP_A || is_pch_edp(intel_dp)) { |
b329530c AJ |
1673 | type = DRM_MODE_CONNECTOR_eDP; |
1674 | intel_encoder->type = INTEL_OUTPUT_EDP; | |
1675 | } else { | |
1676 | type = DRM_MODE_CONNECTOR_DisplayPort; | |
1677 | intel_encoder->type = INTEL_OUTPUT_DISPLAYPORT; | |
1678 | } | |
1679 | ||
55f78c43 | 1680 | connector = &intel_connector->base; |
b329530c | 1681 | drm_connector_init(dev, connector, &intel_dp_connector_funcs, type); |
a4fc5ed6 KP |
1682 | drm_connector_helper_add(connector, &intel_dp_connector_helper_funcs); |
1683 | ||
eb1f8e4f DA |
1684 | connector->polled = DRM_CONNECTOR_POLL_HPD; |
1685 | ||
652af9d7 | 1686 | if (output_reg == DP_B || output_reg == PCH_DP_B) |
21d40d37 | 1687 | intel_encoder->clone_mask = (1 << INTEL_DP_B_CLONE_BIT); |
652af9d7 | 1688 | else if (output_reg == DP_C || output_reg == PCH_DP_C) |
21d40d37 | 1689 | intel_encoder->clone_mask = (1 << INTEL_DP_C_CLONE_BIT); |
652af9d7 | 1690 | else if (output_reg == DP_D || output_reg == PCH_DP_D) |
21d40d37 | 1691 | intel_encoder->clone_mask = (1 << INTEL_DP_D_CLONE_BIT); |
f8aed700 | 1692 | |
cfcb0fc9 | 1693 | if (is_edp(intel_dp)) |
21d40d37 | 1694 | intel_encoder->clone_mask = (1 << INTEL_EDP_CLONE_BIT); |
6251ec0a | 1695 | |
21d40d37 | 1696 | intel_encoder->crtc_mask = (1 << 0) | (1 << 1); |
a4fc5ed6 KP |
1697 | connector->interlace_allowed = true; |
1698 | connector->doublescan_allowed = 0; | |
1699 | ||
ea5b213a CW |
1700 | intel_dp->output_reg = output_reg; |
1701 | intel_dp->has_audio = false; | |
1702 | intel_dp->dpms_mode = DRM_MODE_DPMS_ON; | |
a4fc5ed6 | 1703 | |
4ef69c7a | 1704 | drm_encoder_init(dev, &intel_encoder->base, &intel_dp_enc_funcs, |
a4fc5ed6 | 1705 | DRM_MODE_ENCODER_TMDS); |
4ef69c7a | 1706 | drm_encoder_helper_add(&intel_encoder->base, &intel_dp_helper_funcs); |
a4fc5ed6 | 1707 | |
df0e9248 | 1708 | intel_connector_attach_encoder(intel_connector, intel_encoder); |
a4fc5ed6 KP |
1709 | drm_sysfs_connector_add(connector); |
1710 | ||
1711 | /* Set up the DDC bus. */ | |
5eb08b69 | 1712 | switch (output_reg) { |
32f9d658 ZW |
1713 | case DP_A: |
1714 | name = "DPDDC-A"; | |
1715 | break; | |
5eb08b69 ZW |
1716 | case DP_B: |
1717 | case PCH_DP_B: | |
b01f2c3a JB |
1718 | dev_priv->hotplug_supported_mask |= |
1719 | HDMIB_HOTPLUG_INT_STATUS; | |
5eb08b69 ZW |
1720 | name = "DPDDC-B"; |
1721 | break; | |
1722 | case DP_C: | |
1723 | case PCH_DP_C: | |
b01f2c3a JB |
1724 | dev_priv->hotplug_supported_mask |= |
1725 | HDMIC_HOTPLUG_INT_STATUS; | |
5eb08b69 ZW |
1726 | name = "DPDDC-C"; |
1727 | break; | |
1728 | case DP_D: | |
1729 | case PCH_DP_D: | |
b01f2c3a JB |
1730 | dev_priv->hotplug_supported_mask |= |
1731 | HDMID_HOTPLUG_INT_STATUS; | |
5eb08b69 ZW |
1732 | name = "DPDDC-D"; |
1733 | break; | |
1734 | } | |
1735 | ||
ea5b213a | 1736 | intel_dp_i2c_init(intel_dp, intel_connector, name); |
32f9d658 | 1737 | |
21d40d37 | 1738 | intel_encoder->hot_plug = intel_dp_hot_plug; |
a4fc5ed6 | 1739 | |
4d926461 | 1740 | if (is_edp(intel_dp)) { |
32f9d658 ZW |
1741 | /* initialize panel mode from VBT if available for eDP */ |
1742 | if (dev_priv->lfp_lvds_vbt_mode) { | |
1743 | dev_priv->panel_fixed_mode = | |
1744 | drm_mode_duplicate(dev, dev_priv->lfp_lvds_vbt_mode); | |
1745 | if (dev_priv->panel_fixed_mode) { | |
1746 | dev_priv->panel_fixed_mode->type |= | |
1747 | DRM_MODE_TYPE_PREFERRED; | |
1748 | } | |
1749 | } | |
1750 | } | |
1751 | ||
a4fc5ed6 KP |
1752 | /* For G4X desktop chip, PEG_BAND_GAP_DATA 3:0 must first be written |
1753 | * 0xd. Failure to do so will result in spurious interrupts being | |
1754 | * generated on the port when a cable is not attached. | |
1755 | */ | |
1756 | if (IS_G4X(dev) && !IS_GM45(dev)) { | |
1757 | u32 temp = I915_READ(PEG_BAND_GAP_DATA); | |
1758 | I915_WRITE(PEG_BAND_GAP_DATA, (temp & ~0xf) | 0xd); | |
1759 | } | |
1760 | } |