]> git.proxmox.com Git - mirror_ubuntu-zesty-kernel.git/blame - drivers/gpu/drm/i915/intel_dp.c
projects / mirror_ubuntu-zesty-kernel.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
drm/i915: Fix PCH PLL assertions to not assume CRTC:PLL relationship
[mirror_ubuntu-zesty-kernel.git] / drivers / gpu / drm / i915 / intel_dp.c
CommitLineData
a4fc5ed6
KP		 1/*
2 * Copyright © 2008 Intel Corporation
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
13 * Software.
14 *
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
19 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
20 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
21 * IN THE SOFTWARE.
22 *
23 * Authors:
24 * Keith Packard <keithp@keithp.com>
25 *
26 */
27
28#include <linux/i2c.h>
5a0e3ad6 29#include <linux/slab.h>
2d1a8a48 30#include <linux/export.h>
a4fc5ed6
KP		 31#include "drmP.h"
32#include "drm.h"
33#include "drm_crtc.h"
34#include "drm_crtc_helper.h"
35#include "intel_drv.h"
36#include "i915_drm.h"
37#include "i915_drv.h"
ab2c0672 38#include "drm_dp_helper.h"
a4fc5ed6 39
a2006cf5 40#define DP_RECEIVER_CAP_SIZE 0xf
a4fc5ed6
KP		 41#define DP_LINK_STATUS_SIZE 6
42#define DP_LINK_CHECK_TIMEOUT (10 * 1000)
43
44#define DP_LINK_CONFIGURATION_SIZE 9
45
ea5b213a
CW		 46struct intel_dp {
47 struct intel_encoder base;
a4fc5ed6
KP		 48 uint32_t output_reg;
49 uint32_t DP;
50 uint8_t link_configuration[DP_LINK_CONFIGURATION_SIZE];
a4fc5ed6 51 bool has_audio;
c3e5f67b 52 enum hdmi_force_audio force_audio;
e953fd7b 53 uint32_t color_range;
d2b996ac 54 int dpms_mode;
a4fc5ed6
KP		 55 uint8_t link_bw;
56 uint8_t lane_count;
a2006cf5 57 uint8_t dpcd[DP_RECEIVER_CAP_SIZE];
a4fc5ed6
KP		 58 struct i2c_adapter adapter;
59 struct i2c_algo_dp_aux_data algo;
f0917379 60 bool is_pch_edp;
33a34e4e 61 uint8_t train_set[4];
f01eca2e
KP		 62 int panel_power_up_delay;
63 int panel_power_down_delay;
64 int panel_power_cycle_delay;
65 int backlight_on_delay;
66 int backlight_off_delay;
d15456de 67 struct drm_display_mode *panel_fixed_mode; /* for eDP */
bd943159
KP		 68 struct delayed_work panel_vdd_work;
69 bool want_panel_vdd;
a4fc5ed6
KP		 70};
71
cfcb0fc9
JB		 72/**
73 * is_edp - is the given port attached to an eDP panel (either CPU or PCH)
74 * @intel_dp: DP struct
75 *
76 * If a CPU or PCH DP output is attached to an eDP panel, this function
77 * will return true, and false otherwise.
78 */
79static bool is_edp(struct intel_dp *intel_dp)
80{
81 return intel_dp->base.type == INTEL_OUTPUT_EDP;
82}
83
84/**
85 * is_pch_edp - is the port on the PCH and attached to an eDP panel?
86 * @intel_dp: DP struct
87 *
88 * Returns true if the given DP struct corresponds to a PCH DP port attached
89 * to an eDP panel, false otherwise. Helpful for determining whether we
90 * may need FDI resources for a given DP output or not.
91 */
92static bool is_pch_edp(struct intel_dp *intel_dp)
93{
94 return intel_dp->is_pch_edp;
95}
96
1c95822a
AJ		 97/**
98 * is_cpu_edp - is the port on the CPU and attached to an eDP panel?
99 * @intel_dp: DP struct
100 *
101 * Returns true if the given DP struct corresponds to a CPU eDP port.
102 */
103static bool is_cpu_edp(struct intel_dp *intel_dp)
104{
105 return is_edp(intel_dp) && !is_pch_edp(intel_dp);
106}
107
ea5b213a
CW		 108static struct intel_dp *enc_to_intel_dp(struct drm_encoder *encoder)
109{
4ef69c7a 110 return container_of(encoder, struct intel_dp, base.base);
ea5b213a 111}
a4fc5ed6 112
df0e9248
CW		 113static struct intel_dp *intel_attached_dp(struct drm_connector *connector)
114{
115 return container_of(intel_attached_encoder(connector),
116 struct intel_dp, base);
117}
118
814948ad
JB		 119/**
120 * intel_encoder_is_pch_edp - is the given encoder a PCH attached eDP?
121 * @encoder: DRM encoder
122 *
123 * Return true if @encoder corresponds to a PCH attached eDP panel. Needed
124 * by intel_display.c.
125 */
126bool intel_encoder_is_pch_edp(struct drm_encoder *encoder)
127{
128 struct intel_dp *intel_dp;
129
130 if (!encoder)
131 return false;
132
133 intel_dp = enc_to_intel_dp(encoder);
134
135 return is_pch_edp(intel_dp);
136}
137
33a34e4e
JB		 138static void intel_dp_start_link_train(struct intel_dp *intel_dp);
139static void intel_dp_complete_link_train(struct intel_dp *intel_dp);
ea5b213a 140static void intel_dp_link_down(struct intel_dp *intel_dp);
a4fc5ed6 141
32f9d658 142void
0206e353 143intel_edp_link_config(struct intel_encoder *intel_encoder,
ea5b213a 144 int *lane_num, int *link_bw)
32f9d658 145{
ea5b213a 146 struct intel_dp *intel_dp = container_of(intel_encoder, struct intel_dp, base);
32f9d658 147
ea5b213a
CW		 148 *lane_num = intel_dp->lane_count;
149 if (intel_dp->link_bw == DP_LINK_BW_1_62)
32f9d658 150 *link_bw = 162000;
ea5b213a 151 else if (intel_dp->link_bw == DP_LINK_BW_2_7)
32f9d658
ZW		 152 *link_bw = 270000;
153}
154
a4fc5ed6 155static int
ea5b213a 156intel_dp_max_lane_count(struct intel_dp *intel_dp)
a4fc5ed6 157{
9a10f401
KP		 158 int max_lane_count = intel_dp->dpcd[DP_MAX_LANE_COUNT] & 0x1f;
159 switch (max_lane_count) {
160 case 1: case 2: case 4:
161 break;
162 default:
163 max_lane_count = 4;
a4fc5ed6
KP		 164 }
165 return max_lane_count;
166}
167
168static int
ea5b213a 169intel_dp_max_link_bw(struct intel_dp *intel_dp)
a4fc5ed6 170{
7183dc29 171 int max_link_bw = intel_dp->dpcd[DP_MAX_LINK_RATE];
a4fc5ed6
KP		 172
173 switch (max_link_bw) {
174 case DP_LINK_BW_1_62:
175 case DP_LINK_BW_2_7:
176 break;
177 default:
178 max_link_bw = DP_LINK_BW_1_62;
179 break;
180 }
181 return max_link_bw;
182}
183
184static int
185intel_dp_link_clock(uint8_t link_bw)
186{
187 if (link_bw == DP_LINK_BW_2_7)
188 return 270000;
189 else
190 return 162000;
191}
192
cd9dde44
AJ		 193/*
194 * The units on the numbers in the next two are... bizarre. Examples will
195 * make it clearer; this one parallels an example in the eDP spec.
196 *
197 * intel_dp_max_data_rate for one lane of 2.7GHz evaluates as:
198 *
199 * 270000 * 1 * 8 / 10 == 216000
200 *
201 * The actual data capacity of that configuration is 2.16Gbit/s, so the
202 * units are decakilobits. ->clock in a drm_display_mode is in kilohertz -
203 * or equivalently, kilopixels per second - so for 1680x1050R it'd be
204 * 119000. At 18bpp that's 2142000 kilobits per second.
205 *
206 * Thus the strange-looking division by 10 in intel_dp_link_required, to
207 * get the result in decakilobits instead of kilobits.
208 */
209
a4fc5ed6 210static int
c898261c 211intel_dp_link_required(int pixel_clock, int bpp)
a4fc5ed6 212{
cd9dde44 213 return (pixel_clock * bpp + 9) / 10;
a4fc5ed6
KP		 214}
215
fe27d53e
DA		 216static int
217intel_dp_max_data_rate(int max_link_clock, int max_lanes)
218{
219 return (max_link_clock * max_lanes * 8) / 10;
220}
221
c4867936
DV		 222static bool
223intel_dp_adjust_dithering(struct intel_dp *intel_dp,
224 struct drm_display_mode *mode,
225 struct drm_display_mode *adjusted_mode)
226{
227 int max_link_clock = intel_dp_link_clock(intel_dp_max_link_bw(intel_dp));
228 int max_lanes = intel_dp_max_lane_count(intel_dp);
229 int max_rate, mode_rate;
230
231 mode_rate = intel_dp_link_required(mode->clock, 24);
232 max_rate = intel_dp_max_data_rate(max_link_clock, max_lanes);
233
234 if (mode_rate > max_rate) {
235 mode_rate = intel_dp_link_required(mode->clock, 18);
236 if (mode_rate > max_rate)
237 return false;
238
239 if (adjusted_mode)
240 adjusted_mode->private_flags
241 |= INTEL_MODE_DP_FORCE_6BPC;
242
243 return true;
244 }
245
246 return true;
247}
248
a4fc5ed6
KP		 249static int
250intel_dp_mode_valid(struct drm_connector *connector,
251 struct drm_display_mode *mode)
252{
df0e9248 253 struct intel_dp *intel_dp = intel_attached_dp(connector);
a4fc5ed6 254
d15456de
KP		 255 if (is_edp(intel_dp) && intel_dp->panel_fixed_mode) {
256 if (mode->hdisplay > intel_dp->panel_fixed_mode->hdisplay)
7de56f43
ZY		 257 return MODE_PANEL;
258
d15456de 259 if (mode->vdisplay > intel_dp->panel_fixed_mode->vdisplay)
7de56f43
ZY		 260 return MODE_PANEL;
261 }
262
c4867936
DV		 263 if (!intel_dp_adjust_dithering(intel_dp, mode, NULL))
264 return MODE_CLOCK_HIGH;
a4fc5ed6
KP		 265
266 if (mode->clock < 10000)
267 return MODE_CLOCK_LOW;
268
269 return MODE_OK;
270}
271
272static uint32_t
273pack_aux(uint8_t *src, int src_bytes)
274{
275 int i;
276 uint32_t v = 0;
277
278 if (src_bytes > 4)
279 src_bytes = 4;
280 for (i = 0; i < src_bytes; i++)
281 v |= ((uint32_t) src[i]) << ((3-i) * 8);
282 return v;
283}
284
285static void
286unpack_aux(uint32_t src, uint8_t *dst, int dst_bytes)
287{
288 int i;
289 if (dst_bytes > 4)
290 dst_bytes = 4;
291 for (i = 0; i < dst_bytes; i++)
292 dst[i] = src >> ((3-i) * 8);
293}
294
fb0f8fbf
KP		 295/* hrawclock is 1/4 the FSB frequency */
296static int
297intel_hrawclk(struct drm_device *dev)
298{
299 struct drm_i915_private *dev_priv = dev->dev_private;
300 uint32_t clkcfg;
301
302 clkcfg = I915_READ(CLKCFG);
303 switch (clkcfg & CLKCFG_FSB_MASK) {
304 case CLKCFG_FSB_400:
305 return 100;
306 case CLKCFG_FSB_533:
307 return 133;
308 case CLKCFG_FSB_667:
309 return 166;
310 case CLKCFG_FSB_800:
311 return 200;
312 case CLKCFG_FSB_1067:
313 return 266;
314 case CLKCFG_FSB_1333:
315 return 333;
316 /* these two are just a guess; one of them might be right */
317 case CLKCFG_FSB_1600:
318 case CLKCFG_FSB_1600_ALT:
319 return 400;
320 default:
321 return 133;
322 }
323}
324
ebf33b18
KP		 325static bool ironlake_edp_have_panel_power(struct intel_dp *intel_dp)
326{
327 struct drm_device *dev = intel_dp->base.base.dev;
328 struct drm_i915_private *dev_priv = dev->dev_private;
329
330 return (I915_READ(PCH_PP_STATUS) & PP_ON) != 0;
331}
332
333static bool ironlake_edp_have_panel_vdd(struct intel_dp *intel_dp)
334{
335 struct drm_device *dev = intel_dp->base.base.dev;
336 struct drm_i915_private *dev_priv = dev->dev_private;
337
338 return (I915_READ(PCH_PP_CONTROL) & EDP_FORCE_VDD) != 0;
339}
340
9b984dae
KP		 341static void
342intel_dp_check_edp(struct intel_dp *intel_dp)
343{
344 struct drm_device *dev = intel_dp->base.base.dev;
345 struct drm_i915_private *dev_priv = dev->dev_private;
ebf33b18 346
9b984dae
KP		 347 if (!is_edp(intel_dp))
348 return;
ebf33b18 349 if (!ironlake_edp_have_panel_power(intel_dp) && !ironlake_edp_have_panel_vdd(intel_dp)) {
9b984dae
KP		 350 WARN(1, "eDP powered off while attempting aux channel communication.\n");
351 DRM_DEBUG_KMS("Status 0x%08x Control 0x%08x\n",
ebf33b18 352 I915_READ(PCH_PP_STATUS),
9b984dae
KP		 353 I915_READ(PCH_PP_CONTROL));
354 }
355}
356
a4fc5ed6 357static int
ea5b213a 358intel_dp_aux_ch(struct intel_dp *intel_dp,
a4fc5ed6
KP		 359 uint8_t *send, int send_bytes,
360 uint8_t *recv, int recv_size)
361{
ea5b213a 362 uint32_t output_reg = intel_dp->output_reg;
4ef69c7a 363 struct drm_device *dev = intel_dp->base.base.dev;
a4fc5ed6
KP		 364 struct drm_i915_private *dev_priv = dev->dev_private;
365 uint32_t ch_ctl = output_reg + 0x10;
366 uint32_t ch_data = ch_ctl + 4;
367 int i;
368 int recv_bytes;
a4fc5ed6 369 uint32_t status;
fb0f8fbf 370 uint32_t aux_clock_divider;
092945e1 371 int try, precharge = 5;
a4fc5ed6 372
9b984dae 373 intel_dp_check_edp(intel_dp);
a4fc5ed6 374 /* The clock divider is based off the hrawclk,
fb0f8fbf
KP		 375 * and would like to run at 2MHz. So, take the
376 * hrawclk value and divide by 2 and use that
6176b8f9
JB		 377 *
378 * Note that PCH attached eDP panels should use a 125MHz input
379 * clock divider.
a4fc5ed6 380 */
1c95822a 381 if (is_cpu_edp(intel_dp)) {
1a2eb460
KP		 382 if (IS_GEN6(dev) || IS_GEN7(dev))
383 aux_clock_divider = 200; /* SNB & IVB eDP input clock at 400Mhz */
e3421a18
ZW		 384 else
385 aux_clock_divider = 225; /* eDP input clock at 450Mhz */
386 } else if (HAS_PCH_SPLIT(dev))
6919132e 387 aux_clock_divider = 63; /* IRL input clock fixed at 125Mhz */
5eb08b69
ZW		 388 else
389 aux_clock_divider = intel_hrawclk(dev) / 2;
390
11bee43e
JB		 391 /* Try to wait for any previous AUX channel activity */
392 for (try = 0; try < 3; try++) {
393 status = I915_READ(ch_ctl);
394 if ((status & DP_AUX_CH_CTL_SEND_BUSY) == 0)
395 break;
396 msleep(1);
397 }
398
399 if (try == 3) {
400 WARN(1, "dp_aux_ch not started status 0x%08x\n",
401 I915_READ(ch_ctl));
4f7f7b7e
CW		 402 return -EBUSY;
403 }
404
fb0f8fbf
KP		 405 /* Must try at least 3 times according to DP spec */
406 for (try = 0; try < 5; try++) {
407 /* Load the send data into the aux channel data registers */
4f7f7b7e
CW		 408 for (i = 0; i < send_bytes; i += 4)
409 I915_WRITE(ch_data + i,
410 pack_aux(send + i, send_bytes - i));
0206e353 411
fb0f8fbf 412 /* Send the command and wait for it to complete */
4f7f7b7e
CW		 413 I915_WRITE(ch_ctl,
414 DP_AUX_CH_CTL_SEND_BUSY |
415 DP_AUX_CH_CTL_TIME_OUT_400us |
416 (send_bytes << DP_AUX_CH_CTL_MESSAGE_SIZE_SHIFT) |
417 (precharge << DP_AUX_CH_CTL_PRECHARGE_2US_SHIFT) |
418 (aux_clock_divider << DP_AUX_CH_CTL_BIT_CLOCK_2X_SHIFT) |
419 DP_AUX_CH_CTL_DONE |
420 DP_AUX_CH_CTL_TIME_OUT_ERROR |
421 DP_AUX_CH_CTL_RECEIVE_ERROR);
fb0f8fbf 422 for (;;) {
fb0f8fbf
KP		 423 status = I915_READ(ch_ctl);
424 if ((status & DP_AUX_CH_CTL_SEND_BUSY) == 0)
425 break;
4f7f7b7e 426 udelay(100);
fb0f8fbf 427 }
0206e353 428
fb0f8fbf 429 /* Clear done status and any errors */
4f7f7b7e
CW		 430 I915_WRITE(ch_ctl,
431 status |
432 DP_AUX_CH_CTL_DONE |
433 DP_AUX_CH_CTL_TIME_OUT_ERROR |
434 DP_AUX_CH_CTL_RECEIVE_ERROR);
d7e96fea
AJ		 435
436 if (status & (DP_AUX_CH_CTL_TIME_OUT_ERROR |
437 DP_AUX_CH_CTL_RECEIVE_ERROR))
438 continue;
4f7f7b7e 439 if (status & DP_AUX_CH_CTL_DONE)
a4fc5ed6
KP		 440 break;
441 }
442
a4fc5ed6 443 if ((status & DP_AUX_CH_CTL_DONE) == 0) {
1ae8c0a5 444 DRM_ERROR("dp_aux_ch not done status 0x%08x\n", status);
a5b3da54 445 return -EBUSY;
a4fc5ed6
KP		 446 }
447
448 /* Check for timeout or receive error.
449 * Timeouts occur when the sink is not connected
450 */
a5b3da54 451 if (status & DP_AUX_CH_CTL_RECEIVE_ERROR) {
1ae8c0a5 452 DRM_ERROR("dp_aux_ch receive error status 0x%08x\n", status);
a5b3da54
KP		 453 return -EIO;
454 }
1ae8c0a5
KP		 455
456 /* Timeouts occur when the device isn't connected, so they're
457 * "normal" -- don't fill the kernel log with these */
a5b3da54 458 if (status & DP_AUX_CH_CTL_TIME_OUT_ERROR) {
28c97730 459 DRM_DEBUG_KMS("dp_aux_ch timeout status 0x%08x\n", status);
a5b3da54 460 return -ETIMEDOUT;
a4fc5ed6
KP		 461 }
462
463 /* Unload any bytes sent back from the other side */
464 recv_bytes = ((status & DP_AUX_CH_CTL_MESSAGE_SIZE_MASK) >>
465 DP_AUX_CH_CTL_MESSAGE_SIZE_SHIFT);
a4fc5ed6
KP		 466 if (recv_bytes > recv_size)
467 recv_bytes = recv_size;
0206e353 468
4f7f7b7e
CW		 469 for (i = 0; i < recv_bytes; i += 4)
470 unpack_aux(I915_READ(ch_data + i),
471 recv + i, recv_bytes - i);
a4fc5ed6
KP		 472
473 return recv_bytes;
474}
475
476/* Write data to the aux channel in native mode */
477static int
ea5b213a 478intel_dp_aux_native_write(struct intel_dp *intel_dp,
a4fc5ed6
KP		 479 uint16_t address, uint8_t *send, int send_bytes)
480{
481 int ret;
482 uint8_t msg[20];
483 int msg_bytes;
484 uint8_t ack;
485
9b984dae 486 intel_dp_check_edp(intel_dp);
a4fc5ed6
KP		 487 if (send_bytes > 16)
488 return -1;
489 msg[0] = AUX_NATIVE_WRITE << 4;
490 msg[1] = address >> 8;
eebc863e 491 msg[2] = address & 0xff;
a4fc5ed6
KP		 492 msg[3] = send_bytes - 1;
493 memcpy(&msg[4], send, send_bytes);
494 msg_bytes = send_bytes + 4;
495 for (;;) {
ea5b213a 496 ret = intel_dp_aux_ch(intel_dp, msg, msg_bytes, &ack, 1);
a4fc5ed6
KP		 497 if (ret < 0)
498 return ret;
499 if ((ack & AUX_NATIVE_REPLY_MASK) == AUX_NATIVE_REPLY_ACK)
500 break;
501 else if ((ack & AUX_NATIVE_REPLY_MASK) == AUX_NATIVE_REPLY_DEFER)
502 udelay(100);
503 else
a5b3da54 504 return -EIO;
a4fc5ed6
KP		 505 }
506 return send_bytes;
507}
508
509/* Write a single byte to the aux channel in native mode */
510static int
ea5b213a 511intel_dp_aux_native_write_1(struct intel_dp *intel_dp,
a4fc5ed6
KP		 512 uint16_t address, uint8_t byte)
513{
ea5b213a 514 return intel_dp_aux_native_write(intel_dp, address, &byte, 1);
a4fc5ed6
KP		 515}
516
517/* read bytes from a native aux channel */
518static int
ea5b213a 519intel_dp_aux_native_read(struct intel_dp *intel_dp,
a4fc5ed6
KP		 520 uint16_t address, uint8_t *recv, int recv_bytes)
521{
522 uint8_t msg[4];
523 int msg_bytes;
524 uint8_t reply[20];
525 int reply_bytes;
526 uint8_t ack;
527 int ret;
528
9b984dae 529 intel_dp_check_edp(intel_dp);
a4fc5ed6
KP		 530 msg[0] = AUX_NATIVE_READ << 4;
531 msg[1] = address >> 8;
532 msg[2] = address & 0xff;
533 msg[3] = recv_bytes - 1;
534
535 msg_bytes = 4;
536 reply_bytes = recv_bytes + 1;
537
538 for (;;) {
ea5b213a 539 ret = intel_dp_aux_ch(intel_dp, msg, msg_bytes,
a4fc5ed6 540 reply, reply_bytes);
a5b3da54
KP		 541 if (ret == 0)
542 return -EPROTO;
543 if (ret < 0)
a4fc5ed6
KP		 544 return ret;
545 ack = reply[0];
546 if ((ack & AUX_NATIVE_REPLY_MASK) == AUX_NATIVE_REPLY_ACK) {
547 memcpy(recv, reply + 1, ret - 1);
548 return ret - 1;
549 }
550 else if ((ack & AUX_NATIVE_REPLY_MASK) == AUX_NATIVE_REPLY_DEFER)
551 udelay(100);
552 else
a5b3da54 553 return -EIO;
a4fc5ed6
KP		 554 }
555}
556
557static int
ab2c0672
DA		 558intel_dp_i2c_aux_ch(struct i2c_adapter *adapter, int mode,
559 uint8_t write_byte, uint8_t *read_byte)
a4fc5ed6 560{
ab2c0672 561 struct i2c_algo_dp_aux_data *algo_data = adapter->algo_data;
ea5b213a
CW		 562 struct intel_dp *intel_dp = container_of(adapter,
563 struct intel_dp,
564 adapter);
ab2c0672
DA		 565 uint16_t address = algo_data->address;
566 uint8_t msg[5];
567 uint8_t reply[2];
8316f337 568 unsigned retry;
ab2c0672
DA		 569 int msg_bytes;
570 int reply_bytes;
571 int ret;
572
9b984dae 573 intel_dp_check_edp(intel_dp);
ab2c0672
DA		 574 /* Set up the command byte */
575 if (mode & MODE_I2C_READ)
576 msg[0] = AUX_I2C_READ << 4;
577 else
578 msg[0] = AUX_I2C_WRITE << 4;
579
580 if (!(mode & MODE_I2C_STOP))
581 msg[0] |= AUX_I2C_MOT << 4;
a4fc5ed6 582
ab2c0672
DA		 583 msg[1] = address >> 8;
584 msg[2] = address;
585
586 switch (mode) {
587 case MODE_I2C_WRITE:
588 msg[3] = 0;
589 msg[4] = write_byte;
590 msg_bytes = 5;
591 reply_bytes = 1;
592 break;
593 case MODE_I2C_READ:
594 msg[3] = 0;
595 msg_bytes = 4;
596 reply_bytes = 2;
597 break;
598 default:
599 msg_bytes = 3;
600 reply_bytes = 1;
601 break;
602 }
603
8316f337
DF		 604 for (retry = 0; retry < 5; retry++) {
605 ret = intel_dp_aux_ch(intel_dp,
606 msg, msg_bytes,
607 reply, reply_bytes);
ab2c0672 608 if (ret < 0) {
3ff99164 609 DRM_DEBUG_KMS("aux_ch failed %d\n", ret);
ab2c0672
DA		 610 return ret;
611 }
8316f337
DF		 612
613 switch (reply[0] & AUX_NATIVE_REPLY_MASK) {
614 case AUX_NATIVE_REPLY_ACK:
615 /* I2C-over-AUX Reply field is only valid
616 * when paired with AUX ACK.
617 */
618 break;
619 case AUX_NATIVE_REPLY_NACK:
620 DRM_DEBUG_KMS("aux_ch native nack\n");
621 return -EREMOTEIO;
622 case AUX_NATIVE_REPLY_DEFER:
623 udelay(100);
624 continue;
625 default:
626 DRM_ERROR("aux_ch invalid native reply 0x%02x\n",
627 reply[0]);
628 return -EREMOTEIO;
629 }
630
ab2c0672
DA		 631 switch (reply[0] & AUX_I2C_REPLY_MASK) {
632 case AUX_I2C_REPLY_ACK:
633 if (mode == MODE_I2C_READ) {
634 *read_byte = reply[1];
635 }
636 return reply_bytes - 1;
637 case AUX_I2C_REPLY_NACK:
8316f337 638 DRM_DEBUG_KMS("aux_i2c nack\n");
ab2c0672
DA		 639 return -EREMOTEIO;
640 case AUX_I2C_REPLY_DEFER:
8316f337 641 DRM_DEBUG_KMS("aux_i2c defer\n");
ab2c0672
DA		 642 udelay(100);
643 break;
644 default:
8316f337 645 DRM_ERROR("aux_i2c invalid reply 0x%02x\n", reply[0]);
ab2c0672
DA		 646 return -EREMOTEIO;
647 }
648 }
8316f337
DF		 649
650 DRM_ERROR("too many retries, giving up\n");
651 return -EREMOTEIO;
a4fc5ed6
KP		 652}
653
0b5c541b 654static void ironlake_edp_panel_vdd_on(struct intel_dp *intel_dp);
bd943159 655static void ironlake_edp_panel_vdd_off(struct intel_dp *intel_dp, bool sync);
0b5c541b 656
a4fc5ed6 657static int
ea5b213a 658intel_dp_i2c_init(struct intel_dp *intel_dp,
55f78c43 659 struct intel_connector *intel_connector, const char *name)
a4fc5ed6 660{
0b5c541b
KP		 661 int ret;
662
d54e9d28 663 DRM_DEBUG_KMS("i2c_init %s\n", name);
ea5b213a
CW		 664 intel_dp->algo.running = false;
665 intel_dp->algo.address = 0;
666 intel_dp->algo.aux_ch = intel_dp_i2c_aux_ch;
667
0206e353 668 memset(&intel_dp->adapter, '\0', sizeof(intel_dp->adapter));
ea5b213a
CW		 669 intel_dp->adapter.owner = THIS_MODULE;
670 intel_dp->adapter.class = I2C_CLASS_DDC;
0206e353 671 strncpy(intel_dp->adapter.name, name, sizeof(intel_dp->adapter.name) - 1);
ea5b213a
CW		 672 intel_dp->adapter.name[sizeof(intel_dp->adapter.name) - 1] = '\0';
673 intel_dp->adapter.algo_data = &intel_dp->algo;
674 intel_dp->adapter.dev.parent = &intel_connector->base.kdev;
675
0b5c541b
KP		 676 ironlake_edp_panel_vdd_on(intel_dp);
677 ret = i2c_dp_aux_add_bus(&intel_dp->adapter);
bd943159 678 ironlake_edp_panel_vdd_off(intel_dp, false);
0b5c541b 679 return ret;
a4fc5ed6
KP		 680}
681
682static bool
683intel_dp_mode_fixup(struct drm_encoder *encoder, struct drm_display_mode *mode,
684 struct drm_display_mode *adjusted_mode)
685{
0d3a1bee 686 struct drm_device *dev = encoder->dev;
ea5b213a 687 struct intel_dp *intel_dp = enc_to_intel_dp(encoder);
a4fc5ed6 688 int lane_count, clock;
ea5b213a
CW		 689 int max_lane_count = intel_dp_max_lane_count(intel_dp);
690 int max_clock = intel_dp_max_link_bw(intel_dp) == DP_LINK_BW_2_7 ? 1 : 0;
083f9560 691 int bpp, mode_rate;
a4fc5ed6
KP		 692 static int bws[2] = { DP_LINK_BW_1_62, DP_LINK_BW_2_7 };
693
d15456de
KP		 694 if (is_edp(intel_dp) && intel_dp->panel_fixed_mode) {
695 intel_fixed_panel_mode(intel_dp->panel_fixed_mode, adjusted_mode);
1d8e1c75
CW		 696 intel_pch_panel_fitting(dev, DRM_MODE_SCALE_FULLSCREEN,
697 mode, adjusted_mode);
0d3a1bee
ZY		 698 /*
699 * the mode->clock is used to calculate the Data&Link M/N
700 * of the pipe. For the eDP the fixed clock should be used.
701 */
d15456de 702 mode->clock = intel_dp->panel_fixed_mode->clock;
0d3a1bee
ZY		 703 }
704
083f9560
DV		 705 DRM_DEBUG_KMS("DP link computation with max lane count %i "
706 "max bw %02x pixel clock %iKHz\n",
707 max_lane_count, bws[max_clock], mode->clock);
708
c4867936
DV		 709 if (!intel_dp_adjust_dithering(intel_dp, mode, adjusted_mode))
710 return false;
711
712 bpp = adjusted_mode->private_flags & INTEL_MODE_DP_FORCE_6BPC ? 18 : 24;
083f9560 713 mode_rate = intel_dp_link_required(mode->clock, bpp);
c4867936 714
a4fc5ed6
KP		 715 for (lane_count = 1; lane_count <= max_lane_count; lane_count <<= 1) {
716 for (clock = 0; clock <= max_clock; clock++) {
fe27d53e 717 int link_avail = intel_dp_max_data_rate(intel_dp_link_clock(bws[clock]), lane_count);
a4fc5ed6 718
083f9560 719 if (mode_rate <= link_avail) {
ea5b213a
CW		 720 intel_dp->link_bw = bws[clock];
721 intel_dp->lane_count = lane_count;
722 adjusted_mode->clock = intel_dp_link_clock(intel_dp->link_bw);
083f9560
DV		 723 DRM_DEBUG_KMS("DP link bw %02x lane "
724 "count %d clock %d bpp %d\n",
ea5b213a 725 intel_dp->link_bw, intel_dp->lane_count,
083f9560
DV		 726 adjusted_mode->clock, bpp);
727 DRM_DEBUG_KMS("DP link bw required %i available %i\n",
728 mode_rate, link_avail);
a4fc5ed6
KP		 729 return true;
730 }
731 }
732 }
fe27d53e 733
a4fc5ed6
KP		 734 return false;
735}
736
737struct intel_dp_m_n {
738 uint32_t tu;
739 uint32_t gmch_m;
740 uint32_t gmch_n;
741 uint32_t link_m;
742 uint32_t link_n;
743};
744
745static void
746intel_reduce_ratio(uint32_t *num, uint32_t *den)
747{
748 while (*num > 0xffffff || *den > 0xffffff) {
749 *num >>= 1;
750 *den >>= 1;
751 }
752}
753
754static void
36e83a18 755intel_dp_compute_m_n(int bpp,
a4fc5ed6
KP		 756 int nlanes,
757 int pixel_clock,
758 int link_clock,
759 struct intel_dp_m_n *m_n)
760{
761 m_n->tu = 64;
36e83a18 762 m_n->gmch_m = (pixel_clock * bpp) >> 3;
a4fc5ed6
KP		 763 m_n->gmch_n = link_clock * nlanes;
764 intel_reduce_ratio(&m_n->gmch_m, &m_n->gmch_n);
765 m_n->link_m = pixel_clock;
766 m_n->link_n = link_clock;
767 intel_reduce_ratio(&m_n->link_m, &m_n->link_n);
768}
769
770void
771intel_dp_set_m_n(struct drm_crtc *crtc, struct drm_display_mode *mode,
772 struct drm_display_mode *adjusted_mode)
773{
774 struct drm_device *dev = crtc->dev;
775 struct drm_mode_config *mode_config = &dev->mode_config;
55f78c43 776 struct drm_encoder *encoder;
a4fc5ed6
KP		 777 struct drm_i915_private *dev_priv = dev->dev_private;
778 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
858fa035 779 int lane_count = 4;
a4fc5ed6 780 struct intel_dp_m_n m_n;
9db4a9c7 781 int pipe = intel_crtc->pipe;
a4fc5ed6
KP		 782
783 /*
21d40d37 784 * Find the lane count in the intel_encoder private
a4fc5ed6 785 */
55f78c43 786 list_for_each_entry(encoder, &mode_config->encoder_list, head) {
ea5b213a 787 struct intel_dp *intel_dp;
a4fc5ed6 788
d8201ab6 789 if (encoder->crtc != crtc)
a4fc5ed6
KP		 790 continue;
791
ea5b213a 792 intel_dp = enc_to_intel_dp(encoder);
9a10f401
KP		 793 if (intel_dp->base.type == INTEL_OUTPUT_DISPLAYPORT ||
794 intel_dp->base.type == INTEL_OUTPUT_EDP)
795 {
ea5b213a 796 lane_count = intel_dp->lane_count;
51190667 797 break;
a4fc5ed6
KP		 798 }
799 }
800
801 /*
802 * Compute the GMCH and Link ratios. The '3' here is
803 * the number of bytes_per_pixel post-LUT, which we always
804 * set up for 8-bits of R/G/B, or 3 bytes total.
805 */
858fa035 806 intel_dp_compute_m_n(intel_crtc->bpp, lane_count,
a4fc5ed6
KP		 807 mode->clock, adjusted_mode->clock, &m_n);
808
c619eed4 809 if (HAS_PCH_SPLIT(dev)) {
9db4a9c7
JB		 810 I915_WRITE(TRANSDATA_M1(pipe),
811 ((m_n.tu - 1) << PIPE_GMCH_DATA_M_TU_SIZE_SHIFT) |
812 m_n.gmch_m);
813 I915_WRITE(TRANSDATA_N1(pipe), m_n.gmch_n);
814 I915_WRITE(TRANSDPLINK_M1(pipe), m_n.link_m);
815 I915_WRITE(TRANSDPLINK_N1(pipe), m_n.link_n);
a4fc5ed6 816 } else {
9db4a9c7
JB		 817 I915_WRITE(PIPE_GMCH_DATA_M(pipe),
818 ((m_n.tu - 1) << PIPE_GMCH_DATA_M_TU_SIZE_SHIFT) |
819 m_n.gmch_m);
820 I915_WRITE(PIPE_GMCH_DATA_N(pipe), m_n.gmch_n);
821 I915_WRITE(PIPE_DP_LINK_M(pipe), m_n.link_m);
822 I915_WRITE(PIPE_DP_LINK_N(pipe), m_n.link_n);
a4fc5ed6
KP		 823 }
824}
825
f01eca2e
KP		 826static void ironlake_edp_pll_on(struct drm_encoder *encoder);
827static void ironlake_edp_pll_off(struct drm_encoder *encoder);
828
a4fc5ed6
KP		 829static void
830intel_dp_mode_set(struct drm_encoder *encoder, struct drm_display_mode *mode,
831 struct drm_display_mode *adjusted_mode)
832{
e3421a18 833 struct drm_device *dev = encoder->dev;
417e822d 834 struct drm_i915_private *dev_priv = dev->dev_private;
ea5b213a 835 struct intel_dp *intel_dp = enc_to_intel_dp(encoder);
4ef69c7a 836 struct drm_crtc *crtc = intel_dp->base.base.crtc;
a4fc5ed6
KP		 837 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
838
f01eca2e
KP		 839 /* Turn on the eDP PLL if needed */
840 if (is_edp(intel_dp)) {
841 if (!is_pch_edp(intel_dp))
842 ironlake_edp_pll_on(encoder);
843 else
844 ironlake_edp_pll_off(encoder);
845 }
846
417e822d 847 /*
1a2eb460 848 * There are four kinds of DP registers:
417e822d
KP		 849 *
850 * IBX PCH
1a2eb460
KP		 851 * SNB CPU
852 * IVB CPU
417e822d
KP		 853 * CPT PCH
854 *
855 * IBX PCH and CPU are the same for almost everything,
856 * except that the CPU DP PLL is configured in this
857 * register
858 *
859 * CPT PCH is quite different, having many bits moved
860 * to the TRANS_DP_CTL register instead. That
861 * configuration happens (oddly) in ironlake_pch_enable
862 */
9c9e7927 863
417e822d
KP		 864 /* Preserve the BIOS-computed detected bit. This is
865 * supposed to be read-only.
866 */
867 intel_dp->DP = I915_READ(intel_dp->output_reg) & DP_DETECTED;
868 intel_dp->DP |= DP_VOLTAGE_0_4 | DP_PRE_EMPHASIS_0;
a4fc5ed6 869
417e822d
KP		 870 /* Handle DP bits in common between all three register formats */
871
872 intel_dp->DP |= DP_VOLTAGE_0_4 | DP_PRE_EMPHASIS_0;
a4fc5ed6 873
ea5b213a 874 switch (intel_dp->lane_count) {
a4fc5ed6 875 case 1:
ea5b213a 876 intel_dp->DP |= DP_PORT_WIDTH_1;
a4fc5ed6
KP		 877 break;
878 case 2:
ea5b213a 879 intel_dp->DP |= DP_PORT_WIDTH_2;
a4fc5ed6
KP		 880 break;
881 case 4:
ea5b213a 882 intel_dp->DP |= DP_PORT_WIDTH_4;
a4fc5ed6
KP		 883 break;
884 }
e0dac65e
WF		 885 if (intel_dp->has_audio) {
886 DRM_DEBUG_DRIVER("Enabling DP audio on pipe %c\n",
887 pipe_name(intel_crtc->pipe));
ea5b213a 888 intel_dp->DP |= DP_AUDIO_OUTPUT_ENABLE;
e0dac65e
WF		 889 intel_write_eld(encoder, adjusted_mode);
890 }
ea5b213a
CW		 891 memset(intel_dp->link_configuration, 0, DP_LINK_CONFIGURATION_SIZE);
892 intel_dp->link_configuration[0] = intel_dp->link_bw;
893 intel_dp->link_configuration[1] = intel_dp->lane_count;
a2cab1b2 894 intel_dp->link_configuration[8] = DP_SET_ANSI_8B10B;
a4fc5ed6 895 /*
9962c925 896 * Check for DPCD version > 1.1 and enhanced framing support
a4fc5ed6 897 */
7183dc29
JB		 898 if (intel_dp->dpcd[DP_DPCD_REV] >= 0x11 &&
899 (intel_dp->dpcd[DP_MAX_LANE_COUNT] & DP_ENHANCED_FRAME_CAP)) {
ea5b213a 900 intel_dp->link_configuration[1] |= DP_LANE_COUNT_ENHANCED_FRAME_EN;
a4fc5ed6
KP		 901 }
902
417e822d 903 /* Split out the IBX/CPU vs CPT settings */
32f9d658 904
1a2eb460
KP		 905 if (is_cpu_edp(intel_dp) && IS_GEN7(dev)) {
906 if (adjusted_mode->flags & DRM_MODE_FLAG_PHSYNC)
907 intel_dp->DP |= DP_SYNC_HS_HIGH;
908 if (adjusted_mode->flags & DRM_MODE_FLAG_PVSYNC)
909 intel_dp->DP |= DP_SYNC_VS_HIGH;
910 intel_dp->DP |= DP_LINK_TRAIN_OFF_CPT;
911
912 if (intel_dp->link_configuration[1] & DP_LANE_COUNT_ENHANCED_FRAME_EN)
913 intel_dp->DP |= DP_ENHANCED_FRAMING;
914
915 intel_dp->DP |= intel_crtc->pipe << 29;
916
917 /* don't miss out required setting for eDP */
918 intel_dp->DP |= DP_PLL_ENABLE;
919 if (adjusted_mode->clock < 200000)
920 intel_dp->DP |= DP_PLL_FREQ_160MHZ;
921 else
922 intel_dp->DP |= DP_PLL_FREQ_270MHZ;
923 } else if (!HAS_PCH_CPT(dev) || is_cpu_edp(intel_dp)) {
417e822d
KP		 924 intel_dp->DP |= intel_dp->color_range;
925
926 if (adjusted_mode->flags & DRM_MODE_FLAG_PHSYNC)
927 intel_dp->DP |= DP_SYNC_HS_HIGH;
928 if (adjusted_mode->flags & DRM_MODE_FLAG_PVSYNC)
929 intel_dp->DP |= DP_SYNC_VS_HIGH;
930 intel_dp->DP |= DP_LINK_TRAIN_OFF;
931
932 if (intel_dp->link_configuration[1] & DP_LANE_COUNT_ENHANCED_FRAME_EN)
933 intel_dp->DP |= DP_ENHANCED_FRAMING;
934
935 if (intel_crtc->pipe == 1)
936 intel_dp->DP |= DP_PIPEB_SELECT;
937
938 if (is_cpu_edp(intel_dp)) {
939 /* don't miss out required setting for eDP */
940 intel_dp->DP |= DP_PLL_ENABLE;
941 if (adjusted_mode->clock < 200000)
942 intel_dp->DP |= DP_PLL_FREQ_160MHZ;
943 else
944 intel_dp->DP |= DP_PLL_FREQ_270MHZ;
945 }
946 } else {
947 intel_dp->DP |= DP_LINK_TRAIN_OFF_CPT;
32f9d658 948 }
a4fc5ed6
KP		 949}
950
99ea7127
KP		 951#define IDLE_ON_MASK (PP_ON | 0 | PP_SEQUENCE_MASK | 0 | PP_SEQUENCE_STATE_MASK)
952#define IDLE_ON_VALUE (PP_ON | 0 | PP_SEQUENCE_NONE | 0 | PP_SEQUENCE_STATE_ON_IDLE)
953
954#define IDLE_OFF_MASK (PP_ON | 0 | PP_SEQUENCE_MASK | 0 | PP_SEQUENCE_STATE_MASK)
955#define IDLE_OFF_VALUE (0 | 0 | PP_SEQUENCE_NONE | 0 | PP_SEQUENCE_STATE_OFF_IDLE)
956
957#define IDLE_CYCLE_MASK (PP_ON | 0 | PP_SEQUENCE_MASK | PP_CYCLE_DELAY_ACTIVE | PP_SEQUENCE_STATE_MASK)
958#define IDLE_CYCLE_VALUE (0 | 0 | PP_SEQUENCE_NONE | 0 | PP_SEQUENCE_STATE_OFF_IDLE)
959
960static void ironlake_wait_panel_status(struct intel_dp *intel_dp,
961 u32 mask,
962 u32 value)
bd943159 963{
99ea7127
KP		 964 struct drm_device *dev = intel_dp->base.base.dev;
965 struct drm_i915_private *dev_priv = dev->dev_private;
32ce697c 966
99ea7127
KP		 967 DRM_DEBUG_KMS("mask %08x value %08x status %08x control %08x\n",
968 mask, value,
969 I915_READ(PCH_PP_STATUS),
970 I915_READ(PCH_PP_CONTROL));
32ce697c 971
99ea7127
KP		 972 if (_wait_for((I915_READ(PCH_PP_STATUS) & mask) == value, 5000, 10)) {
973 DRM_ERROR("Panel status timeout: status %08x control %08x\n",
974 I915_READ(PCH_PP_STATUS),
975 I915_READ(PCH_PP_CONTROL));
32ce697c 976 }
99ea7127 977}
32ce697c 978
99ea7127
KP		 979static void ironlake_wait_panel_on(struct intel_dp *intel_dp)
980{
981 DRM_DEBUG_KMS("Wait for panel power on\n");
982 ironlake_wait_panel_status(intel_dp, IDLE_ON_MASK, IDLE_ON_VALUE);
bd943159
KP		 983}
984
99ea7127
KP		 985static void ironlake_wait_panel_off(struct intel_dp *intel_dp)
986{
987 DRM_DEBUG_KMS("Wait for panel power off time\n");
988 ironlake_wait_panel_status(intel_dp, IDLE_OFF_MASK, IDLE_OFF_VALUE);
989}
990
991static void ironlake_wait_panel_power_cycle(struct intel_dp *intel_dp)
992{
993 DRM_DEBUG_KMS("Wait for panel power cycle\n");
994 ironlake_wait_panel_status(intel_dp, IDLE_CYCLE_MASK, IDLE_CYCLE_VALUE);
995}
996
997
832dd3c1
KP		 998/* Read the current pp_control value, unlocking the register if it
999 * is locked
1000 */
1001
1002static u32 ironlake_get_pp_control(struct drm_i915_private *dev_priv)
1003{
1004 u32 control = I915_READ(PCH_PP_CONTROL);
1005
1006 control &= ~PANEL_UNLOCK_MASK;
1007 control |= PANEL_UNLOCK_REGS;
1008 return control;
bd943159
KP		 1009}
1010
5d613501
JB		 1011static void ironlake_edp_panel_vdd_on(struct intel_dp *intel_dp)
1012{
1013 struct drm_device *dev = intel_dp->base.base.dev;
1014 struct drm_i915_private *dev_priv = dev->dev_private;
1015 u32 pp;
1016
97af61f5
KP		 1017 if (!is_edp(intel_dp))
1018 return;
f01eca2e 1019 DRM_DEBUG_KMS("Turn eDP VDD on\n");
5d613501 1020
bd943159
KP		 1021 WARN(intel_dp->want_panel_vdd,
1022 "eDP VDD already requested on\n");
1023
1024 intel_dp->want_panel_vdd = true;
99ea7127 1025
bd943159
KP		 1026 if (ironlake_edp_have_panel_vdd(intel_dp)) {
1027 DRM_DEBUG_KMS("eDP VDD already on\n");
1028 return;
1029 }
1030
99ea7127
KP		 1031 if (!ironlake_edp_have_panel_power(intel_dp))
1032 ironlake_wait_panel_power_cycle(intel_dp);
1033
832dd3c1 1034 pp = ironlake_get_pp_control(dev_priv);
5d613501
JB		 1035 pp |= EDP_FORCE_VDD;
1036 I915_WRITE(PCH_PP_CONTROL, pp);
1037 POSTING_READ(PCH_PP_CONTROL);
f01eca2e
KP		 1038 DRM_DEBUG_KMS("PCH_PP_STATUS: 0x%08x PCH_PP_CONTROL: 0x%08x\n",
1039 I915_READ(PCH_PP_STATUS), I915_READ(PCH_PP_CONTROL));
ebf33b18
KP		 1040
1041 /*
1042 * If the panel wasn't on, delay before accessing aux channel
1043 */
1044 if (!ironlake_edp_have_panel_power(intel_dp)) {
bd943159 1045 DRM_DEBUG_KMS("eDP was not running\n");
f01eca2e 1046 msleep(intel_dp->panel_power_up_delay);
f01eca2e 1047 }
5d613501
JB		 1048}
1049
bd943159 1050static void ironlake_panel_vdd_off_sync(struct intel_dp *intel_dp)
5d613501
JB		 1051{
1052 struct drm_device *dev = intel_dp->base.base.dev;
1053 struct drm_i915_private *dev_priv = dev->dev_private;
1054 u32 pp;
1055
bd943159 1056 if (!intel_dp->want_panel_vdd && ironlake_edp_have_panel_vdd(intel_dp)) {
832dd3c1 1057 pp = ironlake_get_pp_control(dev_priv);
bd943159
KP		 1058 pp &= ~EDP_FORCE_VDD;
1059 I915_WRITE(PCH_PP_CONTROL, pp);
1060 POSTING_READ(PCH_PP_CONTROL);
1061
1062 /* Make sure sequencer is idle before allowing subsequent activity */
1063 DRM_DEBUG_KMS("PCH_PP_STATUS: 0x%08x PCH_PP_CONTROL: 0x%08x\n",
1064 I915_READ(PCH_PP_STATUS), I915_READ(PCH_PP_CONTROL));
99ea7127
KP		 1065
1066 msleep(intel_dp->panel_power_down_delay);
bd943159
KP		 1067 }
1068}
5d613501 1069
bd943159
KP		 1070static void ironlake_panel_vdd_work(struct work_struct *__work)
1071{
1072 struct intel_dp *intel_dp = container_of(to_delayed_work(__work),
1073 struct intel_dp, panel_vdd_work);
1074 struct drm_device *dev = intel_dp->base.base.dev;
1075
627f7675 1076 mutex_lock(&dev->mode_config.mutex);
bd943159 1077 ironlake_panel_vdd_off_sync(intel_dp);
627f7675 1078 mutex_unlock(&dev->mode_config.mutex);
bd943159
KP		 1079}
1080
1081static void ironlake_edp_panel_vdd_off(struct intel_dp *intel_dp, bool sync)
1082{
97af61f5
KP		 1083 if (!is_edp(intel_dp))
1084 return;
5d613501 1085
bd943159
KP		 1086 DRM_DEBUG_KMS("Turn eDP VDD off %d\n", intel_dp->want_panel_vdd);
1087 WARN(!intel_dp->want_panel_vdd, "eDP VDD not forced on");
f2e8b18a 1088
bd943159
KP		 1089 intel_dp->want_panel_vdd = false;
1090
1091 if (sync) {
1092 ironlake_panel_vdd_off_sync(intel_dp);
1093 } else {
1094 /*
1095 * Queue the timer to fire a long
1096 * time from now (relative to the power down delay)
1097 * to keep the panel power up across a sequence of operations
1098 */
1099 schedule_delayed_work(&intel_dp->panel_vdd_work,
1100 msecs_to_jiffies(intel_dp->panel_power_cycle_delay * 5));
1101 }
5d613501
JB		 1102}
1103
86a3073e 1104static void ironlake_edp_panel_on(struct intel_dp *intel_dp)
9934c132 1105{
01cb9ea6 1106 struct drm_device *dev = intel_dp->base.base.dev;
9934c132 1107 struct drm_i915_private *dev_priv = dev->dev_private;
99ea7127 1108 u32 pp;
9934c132 1109
97af61f5 1110 if (!is_edp(intel_dp))
bd943159 1111 return;
99ea7127
KP		 1112
1113 DRM_DEBUG_KMS("Turn eDP power on\n");
1114
1115 if (ironlake_edp_have_panel_power(intel_dp)) {
1116 DRM_DEBUG_KMS("eDP power already on\n");
7d639f35 1117 return;
99ea7127 1118 }
9934c132 1119
99ea7127 1120 ironlake_wait_panel_power_cycle(intel_dp);
37c6c9b0 1121
99ea7127 1122 pp = ironlake_get_pp_control(dev_priv);
05ce1a49
KP		 1123 if (IS_GEN5(dev)) {
1124 /* ILK workaround: disable reset around power sequence */
1125 pp &= ~PANEL_POWER_RESET;
1126 I915_WRITE(PCH_PP_CONTROL, pp);
1127 POSTING_READ(PCH_PP_CONTROL);
1128 }
37c6c9b0 1129
1c0ae80a 1130 pp |= POWER_TARGET_ON;
99ea7127
KP		 1131 if (!IS_GEN5(dev))
1132 pp |= PANEL_POWER_RESET;
1133
9934c132 1134 I915_WRITE(PCH_PP_CONTROL, pp);
01cb9ea6 1135 POSTING_READ(PCH_PP_CONTROL);
9934c132 1136
99ea7127 1137 ironlake_wait_panel_on(intel_dp);
9934c132 1138
05ce1a49
KP		 1139 if (IS_GEN5(dev)) {
1140 pp |= PANEL_POWER_RESET; /* restore panel reset bit */
1141 I915_WRITE(PCH_PP_CONTROL, pp);
1142 POSTING_READ(PCH_PP_CONTROL);
1143 }
9934c132
JB		 1144}
1145
99ea7127 1146static void ironlake_edp_panel_off(struct intel_dp *intel_dp)
9934c132 1147{
99ea7127 1148 struct drm_device *dev = intel_dp->base.base.dev;
9934c132 1149 struct drm_i915_private *dev_priv = dev->dev_private;
99ea7127 1150 u32 pp;
9934c132 1151
97af61f5
KP		 1152 if (!is_edp(intel_dp))
1153 return;
37c6c9b0 1154
99ea7127 1155 DRM_DEBUG_KMS("Turn eDP power off\n");
37c6c9b0 1156
99ea7127 1157 WARN(intel_dp->want_panel_vdd, "Cannot turn power off while VDD is on\n");
17038de5 1158 ironlake_panel_vdd_off_sync(intel_dp); /* finish any pending work */
37c6c9b0 1159
99ea7127
KP		 1160 pp = ironlake_get_pp_control(dev_priv);
1161 pp &= ~(POWER_TARGET_ON | EDP_FORCE_VDD | PANEL_POWER_RESET | EDP_BLC_ENABLE);
1162 I915_WRITE(PCH_PP_CONTROL, pp);
1163 POSTING_READ(PCH_PP_CONTROL);
9934c132 1164
99ea7127 1165 ironlake_wait_panel_off(intel_dp);
9934c132
JB		 1166}
1167
86a3073e 1168static void ironlake_edp_backlight_on(struct intel_dp *intel_dp)
32f9d658 1169{
f01eca2e 1170 struct drm_device *dev = intel_dp->base.base.dev;
32f9d658
ZW		 1171 struct drm_i915_private *dev_priv = dev->dev_private;
1172 u32 pp;
1173
f01eca2e
KP		 1174 if (!is_edp(intel_dp))
1175 return;
1176
28c97730 1177 DRM_DEBUG_KMS("\n");
01cb9ea6
JB		 1178 /*
1179 * If we enable the backlight right away following a panel power
1180 * on, we may see slight flicker as the panel syncs with the eDP
1181 * link. So delay a bit to make sure the image is solid before
1182 * allowing it to appear.
1183 */
f01eca2e 1184 msleep(intel_dp->backlight_on_delay);
832dd3c1 1185 pp = ironlake_get_pp_control(dev_priv);
32f9d658
ZW		 1186 pp |= EDP_BLC_ENABLE;
1187 I915_WRITE(PCH_PP_CONTROL, pp);
f01eca2e 1188 POSTING_READ(PCH_PP_CONTROL);
32f9d658
ZW		 1189}
1190
86a3073e 1191static void ironlake_edp_backlight_off(struct intel_dp *intel_dp)
32f9d658 1192{
f01eca2e 1193 struct drm_device *dev = intel_dp->base.base.dev;
32f9d658
ZW		 1194 struct drm_i915_private *dev_priv = dev->dev_private;
1195 u32 pp;
1196
f01eca2e
KP		 1197 if (!is_edp(intel_dp))
1198 return;
1199
28c97730 1200 DRM_DEBUG_KMS("\n");
832dd3c1 1201 pp = ironlake_get_pp_control(dev_priv);
32f9d658
ZW		 1202 pp &= ~EDP_BLC_ENABLE;
1203 I915_WRITE(PCH_PP_CONTROL, pp);
f01eca2e
KP		 1204 POSTING_READ(PCH_PP_CONTROL);
1205 msleep(intel_dp->backlight_off_delay);
32f9d658 1206}
a4fc5ed6 1207
d240f20f
JB		 1208static void ironlake_edp_pll_on(struct drm_encoder *encoder)
1209{
1210 struct drm_device *dev = encoder->dev;
1211 struct drm_i915_private *dev_priv = dev->dev_private;
1212 u32 dpa_ctl;
1213
1214 DRM_DEBUG_KMS("\n");
1215 dpa_ctl = I915_READ(DP_A);
298b0b39 1216 dpa_ctl |= DP_PLL_ENABLE;
d240f20f 1217 I915_WRITE(DP_A, dpa_ctl);
298b0b39
JB		 1218 POSTING_READ(DP_A);
1219 udelay(200);
d240f20f
JB		 1220}
1221
1222static void ironlake_edp_pll_off(struct drm_encoder *encoder)
1223{
1224 struct drm_device *dev = encoder->dev;
1225 struct drm_i915_private *dev_priv = dev->dev_private;
1226 u32 dpa_ctl;
1227
1228 dpa_ctl = I915_READ(DP_A);
298b0b39 1229 dpa_ctl &= ~DP_PLL_ENABLE;
d240f20f 1230 I915_WRITE(DP_A, dpa_ctl);
1af5fa1b 1231 POSTING_READ(DP_A);
d240f20f
JB		 1232 udelay(200);
1233}
1234
c7ad3810
JB		 1235/* If the sink supports it, try to set the power state appropriately */
1236static void intel_dp_sink_dpms(struct intel_dp *intel_dp, int mode)
1237{
1238 int ret, i;
1239
1240 /* Should have a valid DPCD by this point */
1241 if (intel_dp->dpcd[DP_DPCD_REV] < 0x11)
1242 return;
1243
1244 if (mode != DRM_MODE_DPMS_ON) {
1245 ret = intel_dp_aux_native_write_1(intel_dp, DP_SET_POWER,
1246 DP_SET_POWER_D3);
1247 if (ret != 1)
1248 DRM_DEBUG_DRIVER("failed to write sink power state\n");
1249 } else {
1250 /*
1251 * When turning on, we need to retry for 1ms to give the sink
1252 * time to wake up.
1253 */
1254 for (i = 0; i < 3; i++) {
1255 ret = intel_dp_aux_native_write_1(intel_dp,
1256 DP_SET_POWER,
1257 DP_SET_POWER_D0);
1258 if (ret == 1)
1259 break;
1260 msleep(1);
1261 }
1262 }
1263}
1264
d240f20f
JB		 1265static void intel_dp_prepare(struct drm_encoder *encoder)
1266{
1267 struct intel_dp *intel_dp = enc_to_intel_dp(encoder);
d240f20f 1268
21264c63
KP		 1269 ironlake_edp_backlight_off(intel_dp);
1270 ironlake_edp_panel_off(intel_dp);
1271
c7ad3810 1272 /* Wake up the sink first */
f58ff854 1273 ironlake_edp_panel_vdd_on(intel_dp);
c7ad3810 1274 intel_dp_sink_dpms(intel_dp, DRM_MODE_DPMS_ON);
21264c63 1275 intel_dp_link_down(intel_dp);
bd943159 1276 ironlake_edp_panel_vdd_off(intel_dp, false);
c7ad3810 1277
f01eca2e
KP		 1278 /* Make sure the panel is off before trying to
1279 * change the mode
1280 */
d240f20f
JB		 1281}
1282
1283static void intel_dp_commit(struct drm_encoder *encoder)
1284{
1285 struct intel_dp *intel_dp = enc_to_intel_dp(encoder);
d4270e57
JB		 1286 struct drm_device *dev = encoder->dev;
1287 struct intel_crtc *intel_crtc = to_intel_crtc(intel_dp->base.base.crtc);
5d613501 1288
97af61f5 1289 ironlake_edp_panel_vdd_on(intel_dp);
f01eca2e 1290 intel_dp_sink_dpms(intel_dp, DRM_MODE_DPMS_ON);
33a34e4e 1291 intel_dp_start_link_train(intel_dp);
97af61f5 1292 ironlake_edp_panel_on(intel_dp);
bd943159 1293 ironlake_edp_panel_vdd_off(intel_dp, true);
33a34e4e 1294 intel_dp_complete_link_train(intel_dp);
f01eca2e 1295 ironlake_edp_backlight_on(intel_dp);
d2b996ac
KP		 1296
1297 intel_dp->dpms_mode = DRM_MODE_DPMS_ON;
d4270e57
JB		 1298
1299 if (HAS_PCH_CPT(dev))
1300 intel_cpt_verify_modeset(dev, intel_crtc->pipe);
d240f20f
JB		 1301}
1302
a4fc5ed6
KP		 1303static void
1304intel_dp_dpms(struct drm_encoder *encoder, int mode)
1305{
ea5b213a 1306 struct intel_dp *intel_dp = enc_to_intel_dp(encoder);
55f78c43 1307 struct drm_device *dev = encoder->dev;
a4fc5ed6 1308 struct drm_i915_private *dev_priv = dev->dev_private;
ea5b213a 1309 uint32_t dp_reg = I915_READ(intel_dp->output_reg);
a4fc5ed6
KP		 1310
1311 if (mode != DRM_MODE_DPMS_ON) {
21264c63
KP		 1312 ironlake_edp_backlight_off(intel_dp);
1313 ironlake_edp_panel_off(intel_dp);
1314
245e2708 1315 ironlake_edp_panel_vdd_on(intel_dp);
c7ad3810 1316 intel_dp_sink_dpms(intel_dp, mode);
736085bc 1317 intel_dp_link_down(intel_dp);
bd943159 1318 ironlake_edp_panel_vdd_off(intel_dp, false);
21264c63
KP		 1319
1320 if (is_cpu_edp(intel_dp))
1321 ironlake_edp_pll_off(encoder);
a4fc5ed6 1322 } else {
21264c63
KP		 1323 if (is_cpu_edp(intel_dp))
1324 ironlake_edp_pll_on(encoder);
1325
97af61f5 1326 ironlake_edp_panel_vdd_on(intel_dp);
c7ad3810 1327 intel_dp_sink_dpms(intel_dp, mode);
32f9d658 1328 if (!(dp_reg & DP_PORT_EN)) {
01cb9ea6 1329 intel_dp_start_link_train(intel_dp);
97af61f5 1330 ironlake_edp_panel_on(intel_dp);
bd943159 1331 ironlake_edp_panel_vdd_off(intel_dp, true);
33a34e4e 1332 intel_dp_complete_link_train(intel_dp);
bee7eb2d 1333 } else
bd943159
KP		 1334 ironlake_edp_panel_vdd_off(intel_dp, false);
1335 ironlake_edp_backlight_on(intel_dp);
a4fc5ed6 1336 }
d2b996ac 1337 intel_dp->dpms_mode = mode;
a4fc5ed6
KP		 1338}
1339
1340/*
df0c237d
JB		 1341 * Native read with retry for link status and receiver capability reads for
1342 * cases where the sink may still be asleep.
a4fc5ed6
KP		 1343 */
1344static bool
df0c237d
JB		 1345intel_dp_aux_native_read_retry(struct intel_dp *intel_dp, uint16_t address,
1346 uint8_t *recv, int recv_bytes)
a4fc5ed6 1347{
61da5fab
JB		 1348 int ret, i;
1349
df0c237d
JB		 1350 /*
1351 * Sinks are *supposed* to come up within 1ms from an off state,
1352 * but we're also supposed to retry 3 times per the spec.
1353 */
61da5fab 1354 for (i = 0; i < 3; i++) {
df0c237d
JB		 1355 ret = intel_dp_aux_native_read(intel_dp, address, recv,
1356 recv_bytes);
1357 if (ret == recv_bytes)
61da5fab
JB		 1358 return true;
1359 msleep(1);
1360 }
a4fc5ed6 1361
61da5fab 1362 return false;
a4fc5ed6
KP		 1363}
1364
1365/*
1366 * Fetch AUX CH registers 0x202 - 0x207 which contain
1367 * link status information
1368 */
1369static bool
93f62dad 1370intel_dp_get_link_status(struct intel_dp *intel_dp, uint8_t link_status[DP_LINK_STATUS_SIZE])
a4fc5ed6 1371{
df0c237d
JB		 1372 return intel_dp_aux_native_read_retry(intel_dp,
1373 DP_LANE0_1_STATUS,
93f62dad 1374 link_status,
df0c237d 1375 DP_LINK_STATUS_SIZE);
a4fc5ed6
KP		 1376}
1377
1378static uint8_t
1379intel_dp_link_status(uint8_t link_status[DP_LINK_STATUS_SIZE],
1380 int r)
1381{
1382 return link_status[r - DP_LANE0_1_STATUS];
1383}
1384
a4fc5ed6 1385static uint8_t
93f62dad 1386intel_get_adjust_request_voltage(uint8_t adjust_request[2],
a4fc5ed6
KP		 1387 int lane)
1388{
a4fc5ed6
KP		 1389 int s = ((lane & 1) ?
1390 DP_ADJUST_VOLTAGE_SWING_LANE1_SHIFT :
1391 DP_ADJUST_VOLTAGE_SWING_LANE0_SHIFT);
93f62dad 1392 uint8_t l = adjust_request[lane>>1];
a4fc5ed6
KP		 1393
1394 return ((l >> s) & 3) << DP_TRAIN_VOLTAGE_SWING_SHIFT;
1395}
1396
1397static uint8_t
93f62dad 1398intel_get_adjust_request_pre_emphasis(uint8_t adjust_request[2],
a4fc5ed6
KP		 1399 int lane)
1400{
a4fc5ed6
KP		 1401 int s = ((lane & 1) ?
1402 DP_ADJUST_PRE_EMPHASIS_LANE1_SHIFT :
1403 DP_ADJUST_PRE_EMPHASIS_LANE0_SHIFT);
93f62dad 1404 uint8_t l = adjust_request[lane>>1];
a4fc5ed6
KP		 1405
1406 return ((l >> s) & 3) << DP_TRAIN_PRE_EMPHASIS_SHIFT;
1407}
1408
1409
1410#if 0
1411static char *voltage_names[] = {
1412 "0.4V", "0.6V", "0.8V", "1.2V"
1413};
1414static char *pre_emph_names[] = {
1415 "0dB", "3.5dB", "6dB", "9.5dB"
1416};
1417static char *link_train_names[] = {
1418 "pattern 1", "pattern 2", "idle", "off"
1419};
1420#endif
1421
1422/*
1423 * These are source-specific values; current Intel hardware supports
1424 * a maximum voltage of 800mV and a maximum pre-emphasis of 6dB
1425 */
a4fc5ed6
KP		 1426
1427static uint8_t
1a2eb460 1428intel_dp_voltage_max(struct intel_dp *intel_dp)
a4fc5ed6 1429{
1a2eb460
KP		 1430 struct drm_device *dev = intel_dp->base.base.dev;
1431
1432 if (IS_GEN7(dev) && is_cpu_edp(intel_dp))
1433 return DP_TRAIN_VOLTAGE_SWING_800;
1434 else if (HAS_PCH_CPT(dev) && !is_cpu_edp(intel_dp))
1435 return DP_TRAIN_VOLTAGE_SWING_1200;
1436 else
1437 return DP_TRAIN_VOLTAGE_SWING_800;
1438}
1439
1440static uint8_t
1441intel_dp_pre_emphasis_max(struct intel_dp *intel_dp, uint8_t voltage_swing)
1442{
1443 struct drm_device *dev = intel_dp->base.base.dev;
1444
1445 if (IS_GEN7(dev) && is_cpu_edp(intel_dp)) {
1446 switch (voltage_swing & DP_TRAIN_VOLTAGE_SWING_MASK) {
1447 case DP_TRAIN_VOLTAGE_SWING_400:
1448 return DP_TRAIN_PRE_EMPHASIS_6;
1449 case DP_TRAIN_VOLTAGE_SWING_600:
1450 case DP_TRAIN_VOLTAGE_SWING_800:
1451 return DP_TRAIN_PRE_EMPHASIS_3_5;
1452 default:
1453 return DP_TRAIN_PRE_EMPHASIS_0;
1454 }
1455 } else {
1456 switch (voltage_swing & DP_TRAIN_VOLTAGE_SWING_MASK) {
1457 case DP_TRAIN_VOLTAGE_SWING_400:
1458 return DP_TRAIN_PRE_EMPHASIS_6;
1459 case DP_TRAIN_VOLTAGE_SWING_600:
1460 return DP_TRAIN_PRE_EMPHASIS_6;
1461 case DP_TRAIN_VOLTAGE_SWING_800:
1462 return DP_TRAIN_PRE_EMPHASIS_3_5;
1463 case DP_TRAIN_VOLTAGE_SWING_1200:
1464 default:
1465 return DP_TRAIN_PRE_EMPHASIS_0;
1466 }
a4fc5ed6
KP		 1467 }
1468}
1469
1470static void
93f62dad 1471intel_get_adjust_train(struct intel_dp *intel_dp, uint8_t link_status[DP_LINK_STATUS_SIZE])
a4fc5ed6
KP		 1472{
1473 uint8_t v = 0;
1474 uint8_t p = 0;
1475 int lane;
93f62dad 1476 uint8_t *adjust_request = link_status + (DP_ADJUST_REQUEST_LANE0_1 - DP_LANE0_1_STATUS);
1a2eb460
KP		 1477 uint8_t voltage_max;
1478 uint8_t preemph_max;
a4fc5ed6 1479
33a34e4e 1480 for (lane = 0; lane < intel_dp->lane_count; lane++) {
93f62dad
KP		 1481 uint8_t this_v = intel_get_adjust_request_voltage(adjust_request, lane);
1482 uint8_t this_p = intel_get_adjust_request_pre_emphasis(adjust_request, lane);
a4fc5ed6
KP		 1483
1484 if (this_v > v)
1485 v = this_v;
1486 if (this_p > p)
1487 p = this_p;
1488 }
1489
1a2eb460 1490 voltage_max = intel_dp_voltage_max(intel_dp);
417e822d
KP		 1491 if (v >= voltage_max)
1492 v = voltage_max | DP_TRAIN_MAX_SWING_REACHED;
a4fc5ed6 1493
1a2eb460
KP		 1494 preemph_max = intel_dp_pre_emphasis_max(intel_dp, v);
1495 if (p >= preemph_max)
1496 p = preemph_max | DP_TRAIN_MAX_PRE_EMPHASIS_REACHED;
a4fc5ed6
KP		 1497
1498 for (lane = 0; lane < 4; lane++)
33a34e4e 1499 intel_dp->train_set[lane] = v | p;
a4fc5ed6
KP		 1500}
1501
1502static uint32_t
93f62dad 1503intel_dp_signal_levels(uint8_t train_set)
a4fc5ed6 1504{
3cf2efb1 1505 uint32_t signal_levels = 0;
a4fc5ed6 1506
3cf2efb1 1507 switch (train_set & DP_TRAIN_VOLTAGE_SWING_MASK) {
a4fc5ed6
KP		 1508 case DP_TRAIN_VOLTAGE_SWING_400:
1509 default:
1510 signal_levels |= DP_VOLTAGE_0_4;
1511 break;
1512 case DP_TRAIN_VOLTAGE_SWING_600:
1513 signal_levels |= DP_VOLTAGE_0_6;
1514 break;
1515 case DP_TRAIN_VOLTAGE_SWING_800:
1516 signal_levels |= DP_VOLTAGE_0_8;
1517 break;
1518 case DP_TRAIN_VOLTAGE_SWING_1200:
1519 signal_levels |= DP_VOLTAGE_1_2;
1520 break;
1521 }
3cf2efb1 1522 switch (train_set & DP_TRAIN_PRE_EMPHASIS_MASK) {
a4fc5ed6
KP		 1523 case DP_TRAIN_PRE_EMPHASIS_0:
1524 default:
1525 signal_levels |= DP_PRE_EMPHASIS_0;
1526 break;
1527 case DP_TRAIN_PRE_EMPHASIS_3_5:
1528 signal_levels |= DP_PRE_EMPHASIS_3_5;
1529 break;
1530 case DP_TRAIN_PRE_EMPHASIS_6:
1531 signal_levels |= DP_PRE_EMPHASIS_6;
1532 break;
1533 case DP_TRAIN_PRE_EMPHASIS_9_5:
1534 signal_levels |= DP_PRE_EMPHASIS_9_5;
1535 break;
1536 }
1537 return signal_levels;
1538}
1539
e3421a18
ZW		 1540/* Gen6's DP voltage swing and pre-emphasis control */
1541static uint32_t
1542intel_gen6_edp_signal_levels(uint8_t train_set)
1543{
3c5a62b5
YL		 1544 int signal_levels = train_set & (DP_TRAIN_VOLTAGE_SWING_MASK |
1545 DP_TRAIN_PRE_EMPHASIS_MASK);
1546 switch (signal_levels) {
e3421a18 1547 case DP_TRAIN_VOLTAGE_SWING_400 | DP_TRAIN_PRE_EMPHASIS_0:
3c5a62b5
YL		 1548 case DP_TRAIN_VOLTAGE_SWING_600 | DP_TRAIN_PRE_EMPHASIS_0:
1549 return EDP_LINK_TRAIN_400_600MV_0DB_SNB_B;
1550 case DP_TRAIN_VOLTAGE_SWING_400 | DP_TRAIN_PRE_EMPHASIS_3_5:
1551 return EDP_LINK_TRAIN_400MV_3_5DB_SNB_B;
e3421a18 1552 case DP_TRAIN_VOLTAGE_SWING_400 | DP_TRAIN_PRE_EMPHASIS_6:
3c5a62b5
YL		 1553 case DP_TRAIN_VOLTAGE_SWING_600 | DP_TRAIN_PRE_EMPHASIS_6:
1554 return EDP_LINK_TRAIN_400_600MV_6DB_SNB_B;
e3421a18 1555 case DP_TRAIN_VOLTAGE_SWING_600 | DP_TRAIN_PRE_EMPHASIS_3_5:
3c5a62b5
YL		 1556 case DP_TRAIN_VOLTAGE_SWING_800 | DP_TRAIN_PRE_EMPHASIS_3_5:
1557 return EDP_LINK_TRAIN_600_800MV_3_5DB_SNB_B;
e3421a18 1558 case DP_TRAIN_VOLTAGE_SWING_800 | DP_TRAIN_PRE_EMPHASIS_0:
3c5a62b5
YL		 1559 case DP_TRAIN_VOLTAGE_SWING_1200 | DP_TRAIN_PRE_EMPHASIS_0:
1560 return EDP_LINK_TRAIN_800_1200MV_0DB_SNB_B;
e3421a18 1561 default:
3c5a62b5
YL		 1562 DRM_DEBUG_KMS("Unsupported voltage swing/pre-emphasis level:"
1563 "0x%x\n", signal_levels);
1564 return EDP_LINK_TRAIN_400_600MV_0DB_SNB_B;
e3421a18
ZW		 1565 }
1566}
1567
1a2eb460
KP		 1568/* Gen7's DP voltage swing and pre-emphasis control */
1569static uint32_t
1570intel_gen7_edp_signal_levels(uint8_t train_set)
1571{
1572 int signal_levels = train_set & (DP_TRAIN_VOLTAGE_SWING_MASK |
1573 DP_TRAIN_PRE_EMPHASIS_MASK);
1574 switch (signal_levels) {
1575 case DP_TRAIN_VOLTAGE_SWING_400 | DP_TRAIN_PRE_EMPHASIS_0:
1576 return EDP_LINK_TRAIN_400MV_0DB_IVB;
1577 case DP_TRAIN_VOLTAGE_SWING_400 | DP_TRAIN_PRE_EMPHASIS_3_5:
1578 return EDP_LINK_TRAIN_400MV_3_5DB_IVB;
1579 case DP_TRAIN_VOLTAGE_SWING_400 | DP_TRAIN_PRE_EMPHASIS_6:
1580 return EDP_LINK_TRAIN_400MV_6DB_IVB;
1581
1582 case DP_TRAIN_VOLTAGE_SWING_600 | DP_TRAIN_PRE_EMPHASIS_0:
1583 return EDP_LINK_TRAIN_600MV_0DB_IVB;
1584 case DP_TRAIN_VOLTAGE_SWING_600 | DP_TRAIN_PRE_EMPHASIS_3_5:
1585 return EDP_LINK_TRAIN_600MV_3_5DB_IVB;
1586
1587 case DP_TRAIN_VOLTAGE_SWING_800 | DP_TRAIN_PRE_EMPHASIS_0:
1588 return EDP_LINK_TRAIN_800MV_0DB_IVB;
1589 case DP_TRAIN_VOLTAGE_SWING_800 | DP_TRAIN_PRE_EMPHASIS_3_5:
1590 return EDP_LINK_TRAIN_800MV_3_5DB_IVB;
1591
1592 default:
1593 DRM_DEBUG_KMS("Unsupported voltage swing/pre-emphasis level:"
1594 "0x%x\n", signal_levels);
1595 return EDP_LINK_TRAIN_500MV_0DB_IVB;
1596 }
1597}
1598
a4fc5ed6
KP		 1599static uint8_t
1600intel_get_lane_status(uint8_t link_status[DP_LINK_STATUS_SIZE],
1601 int lane)
1602{
a4fc5ed6 1603 int s = (lane & 1) * 4;
93f62dad 1604 uint8_t l = link_status[lane>>1];
a4fc5ed6
KP		 1605
1606 return (l >> s) & 0xf;
1607}
1608
1609/* Check for clock recovery is done on all channels */
1610static bool
1611intel_clock_recovery_ok(uint8_t link_status[DP_LINK_STATUS_SIZE], int lane_count)
1612{
1613 int lane;
1614 uint8_t lane_status;
1615
1616 for (lane = 0; lane < lane_count; lane++) {
1617 lane_status = intel_get_lane_status(link_status, lane);
1618 if ((lane_status & DP_LANE_CR_DONE) == 0)
1619 return false;
1620 }
1621 return true;
1622}
1623
1624/* Check to see if channel eq is done on all channels */
1625#define CHANNEL_EQ_BITS (DP_LANE_CR_DONE|\
1626 DP_LANE_CHANNEL_EQ_DONE|\
1627 DP_LANE_SYMBOL_LOCKED)
1628static bool
93f62dad 1629intel_channel_eq_ok(struct intel_dp *intel_dp, uint8_t link_status[DP_LINK_STATUS_SIZE])
a4fc5ed6
KP		 1630{
1631 uint8_t lane_align;
1632 uint8_t lane_status;
1633 int lane;
1634
93f62dad 1635 lane_align = intel_dp_link_status(link_status,
a4fc5ed6
KP		 1636 DP_LANE_ALIGN_STATUS_UPDATED);
1637 if ((lane_align & DP_INTERLANE_ALIGN_DONE) == 0)
1638 return false;
33a34e4e 1639 for (lane = 0; lane < intel_dp->lane_count; lane++) {
93f62dad 1640 lane_status = intel_get_lane_status(link_status, lane);
a4fc5ed6
KP		 1641 if ((lane_status & CHANNEL_EQ_BITS) != CHANNEL_EQ_BITS)
1642 return false;
1643 }
1644 return true;
1645}
1646
1647static bool
ea5b213a 1648intel_dp_set_link_train(struct intel_dp *intel_dp,
a4fc5ed6 1649 uint32_t dp_reg_value,
58e10eb9 1650 uint8_t dp_train_pat)
a4fc5ed6 1651{
4ef69c7a 1652 struct drm_device *dev = intel_dp->base.base.dev;
a4fc5ed6 1653 struct drm_i915_private *dev_priv = dev->dev_private;
a4fc5ed6
KP		 1654 int ret;
1655
ea5b213a
CW		 1656 I915_WRITE(intel_dp->output_reg, dp_reg_value);
1657 POSTING_READ(intel_dp->output_reg);
a4fc5ed6 1658
ea5b213a 1659 intel_dp_aux_native_write_1(intel_dp,
a4fc5ed6
KP		 1660 DP_TRAINING_PATTERN_SET,
1661 dp_train_pat);
1662
ea5b213a 1663 ret = intel_dp_aux_native_write(intel_dp,
58e10eb9 1664 DP_TRAINING_LANE0_SET,
b34f1f09
KP		 1665 intel_dp->train_set,
1666 intel_dp->lane_count);
1667 if (ret != intel_dp->lane_count)
a4fc5ed6
KP		 1668 return false;
1669
1670 return true;
1671}
1672
33a34e4e 1673/* Enable corresponding port and start training pattern 1 */
a4fc5ed6 1674static void
33a34e4e 1675intel_dp_start_link_train(struct intel_dp *intel_dp)
a4fc5ed6 1676{
4ef69c7a 1677 struct drm_device *dev = intel_dp->base.base.dev;
a4fc5ed6 1678 struct drm_i915_private *dev_priv = dev->dev_private;
58e10eb9 1679 struct intel_crtc *intel_crtc = to_intel_crtc(intel_dp->base.base.crtc);
a4fc5ed6
KP		 1680 int i;
1681 uint8_t voltage;
1682 bool clock_recovery = false;
cdb0e95b 1683 int voltage_tries, loop_tries;
e3421a18 1684 u32 reg;
ea5b213a 1685 uint32_t DP = intel_dp->DP;
a4fc5ed6 1686
e8519464
AJ		 1687 /*
1688 * On CPT we have to enable the port in training pattern 1, which
1689 * will happen below in intel_dp_set_link_train. Otherwise, enable
1690 * the port and wait for it to become active.
1691 */
1692 if (!HAS_PCH_CPT(dev)) {
1693 I915_WRITE(intel_dp->output_reg, intel_dp->DP);
1694 POSTING_READ(intel_dp->output_reg);
1695 intel_wait_for_vblank(dev, intel_crtc->pipe);
1696 }
a4fc5ed6 1697
3cf2efb1
CW		 1698 /* Write the link configuration data */
1699 intel_dp_aux_native_write(intel_dp, DP_LINK_BW_SET,
1700 intel_dp->link_configuration,
1701 DP_LINK_CONFIGURATION_SIZE);
a4fc5ed6
KP		 1702
1703 DP |= DP_PORT_EN;
1a2eb460
KP		 1704
1705 if (HAS_PCH_CPT(dev) && (IS_GEN7(dev) || !is_cpu_edp(intel_dp)))
e3421a18
ZW		 1706 DP &= ~DP_LINK_TRAIN_MASK_CPT;
1707 else
1708 DP &= ~DP_LINK_TRAIN_MASK;
33a34e4e 1709 memset(intel_dp->train_set, 0, 4);
a4fc5ed6 1710 voltage = 0xff;
cdb0e95b
KP		 1711 voltage_tries = 0;
1712 loop_tries = 0;
a4fc5ed6
KP		 1713 clock_recovery = false;
1714 for (;;) {
33a34e4e 1715 /* Use intel_dp->train_set[0] to set the voltage and pre emphasis values */
93f62dad 1716 uint8_t link_status[DP_LINK_STATUS_SIZE];
e3421a18 1717 uint32_t signal_levels;
417e822d 1718
1a2eb460
KP		 1719
1720 if (IS_GEN7(dev) && is_cpu_edp(intel_dp)) {
1721 signal_levels = intel_gen7_edp_signal_levels(intel_dp->train_set[0]);
1722 DP = (DP & ~EDP_LINK_TRAIN_VOL_EMP_MASK_IVB) | signal_levels;
1723 } else if (IS_GEN6(dev) && is_cpu_edp(intel_dp)) {
33a34e4e 1724 signal_levels = intel_gen6_edp_signal_levels(intel_dp->train_set[0]);
e3421a18
ZW		 1725 DP = (DP & ~EDP_LINK_TRAIN_VOL_EMP_MASK_SNB) | signal_levels;
1726 } else {
93f62dad
KP		 1727 signal_levels = intel_dp_signal_levels(intel_dp->train_set[0]);
1728 DRM_DEBUG_KMS("training pattern 1 signal levels %08x\n", signal_levels);
e3421a18
ZW		 1729 DP = (DP & ~(DP_VOLTAGE_MASK|DP_PRE_EMPHASIS_MASK)) | signal_levels;
1730 }
a4fc5ed6 1731
1a2eb460 1732 if (HAS_PCH_CPT(dev) && (IS_GEN7(dev) || !is_cpu_edp(intel_dp)))
e3421a18
ZW		 1733 reg = DP | DP_LINK_TRAIN_PAT_1_CPT;
1734 else
1735 reg = DP | DP_LINK_TRAIN_PAT_1;
1736
ea5b213a 1737 if (!intel_dp_set_link_train(intel_dp, reg,
81055854
AJ		 1738 DP_TRAINING_PATTERN_1 |
1739 DP_LINK_SCRAMBLING_DISABLE))
a4fc5ed6 1740 break;
a4fc5ed6
KP		 1741 /* Set training pattern 1 */
1742
3cf2efb1 1743 udelay(100);
93f62dad
KP		 1744 if (!intel_dp_get_link_status(intel_dp, link_status)) {
1745 DRM_ERROR("failed to get link status\n");
a4fc5ed6 1746 break;
93f62dad 1747 }
a4fc5ed6 1748
93f62dad
KP		 1749 if (intel_clock_recovery_ok(link_status, intel_dp->lane_count)) {
1750 DRM_DEBUG_KMS("clock recovery OK\n");
3cf2efb1
CW		 1751 clock_recovery = true;
1752 break;
1753 }
1754
1755 /* Check to see if we've tried the max voltage */
1756 for (i = 0; i < intel_dp->lane_count; i++)
1757 if ((intel_dp->train_set[i] & DP_TRAIN_MAX_SWING_REACHED) == 0)
a4fc5ed6 1758 break;
cdb0e95b
KP		 1759 if (i == intel_dp->lane_count) {
1760 ++loop_tries;
1761 if (loop_tries == 5) {
1762 DRM_DEBUG_KMS("too many full retries, give up\n");
1763 break;
1764 }
1765 memset(intel_dp->train_set, 0, 4);
1766 voltage_tries = 0;
1767 continue;
1768 }
a4fc5ed6 1769
3cf2efb1
CW		 1770 /* Check to see if we've tried the same voltage 5 times */
1771 if ((intel_dp->train_set[0] & DP_TRAIN_VOLTAGE_SWING_MASK) == voltage) {
cdb0e95b
KP		 1772 ++voltage_tries;
1773 if (voltage_tries == 5) {
1774 DRM_DEBUG_KMS("too many voltage retries, give up\n");
a4fc5ed6 1775 break;
cdb0e95b 1776 }
3cf2efb1 1777 } else
cdb0e95b 1778 voltage_tries = 0;
3cf2efb1 1779 voltage = intel_dp->train_set[0] & DP_TRAIN_VOLTAGE_SWING_MASK;
a4fc5ed6 1780
3cf2efb1 1781 /* Compute new intel_dp->train_set as requested by target */
93f62dad 1782 intel_get_adjust_train(intel_dp, link_status);
a4fc5ed6
KP		 1783 }
1784
33a34e4e
JB		 1785 intel_dp->DP = DP;
1786}
1787
1788static void
1789intel_dp_complete_link_train(struct intel_dp *intel_dp)
1790{
4ef69c7a 1791 struct drm_device *dev = intel_dp->base.base.dev;
33a34e4e
JB		 1792 struct drm_i915_private *dev_priv = dev->dev_private;
1793 bool channel_eq = false;
37f80975 1794 int tries, cr_tries;
33a34e4e
JB		 1795 u32 reg;
1796 uint32_t DP = intel_dp->DP;
1797
a4fc5ed6
KP		 1798 /* channel equalization */
1799 tries = 0;
37f80975 1800 cr_tries = 0;
a4fc5ed6
KP		 1801 channel_eq = false;
1802 for (;;) {
33a34e4e 1803 /* Use intel_dp->train_set[0] to set the voltage and pre emphasis values */
e3421a18 1804 uint32_t signal_levels;
93f62dad 1805 uint8_t link_status[DP_LINK_STATUS_SIZE];
e3421a18 1806
37f80975
JB		 1807 if (cr_tries > 5) {
1808 DRM_ERROR("failed to train DP, aborting\n");
1809 intel_dp_link_down(intel_dp);
1810 break;
1811 }
1812
1a2eb460
KP		 1813 if (IS_GEN7(dev) && is_cpu_edp(intel_dp)) {
1814 signal_levels = intel_gen7_edp_signal_levels(intel_dp->train_set[0]);
1815 DP = (DP & ~EDP_LINK_TRAIN_VOL_EMP_MASK_IVB) | signal_levels;
1816 } else if (IS_GEN6(dev) && is_cpu_edp(intel_dp)) {
33a34e4e 1817 signal_levels = intel_gen6_edp_signal_levels(intel_dp->train_set[0]);
e3421a18
ZW		 1818 DP = (DP & ~EDP_LINK_TRAIN_VOL_EMP_MASK_SNB) | signal_levels;
1819 } else {
93f62dad 1820 signal_levels = intel_dp_signal_levels(intel_dp->train_set[0]);
e3421a18
ZW		 1821 DP = (DP & ~(DP_VOLTAGE_MASK|DP_PRE_EMPHASIS_MASK)) | signal_levels;
1822 }
1823
1a2eb460 1824 if (HAS_PCH_CPT(dev) && (IS_GEN7(dev) || !is_cpu_edp(intel_dp)))
e3421a18
ZW		 1825 reg = DP | DP_LINK_TRAIN_PAT_2_CPT;
1826 else
1827 reg = DP | DP_LINK_TRAIN_PAT_2;
a4fc5ed6
KP		 1828
1829 /* channel eq pattern */
ea5b213a 1830 if (!intel_dp_set_link_train(intel_dp, reg,
81055854
AJ		 1831 DP_TRAINING_PATTERN_2 |
1832 DP_LINK_SCRAMBLING_DISABLE))
a4fc5ed6
KP		 1833 break;
1834
3cf2efb1 1835 udelay(400);
93f62dad 1836 if (!intel_dp_get_link_status(intel_dp, link_status))
a4fc5ed6 1837 break;
a4fc5ed6 1838
37f80975 1839 /* Make sure clock is still ok */
93f62dad 1840 if (!intel_clock_recovery_ok(link_status, intel_dp->lane_count)) {
37f80975
JB		 1841 intel_dp_start_link_train(intel_dp);
1842 cr_tries++;
1843 continue;
1844 }
1845
93f62dad 1846 if (intel_channel_eq_ok(intel_dp, link_status)) {
3cf2efb1
CW		 1847 channel_eq = true;
1848 break;
1849 }
a4fc5ed6 1850
37f80975
JB		 1851 /* Try 5 times, then try clock recovery if that fails */
1852 if (tries > 5) {
1853 intel_dp_link_down(intel_dp);
1854 intel_dp_start_link_train(intel_dp);
1855 tries = 0;
1856 cr_tries++;
1857 continue;
1858 }
a4fc5ed6 1859
3cf2efb1 1860 /* Compute new intel_dp->train_set as requested by target */
93f62dad 1861 intel_get_adjust_train(intel_dp, link_status);
3cf2efb1 1862 ++tries;
869184a6 1863 }
3cf2efb1 1864
1a2eb460 1865 if (HAS_PCH_CPT(dev) && (IS_GEN7(dev) || !is_cpu_edp(intel_dp)))
e3421a18
ZW		 1866 reg = DP | DP_LINK_TRAIN_OFF_CPT;
1867 else
1868 reg = DP | DP_LINK_TRAIN_OFF;
1869
ea5b213a
CW		 1870 I915_WRITE(intel_dp->output_reg, reg);
1871 POSTING_READ(intel_dp->output_reg);
1872 intel_dp_aux_native_write_1(intel_dp,
a4fc5ed6
KP		 1873 DP_TRAINING_PATTERN_SET, DP_TRAINING_PATTERN_DISABLE);
1874}
1875
1876static void
ea5b213a 1877intel_dp_link_down(struct intel_dp *intel_dp)
a4fc5ed6 1878{
4ef69c7a 1879 struct drm_device *dev = intel_dp->base.base.dev;
a4fc5ed6 1880 struct drm_i915_private *dev_priv = dev->dev_private;
ea5b213a 1881 uint32_t DP = intel_dp->DP;
a4fc5ed6 1882
1b39d6f3
CW		 1883 if ((I915_READ(intel_dp->output_reg) & DP_PORT_EN) == 0)
1884 return;
1885
28c97730 1886 DRM_DEBUG_KMS("\n");
32f9d658 1887
cfcb0fc9 1888 if (is_edp(intel_dp)) {
32f9d658 1889 DP &= ~DP_PLL_ENABLE;
ea5b213a
CW		 1890 I915_WRITE(intel_dp->output_reg, DP);
1891 POSTING_READ(intel_dp->output_reg);
32f9d658
ZW		 1892 udelay(100);
1893 }
1894
1a2eb460 1895 if (HAS_PCH_CPT(dev) && (IS_GEN7(dev) || !is_cpu_edp(intel_dp))) {
e3421a18 1896 DP &= ~DP_LINK_TRAIN_MASK_CPT;
ea5b213a 1897 I915_WRITE(intel_dp->output_reg, DP | DP_LINK_TRAIN_PAT_IDLE_CPT);
e3421a18
ZW		 1898 } else {
1899 DP &= ~DP_LINK_TRAIN_MASK;
ea5b213a 1900 I915_WRITE(intel_dp->output_reg, DP | DP_LINK_TRAIN_PAT_IDLE);
e3421a18 1901 }
fe255d00 1902 POSTING_READ(intel_dp->output_reg);
5eb08b69 1903
fe255d00 1904 msleep(17);
5eb08b69 1905
417e822d 1906 if (is_edp(intel_dp)) {
1a2eb460 1907 if (HAS_PCH_CPT(dev) && (IS_GEN7(dev) || !is_cpu_edp(intel_dp)))
417e822d
KP		 1908 DP |= DP_LINK_TRAIN_OFF_CPT;
1909 else
1910 DP |= DP_LINK_TRAIN_OFF;
1911 }
5bddd17f 1912
1b39d6f3
CW		 1913 if (!HAS_PCH_CPT(dev) &&
1914 I915_READ(intel_dp->output_reg) & DP_PIPEB_SELECT) {
31acbcc4
CW		 1915 struct drm_crtc *crtc = intel_dp->base.base.crtc;
1916
5bddd17f
EA		 1917 /* Hardware workaround: leaving our transcoder select
1918 * set to transcoder B while it's off will prevent the
1919 * corresponding HDMI output on transcoder A.
1920 *
1921 * Combine this with another hardware workaround:
1922 * transcoder select bit can only be cleared while the
1923 * port is enabled.
1924 */
1925 DP &= ~DP_PIPEB_SELECT;
1926 I915_WRITE(intel_dp->output_reg, DP);
1927
1928 /* Changes to enable or select take place the vblank
1929 * after being written.
1930 */
31acbcc4
CW		 1931 if (crtc == NULL) {
1932 /* We can arrive here never having been attached
1933 * to a CRTC, for instance, due to inheriting
1934 * random state from the BIOS.
1935 *
1936 * If the pipe is not running, play safe and
1937 * wait for the clocks to stabilise before
1938 * continuing.
1939 */
1940 POSTING_READ(intel_dp->output_reg);
1941 msleep(50);
1942 } else
1943 intel_wait_for_vblank(dev, to_intel_crtc(crtc)->pipe);
5bddd17f
EA		 1944 }
1945
832afda6 1946 DP &= ~DP_AUDIO_OUTPUT_ENABLE;
ea5b213a
CW		 1947 I915_WRITE(intel_dp->output_reg, DP & ~DP_PORT_EN);
1948 POSTING_READ(intel_dp->output_reg);
f01eca2e 1949 msleep(intel_dp->panel_power_down_delay);
a4fc5ed6
KP		 1950}
1951
26d61aad
KP		 1952static bool
1953intel_dp_get_dpcd(struct intel_dp *intel_dp)
92fd8fd1 1954{
92fd8fd1 1955 if (intel_dp_aux_native_read_retry(intel_dp, 0x000, intel_dp->dpcd,
0206e353 1956 sizeof(intel_dp->dpcd)) &&
92fd8fd1 1957 (intel_dp->dpcd[DP_DPCD_REV] != 0)) {
26d61aad 1958 return true;
92fd8fd1
KP		 1959 }
1960
26d61aad 1961 return false;
92fd8fd1
KP		 1962}
1963
a60f0e38
JB		 1964static bool
1965intel_dp_get_sink_irq(struct intel_dp *intel_dp, u8 *sink_irq_vector)
1966{
1967 int ret;
1968
1969 ret = intel_dp_aux_native_read_retry(intel_dp,
1970 DP_DEVICE_SERVICE_IRQ_VECTOR,
1971 sink_irq_vector, 1);
1972 if (!ret)
1973 return false;
1974
1975 return true;
1976}
1977
1978static void
1979intel_dp_handle_test_request(struct intel_dp *intel_dp)
1980{
1981 /* NAK by default */
1982 intel_dp_aux_native_write_1(intel_dp, DP_TEST_RESPONSE, DP_TEST_ACK);
1983}
1984
a4fc5ed6
KP		 1985/*
1986 * According to DP spec
1987 * 5.1.2:
1988 * 1. Read DPCD
1989 * 2. Configure link according to Receiver Capabilities
1990 * 3. Use Link Training from 2.5.3.3 and 3.5.1.3
1991 * 4. Check link status on receipt of hot-plug interrupt
1992 */
1993
1994static void
ea5b213a 1995intel_dp_check_link_status(struct intel_dp *intel_dp)
a4fc5ed6 1996{
a60f0e38 1997 u8 sink_irq_vector;
93f62dad 1998 u8 link_status[DP_LINK_STATUS_SIZE];
a60f0e38 1999
d2b996ac
KP		 2000 if (intel_dp->dpms_mode != DRM_MODE_DPMS_ON)
2001 return;
59cd09e1 2002
4ef69c7a 2003 if (!intel_dp->base.base.crtc)
a4fc5ed6
KP		 2004 return;
2005
92fd8fd1 2006 /* Try to read receiver status if the link appears to be up */
93f62dad 2007 if (!intel_dp_get_link_status(intel_dp, link_status)) {
ea5b213a 2008 intel_dp_link_down(intel_dp);
a4fc5ed6
KP		 2009 return;
2010 }
2011
92fd8fd1 2012 /* Now read the DPCD to see if it's actually running */
26d61aad 2013 if (!intel_dp_get_dpcd(intel_dp)) {
59cd09e1
JB		 2014 intel_dp_link_down(intel_dp);
2015 return;
2016 }
2017
a60f0e38
JB		 2018 /* Try to read the source of the interrupt */
2019 if (intel_dp->dpcd[DP_DPCD_REV] >= 0x11 &&
2020 intel_dp_get_sink_irq(intel_dp, &sink_irq_vector)) {
2021 /* Clear interrupt source */
2022 intel_dp_aux_native_write_1(intel_dp,
2023 DP_DEVICE_SERVICE_IRQ_VECTOR,
2024 sink_irq_vector);
2025
2026 if (sink_irq_vector & DP_AUTOMATED_TEST_REQUEST)
2027 intel_dp_handle_test_request(intel_dp);
2028 if (sink_irq_vector & (DP_CP_IRQ | DP_SINK_SPECIFIC_IRQ))
2029 DRM_DEBUG_DRIVER("CP or sink specific irq unhandled\n");
2030 }
2031
93f62dad 2032 if (!intel_channel_eq_ok(intel_dp, link_status)) {
92fd8fd1
KP		 2033 DRM_DEBUG_KMS("%s: channel EQ not ok, retraining\n",
2034 drm_get_encoder_name(&intel_dp->base.base));
33a34e4e
JB		 2035 intel_dp_start_link_train(intel_dp);
2036 intel_dp_complete_link_train(intel_dp);
2037 }
a4fc5ed6 2038}
a4fc5ed6 2039
71ba9000 2040static enum drm_connector_status
26d61aad 2041intel_dp_detect_dpcd(struct intel_dp *intel_dp)
71ba9000 2042{
26d61aad
KP		 2043 if (intel_dp_get_dpcd(intel_dp))
2044 return connector_status_connected;
2045 return connector_status_disconnected;
71ba9000
AJ		 2046}
2047
5eb08b69 2048static enum drm_connector_status
a9756bb5 2049ironlake_dp_detect(struct intel_dp *intel_dp)
5eb08b69 2050{
5eb08b69
ZW		 2051 enum drm_connector_status status;
2052
fe16d949
CW		 2053 /* Can't disconnect eDP, but you can close the lid... */
2054 if (is_edp(intel_dp)) {
2055 status = intel_panel_detect(intel_dp->base.base.dev);
2056 if (status == connector_status_unknown)
2057 status = connector_status_connected;
2058 return status;
2059 }
01cb9ea6 2060
26d61aad 2061 return intel_dp_detect_dpcd(intel_dp);
5eb08b69
ZW		 2062}
2063
a4fc5ed6 2064static enum drm_connector_status
a9756bb5 2065g4x_dp_detect(struct intel_dp *intel_dp)
a4fc5ed6 2066{
4ef69c7a 2067 struct drm_device *dev = intel_dp->base.base.dev;
a4fc5ed6 2068 struct drm_i915_private *dev_priv = dev->dev_private;
a9756bb5 2069 uint32_t temp, bit;
5eb08b69 2070
ea5b213a 2071 switch (intel_dp->output_reg) {
a4fc5ed6
KP		 2072 case DP_B:
2073 bit = DPB_HOTPLUG_INT_STATUS;
2074 break;
2075 case DP_C:
2076 bit = DPC_HOTPLUG_INT_STATUS;
2077 break;
2078 case DP_D:
2079 bit = DPD_HOTPLUG_INT_STATUS;
2080 break;
2081 default:
2082 return connector_status_unknown;
2083 }
2084
2085 temp = I915_READ(PORT_HOTPLUG_STAT);
2086
2087 if ((temp & bit) == 0)
2088 return connector_status_disconnected;
2089
26d61aad 2090 return intel_dp_detect_dpcd(intel_dp);
a9756bb5
ZW		 2091}
2092
8c241fef
KP		 2093static struct edid *
2094intel_dp_get_edid(struct drm_connector *connector, struct i2c_adapter *adapter)
2095{
2096 struct intel_dp *intel_dp = intel_attached_dp(connector);
2097 struct edid *edid;
2098
2099 ironlake_edp_panel_vdd_on(intel_dp);
2100 edid = drm_get_edid(connector, adapter);
bd943159 2101 ironlake_edp_panel_vdd_off(intel_dp, false);
8c241fef
KP		 2102 return edid;
2103}
2104
2105static int
2106intel_dp_get_edid_modes(struct drm_connector *connector, struct i2c_adapter *adapter)
2107{
2108 struct intel_dp *intel_dp = intel_attached_dp(connector);
2109 int ret;
2110
2111 ironlake_edp_panel_vdd_on(intel_dp);
2112 ret = intel_ddc_get_modes(connector, adapter);
bd943159 2113 ironlake_edp_panel_vdd_off(intel_dp, false);
8c241fef
KP		 2114 return ret;
2115}
2116
2117
a9756bb5
ZW		 2118/**
2119 * Uses CRT_HOTPLUG_EN and CRT_HOTPLUG_STAT to detect DP connection.
2120 *
2121 * \return true if DP port is connected.
2122 * \return false if DP port is disconnected.
2123 */
2124static enum drm_connector_status
2125intel_dp_detect(struct drm_connector *connector, bool force)
2126{
2127 struct intel_dp *intel_dp = intel_attached_dp(connector);
2128 struct drm_device *dev = intel_dp->base.base.dev;
2129 enum drm_connector_status status;
2130 struct edid *edid = NULL;
2131
2132 intel_dp->has_audio = false;
2133
2134 if (HAS_PCH_SPLIT(dev))
2135 status = ironlake_dp_detect(intel_dp);
2136 else
2137 status = g4x_dp_detect(intel_dp);
1b9be9d0 2138
ac66ae83
AJ		 2139 DRM_DEBUG_KMS("DPCD: %02hx%02hx%02hx%02hx%02hx%02hx%02hx%02hx\n",
2140 intel_dp->dpcd[0], intel_dp->dpcd[1], intel_dp->dpcd[2],
2141 intel_dp->dpcd[3], intel_dp->dpcd[4], intel_dp->dpcd[5],
2142 intel_dp->dpcd[6], intel_dp->dpcd[7]);
1b9be9d0 2143
a9756bb5
ZW		 2144 if (status != connector_status_connected)
2145 return status;
2146
c3e5f67b
DV		 2147 if (intel_dp->force_audio != HDMI_AUDIO_AUTO) {
2148 intel_dp->has_audio = (intel_dp->force_audio == HDMI_AUDIO_ON);
f684960e 2149 } else {
8c241fef 2150 edid = intel_dp_get_edid(connector, &intel_dp->adapter);
f684960e
CW		 2151 if (edid) {
2152 intel_dp->has_audio = drm_detect_monitor_audio(edid);
2153 connector->display_info.raw_edid = NULL;
2154 kfree(edid);
2155 }
a9756bb5
ZW		 2156 }
2157
2158 return connector_status_connected;
a4fc5ed6
KP		 2159}
2160
2161static int intel_dp_get_modes(struct drm_connector *connector)
2162{
df0e9248 2163 struct intel_dp *intel_dp = intel_attached_dp(connector);
4ef69c7a 2164 struct drm_device *dev = intel_dp->base.base.dev;
32f9d658
ZW		 2165 struct drm_i915_private *dev_priv = dev->dev_private;
2166 int ret;
a4fc5ed6
KP		 2167
2168 /* We should parse the EDID data and find out if it has an audio sink
2169 */
2170
8c241fef 2171 ret = intel_dp_get_edid_modes(connector, &intel_dp->adapter);
b9efc480 2172 if (ret) {
d15456de 2173 if (is_edp(intel_dp) && !intel_dp->panel_fixed_mode) {
b9efc480
ZY		 2174 struct drm_display_mode *newmode;
2175 list_for_each_entry(newmode, &connector->probed_modes,
2176 head) {
d15456de
KP		 2177 if ((newmode->type & DRM_MODE_TYPE_PREFERRED)) {
2178 intel_dp->panel_fixed_mode =
b9efc480
ZY		 2179 drm_mode_duplicate(dev, newmode);
2180 break;
2181 }
2182 }
2183 }
32f9d658 2184 return ret;
b9efc480 2185 }
32f9d658
ZW		 2186
2187 /* if eDP has no EDID, try to use fixed panel mode from VBT */
4d926461 2188 if (is_edp(intel_dp)) {
47f0eb22 2189 /* initialize panel mode from VBT if available for eDP */
d15456de
KP		 2190 if (intel_dp->panel_fixed_mode == NULL && dev_priv->lfp_lvds_vbt_mode != NULL) {
2191 intel_dp->panel_fixed_mode =
47f0eb22 2192 drm_mode_duplicate(dev, dev_priv->lfp_lvds_vbt_mode);
d15456de
KP		 2193 if (intel_dp->panel_fixed_mode) {
2194 intel_dp->panel_fixed_mode->type |=
47f0eb22
KP		 2195 DRM_MODE_TYPE_PREFERRED;
2196 }
2197 }
d15456de 2198 if (intel_dp->panel_fixed_mode) {
32f9d658 2199 struct drm_display_mode *mode;
d15456de 2200 mode = drm_mode_duplicate(dev, intel_dp->panel_fixed_mode);
32f9d658
ZW		 2201 drm_mode_probed_add(connector, mode);
2202 return 1;
2203 }
2204 }
2205 return 0;
a4fc5ed6
KP		 2206}
2207
1aad7ac0
CW		 2208static bool
2209intel_dp_detect_audio(struct drm_connector *connector)
2210{
2211 struct intel_dp *intel_dp = intel_attached_dp(connector);
2212 struct edid *edid;
2213 bool has_audio = false;
2214
8c241fef 2215 edid = intel_dp_get_edid(connector, &intel_dp->adapter);
1aad7ac0
CW		 2216 if (edid) {
2217 has_audio = drm_detect_monitor_audio(edid);
2218
2219 connector->display_info.raw_edid = NULL;
2220 kfree(edid);
2221 }
2222
2223 return has_audio;
2224}
2225
f684960e
CW		 2226static int
2227intel_dp_set_property(struct drm_connector *connector,
2228 struct drm_property *property,
2229 uint64_t val)
2230{
e953fd7b 2231 struct drm_i915_private *dev_priv = connector->dev->dev_private;
f684960e
CW		 2232 struct intel_dp *intel_dp = intel_attached_dp(connector);
2233 int ret;
2234
2235 ret = drm_connector_property_set_value(connector, property, val);
2236 if (ret)
2237 return ret;
2238
3f43c48d 2239 if (property == dev_priv->force_audio_property) {
1aad7ac0
CW		 2240 int i = val;
2241 bool has_audio;
2242
2243 if (i == intel_dp->force_audio)
f684960e
CW		 2244 return 0;
2245
1aad7ac0 2246 intel_dp->force_audio = i;
f684960e 2247
c3e5f67b 2248 if (i == HDMI_AUDIO_AUTO)
1aad7ac0
CW		 2249 has_audio = intel_dp_detect_audio(connector);
2250 else
c3e5f67b 2251 has_audio = (i == HDMI_AUDIO_ON);
1aad7ac0
CW		 2252
2253 if (has_audio == intel_dp->has_audio)
f684960e
CW		 2254 return 0;
2255
1aad7ac0 2256 intel_dp->has_audio = has_audio;
f684960e
CW		 2257 goto done;
2258 }
2259
e953fd7b
CW		 2260 if (property == dev_priv->broadcast_rgb_property) {
2261 if (val == !!intel_dp->color_range)
2262 return 0;
2263
2264 intel_dp->color_range = val ? DP_COLOR_RANGE_16_235 : 0;
2265 goto done;
2266 }
2267
f684960e
CW		 2268 return -EINVAL;
2269
2270done:
2271 if (intel_dp->base.base.crtc) {
2272 struct drm_crtc *crtc = intel_dp->base.base.crtc;
2273 drm_crtc_helper_set_mode(crtc, &crtc->mode,
2274 crtc->x, crtc->y,
2275 crtc->fb);
2276 }
2277
2278 return 0;
2279}
2280
a4fc5ed6 2281static void
0206e353 2282intel_dp_destroy(struct drm_connector *connector)
a4fc5ed6 2283{
aaa6fd2a
MG		 2284 struct drm_device *dev = connector->dev;
2285
2286 if (intel_dpd_is_edp(dev))
2287 intel_panel_destroy_backlight(dev);
2288
a4fc5ed6
KP		 2289 drm_sysfs_connector_remove(connector);
2290 drm_connector_cleanup(connector);
55f78c43 2291 kfree(connector);
a4fc5ed6
KP		 2292}
2293
24d05927
DV		 2294static void intel_dp_encoder_destroy(struct drm_encoder *encoder)
2295{
2296 struct intel_dp *intel_dp = enc_to_intel_dp(encoder);
2297
2298 i2c_del_adapter(&intel_dp->adapter);
2299 drm_encoder_cleanup(encoder);
bd943159
KP		 2300 if (is_edp(intel_dp)) {
2301 cancel_delayed_work_sync(&intel_dp->panel_vdd_work);
2302 ironlake_panel_vdd_off_sync(intel_dp);
2303 }
24d05927
DV		 2304 kfree(intel_dp);
2305}
2306
a4fc5ed6
KP		 2307static const struct drm_encoder_helper_funcs intel_dp_helper_funcs = {
2308 .dpms = intel_dp_dpms,
2309 .mode_fixup = intel_dp_mode_fixup,
d240f20f 2310 .prepare = intel_dp_prepare,
a4fc5ed6 2311 .mode_set = intel_dp_mode_set,
d240f20f 2312 .commit = intel_dp_commit,
a4fc5ed6
KP		 2313};
2314
2315static const struct drm_connector_funcs intel_dp_connector_funcs = {
2316 .dpms = drm_helper_connector_dpms,
a4fc5ed6
KP		 2317 .detect = intel_dp_detect,
2318 .fill_modes = drm_helper_probe_single_connector_modes,
f684960e 2319 .set_property = intel_dp_set_property,
a4fc5ed6
KP		 2320 .destroy = intel_dp_destroy,
2321};
2322
2323static const struct drm_connector_helper_funcs intel_dp_connector_helper_funcs = {
2324 .get_modes = intel_dp_get_modes,
2325 .mode_valid = intel_dp_mode_valid,
df0e9248 2326 .best_encoder = intel_best_encoder,
a4fc5ed6
KP		 2327};
2328
a4fc5ed6 2329static const struct drm_encoder_funcs intel_dp_enc_funcs = {
24d05927 2330 .destroy = intel_dp_encoder_destroy,
a4fc5ed6
KP		 2331};
2332
995b6762 2333static void
21d40d37 2334intel_dp_hot_plug(struct intel_encoder *intel_encoder)
c8110e52 2335{
ea5b213a 2336 struct intel_dp *intel_dp = container_of(intel_encoder, struct intel_dp, base);
c8110e52 2337
885a5014 2338 intel_dp_check_link_status(intel_dp);
c8110e52 2339}
6207937d 2340
e3421a18
ZW		 2341/* Return which DP Port should be selected for Transcoder DP control */
2342int
0206e353 2343intel_trans_dp_port_sel(struct drm_crtc *crtc)
e3421a18
ZW		 2344{
2345 struct drm_device *dev = crtc->dev;
2346 struct drm_mode_config *mode_config = &dev->mode_config;
2347 struct drm_encoder *encoder;
e3421a18
ZW		 2348
2349 list_for_each_entry(encoder, &mode_config->encoder_list, head) {
ea5b213a
CW		 2350 struct intel_dp *intel_dp;
2351
d8201ab6 2352 if (encoder->crtc != crtc)
e3421a18
ZW		 2353 continue;
2354
ea5b213a 2355 intel_dp = enc_to_intel_dp(encoder);
417e822d
KP		 2356 if (intel_dp->base.type == INTEL_OUTPUT_DISPLAYPORT ||
2357 intel_dp->base.type == INTEL_OUTPUT_EDP)
ea5b213a 2358 return intel_dp->output_reg;
e3421a18 2359 }
ea5b213a 2360
e3421a18
ZW		 2361 return -1;
2362}
2363
36e83a18 2364/* check the VBT to see whether the eDP is on DP-D port */
cb0953d7 2365bool intel_dpd_is_edp(struct drm_device *dev)
36e83a18
ZY		 2366{
2367 struct drm_i915_private *dev_priv = dev->dev_private;
2368 struct child_device_config *p_child;
2369 int i;
2370
2371 if (!dev_priv->child_dev_num)
2372 return false;
2373
2374 for (i = 0; i < dev_priv->child_dev_num; i++) {
2375 p_child = dev_priv->child_dev + i;
2376
2377 if (p_child->dvo_port == PORT_IDPD &&
2378 p_child->device_type == DEVICE_TYPE_eDP)
2379 return true;
2380 }
2381 return false;
2382}
2383
f684960e
CW		 2384static void
2385intel_dp_add_properties(struct intel_dp *intel_dp, struct drm_connector *connector)
2386{
3f43c48d 2387 intel_attach_force_audio_property(connector);
e953fd7b 2388 intel_attach_broadcast_rgb_property(connector);
f684960e
CW		 2389}
2390
a4fc5ed6
KP		 2391void
2392intel_dp_init(struct drm_device *dev, int output_reg)
2393{
2394 struct drm_i915_private *dev_priv = dev->dev_private;
2395 struct drm_connector *connector;
ea5b213a 2396 struct intel_dp *intel_dp;
21d40d37 2397 struct intel_encoder *intel_encoder;
55f78c43 2398 struct intel_connector *intel_connector;
5eb08b69 2399 const char *name = NULL;
b329530c 2400 int type;
a4fc5ed6 2401
ea5b213a
CW		 2402 intel_dp = kzalloc(sizeof(struct intel_dp), GFP_KERNEL);
2403 if (!intel_dp)
a4fc5ed6
KP		 2404 return;
2405
3d3dc149 2406 intel_dp->output_reg = output_reg;
d2b996ac 2407 intel_dp->dpms_mode = -1;
3d3dc149 2408
55f78c43
ZW		 2409 intel_connector = kzalloc(sizeof(struct intel_connector), GFP_KERNEL);
2410 if (!intel_connector) {
ea5b213a 2411 kfree(intel_dp);
55f78c43
ZW		 2412 return;
2413 }
ea5b213a 2414 intel_encoder = &intel_dp->base;
55f78c43 2415
ea5b213a 2416 if (HAS_PCH_SPLIT(dev) && output_reg == PCH_DP_D)
b329530c 2417 if (intel_dpd_is_edp(dev))
ea5b213a 2418 intel_dp->is_pch_edp = true;
b329530c 2419
cfcb0fc9 2420 if (output_reg == DP_A || is_pch_edp(intel_dp)) {
b329530c
AJ		 2421 type = DRM_MODE_CONNECTOR_eDP;
2422 intel_encoder->type = INTEL_OUTPUT_EDP;
2423 } else {
2424 type = DRM_MODE_CONNECTOR_DisplayPort;
2425 intel_encoder->type = INTEL_OUTPUT_DISPLAYPORT;
2426 }
2427
55f78c43 2428 connector = &intel_connector->base;
b329530c 2429 drm_connector_init(dev, connector, &intel_dp_connector_funcs, type);
a4fc5ed6
KP		 2430 drm_connector_helper_add(connector, &intel_dp_connector_helper_funcs);
2431
eb1f8e4f
DA		 2432 connector->polled = DRM_CONNECTOR_POLL_HPD;
2433
652af9d7 2434 if (output_reg == DP_B || output_reg == PCH_DP_B)
21d40d37 2435 intel_encoder->clone_mask = (1 << INTEL_DP_B_CLONE_BIT);
652af9d7 2436 else if (output_reg == DP_C || output_reg == PCH_DP_C)
21d40d37 2437 intel_encoder->clone_mask = (1 << INTEL_DP_C_CLONE_BIT);
652af9d7 2438 else if (output_reg == DP_D || output_reg == PCH_DP_D)
21d40d37 2439 intel_encoder->clone_mask = (1 << INTEL_DP_D_CLONE_BIT);
f8aed700 2440
bd943159 2441 if (is_edp(intel_dp)) {
21d40d37 2442 intel_encoder->clone_mask = (1 << INTEL_EDP_CLONE_BIT);
bd943159
KP		 2443 INIT_DELAYED_WORK(&intel_dp->panel_vdd_work,
2444 ironlake_panel_vdd_work);
2445 }
6251ec0a 2446
27f8227b 2447 intel_encoder->crtc_mask = (1 << 0) | (1 << 1) | (1 << 2);
ee7b9f93 2448
a4fc5ed6
KP		 2449 connector->interlace_allowed = true;
2450 connector->doublescan_allowed = 0;
2451
4ef69c7a 2452 drm_encoder_init(dev, &intel_encoder->base, &intel_dp_enc_funcs,
a4fc5ed6 2453 DRM_MODE_ENCODER_TMDS);
4ef69c7a 2454 drm_encoder_helper_add(&intel_encoder->base, &intel_dp_helper_funcs);
a4fc5ed6 2455
df0e9248 2456 intel_connector_attach_encoder(intel_connector, intel_encoder);
a4fc5ed6
KP		 2457 drm_sysfs_connector_add(connector);
2458
2459 /* Set up the DDC bus. */
5eb08b69 2460 switch (output_reg) {
32f9d658
ZW		 2461 case DP_A:
2462 name = "DPDDC-A";
2463 break;
5eb08b69
ZW		 2464 case DP_B:
2465 case PCH_DP_B:
b01f2c3a
JB		 2466 dev_priv->hotplug_supported_mask |=
2467 HDMIB_HOTPLUG_INT_STATUS;
5eb08b69
ZW		 2468 name = "DPDDC-B";
2469 break;
2470 case DP_C:
2471 case PCH_DP_C:
b01f2c3a
JB		 2472 dev_priv->hotplug_supported_mask |=
2473 HDMIC_HOTPLUG_INT_STATUS;
5eb08b69
ZW		 2474 name = "DPDDC-C";
2475 break;
2476 case DP_D:
2477 case PCH_DP_D:
b01f2c3a
JB		 2478 dev_priv->hotplug_supported_mask |=
2479 HDMID_HOTPLUG_INT_STATUS;
5eb08b69
ZW		 2480 name = "DPDDC-D";
2481 break;
2482 }
2483
89667383
JB		 2484 /* Cache some DPCD data in the eDP case */
2485 if (is_edp(intel_dp)) {
59f3e272 2486 bool ret;
f01eca2e
KP		 2487 struct edp_power_seq cur, vbt;
2488 u32 pp_on, pp_off, pp_div;
5d613501
JB		 2489
2490 pp_on = I915_READ(PCH_PP_ON_DELAYS);
f01eca2e 2491 pp_off = I915_READ(PCH_PP_OFF_DELAYS);
5d613501 2492 pp_div = I915_READ(PCH_PP_DIVISOR);
89667383 2493
bfa3384a
JB		 2494 if (!pp_on || !pp_off || !pp_div) {
2495 DRM_INFO("bad panel power sequencing delays, disabling panel\n");
2496 intel_dp_encoder_destroy(&intel_dp->base.base);
2497 intel_dp_destroy(&intel_connector->base);
2498 return;
2499 }
2500
f01eca2e
KP		 2501 /* Pull timing values out of registers */
2502 cur.t1_t3 = (pp_on & PANEL_POWER_UP_DELAY_MASK) >>
2503 PANEL_POWER_UP_DELAY_SHIFT;
2504
2505 cur.t8 = (pp_on & PANEL_LIGHT_ON_DELAY_MASK) >>
2506 PANEL_LIGHT_ON_DELAY_SHIFT;
f2e8b18a 2507
f01eca2e
KP		 2508 cur.t9 = (pp_off & PANEL_LIGHT_OFF_DELAY_MASK) >>
2509 PANEL_LIGHT_OFF_DELAY_SHIFT;
2510
2511 cur.t10 = (pp_off & PANEL_POWER_DOWN_DELAY_MASK) >>
2512 PANEL_POWER_DOWN_DELAY_SHIFT;
2513
2514 cur.t11_t12 = ((pp_div & PANEL_POWER_CYCLE_DELAY_MASK) >>
2515 PANEL_POWER_CYCLE_DELAY_SHIFT) * 1000;
2516
2517 DRM_DEBUG_KMS("cur t1_t3 %d t8 %d t9 %d t10 %d t11_t12 %d\n",
2518 cur.t1_t3, cur.t8, cur.t9, cur.t10, cur.t11_t12);
2519
2520 vbt = dev_priv->edp.pps;
2521
2522 DRM_DEBUG_KMS("vbt t1_t3 %d t8 %d t9 %d t10 %d t11_t12 %d\n",
2523 vbt.t1_t3, vbt.t8, vbt.t9, vbt.t10, vbt.t11_t12);
2524
2525#define get_delay(field) ((max(cur.field, vbt.field) + 9) / 10)
2526
2527 intel_dp->panel_power_up_delay = get_delay(t1_t3);
2528 intel_dp->backlight_on_delay = get_delay(t8);
2529 intel_dp->backlight_off_delay = get_delay(t9);
2530 intel_dp->panel_power_down_delay = get_delay(t10);
2531 intel_dp->panel_power_cycle_delay = get_delay(t11_t12);
2532
2533 DRM_DEBUG_KMS("panel power up delay %d, power down delay %d, power cycle delay %d\n",
2534 intel_dp->panel_power_up_delay, intel_dp->panel_power_down_delay,
2535 intel_dp->panel_power_cycle_delay);
2536
2537 DRM_DEBUG_KMS("backlight on delay %d, off delay %d\n",
2538 intel_dp->backlight_on_delay, intel_dp->backlight_off_delay);
5d613501
JB		 2539
2540 ironlake_edp_panel_vdd_on(intel_dp);
59f3e272 2541 ret = intel_dp_get_dpcd(intel_dp);
bd943159 2542 ironlake_edp_panel_vdd_off(intel_dp, false);
99ea7127 2543
59f3e272 2544 if (ret) {
7183dc29
JB		 2545 if (intel_dp->dpcd[DP_DPCD_REV] >= 0x11)
2546 dev_priv->no_aux_handshake =
2547 intel_dp->dpcd[DP_MAX_DOWNSPREAD] &
89667383
JB		 2548 DP_NO_AUX_HANDSHAKE_LINK_TRAINING;
2549 } else {
3d3dc149 2550 /* if this fails, presume the device is a ghost */
48898b03 2551 DRM_INFO("failed to retrieve link info, disabling eDP\n");
3d3dc149 2552 intel_dp_encoder_destroy(&intel_dp->base.base);
48898b03 2553 intel_dp_destroy(&intel_connector->base);
3d3dc149 2554 return;
89667383 2555 }
89667383
JB		 2556 }
2557
552fb0b7
KP		 2558 intel_dp_i2c_init(intel_dp, intel_connector, name);
2559
21d40d37 2560 intel_encoder->hot_plug = intel_dp_hot_plug;
a4fc5ed6 2561
4d926461 2562 if (is_edp(intel_dp)) {
aaa6fd2a
MG		 2563 dev_priv->int_edp_connector = connector;
2564 intel_panel_setup_backlight(dev);
32f9d658
ZW		 2565 }
2566
f684960e
CW		 2567 intel_dp_add_properties(intel_dp, connector);
2568
a4fc5ed6
KP		 2569 /* For G4X desktop chip, PEG_BAND_GAP_DATA 3:0 must first be written
2570 * 0xd. Failure to do so will result in spurious interrupts being
2571 * generated on the port when a cable is not attached.
2572 */
2573 if (IS_G4X(dev) && !IS_GM45(dev)) {
2574 u32 temp = I915_READ(PEG_BAND_GAP_DATA);
2575 I915_WRITE(PEG_BAND_GAP_DATA, (temp & ~0xf) | 0xd);
2576 }
2577}
ubuntu-zesty-kernel mirror